// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [15:0] out_V_TDATA;
output   out_V_TVALID;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
wire   [0:0] icmp_ln478_fu_451_p2;
wire   [0:0] icmp_ln480_fu_473_p2;
wire   [0:0] and_ln539_fu_741_p2;
reg    ap_predicate_op119_read_state1;
reg    ap_predicate_op163_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] icmp_ln478_reg_1176;
reg   [0:0] icmp_ln478_reg_1176_pp0_iter1_reg;
reg   [0:0] icmp_ln480_reg_1180;
reg   [0:0] icmp_ln480_reg_1180_pp0_iter1_reg;
reg   [0:0] or_ln499_reg_1184;
reg   [0:0] or_ln499_reg_1184_pp0_iter1_reg;
reg    ap_predicate_op251_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
wire    ap_CS_iter2_fsm_state3;
wire    ap_enable_reg_pp0_iter0;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
wire   [0:0] or_ln499_fu_494_p2;
wire   [31:0] current_block_read_fu_521_p2;
reg   [31:0] current_block_read_reg_1188;
wire   [9:0] current_line_in_block_fu_557_p2;
reg   [9:0] current_line_in_block_reg_1195;
wire   [0:0] icmp_ln518_fu_569_p2;
reg   [0:0] icmp_ln518_reg_1200;
wire   [0:0] icmp_ln518_reg_1200_pp0_iter0_reg;
wire   [0:0] icmp_ln521_fu_586_p2;
reg   [0:0] icmp_ln521_reg_1204;
wire   [0:0] icmp_ln521_reg_1204_pp0_iter0_reg;
wire   [0:0] icmp_ln524_fu_611_p2;
reg   [0:0] icmp_ln524_reg_1208;
wire   [0:0] icmp_ln524_reg_1208_pp0_iter0_reg;
wire   [0:0] icmp_ln527_fu_641_p2;
reg   [0:0] icmp_ln527_reg_1212;
wire   [0:0] icmp_ln527_reg_1212_pp0_iter0_reg;
wire   [31:0] current_block_read_1_fu_967_p2;
reg   [31:0] current_block_read_1_reg_1231;
wire   [9:0] inputBuf_V_address0;
reg    inputBuf_V_ce0;
wire   [9:0] inputBuf_V_q0;
reg   [9:0] inputBuf_V_address1;
reg    inputBuf_V_ce1;
reg    inputBuf_V_we1;
reg   [9:0] inputBuf_V_d1;
wire   [9:0] inputBuf_V_1_address0;
reg    inputBuf_V_1_ce0;
wire   [9:0] inputBuf_V_1_q0;
reg   [9:0] inputBuf_V_1_address1;
reg    inputBuf_V_1_ce1;
reg    inputBuf_V_1_we1;
reg   [9:0] inputBuf_V_1_d1;
wire   [9:0] inputBuf_V_2_address0;
reg    inputBuf_V_2_ce0;
wire   [9:0] inputBuf_V_2_q0;
reg   [9:0] inputBuf_V_2_address1;
reg    inputBuf_V_2_ce1;
reg    inputBuf_V_2_we1;
reg   [9:0] inputBuf_V_2_d1;
wire   [9:0] inputBuf_V_3_address0;
reg    inputBuf_V_3_ce0;
wire   [9:0] inputBuf_V_3_q0;
reg   [9:0] inputBuf_V_3_address1;
reg    inputBuf_V_3_ce1;
reg    inputBuf_V_3_we1;
reg   [9:0] inputBuf_V_3_d1;
wire   [9:0] inputBuf_V_4_address0;
reg    inputBuf_V_4_ce0;
wire   [9:0] inputBuf_V_4_q0;
reg   [9:0] inputBuf_V_4_address1;
reg    inputBuf_V_4_ce1;
reg    inputBuf_V_4_we1;
reg   [9:0] inputBuf_V_4_d1;
wire   [63:0] zext_ln543_fu_756_p1;
wire   [63:0] zext_ln484_fu_835_p1;
wire   [63:0] zext_ln515_fu_972_p1;
reg   [15:0] i_fu_88;
wire   [15:0] i_2_fu_457_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i_1;
reg   [31:0] ofm_y_fu_92;
wire   [31:0] ofm_y_2_fu_682_p3;
reg   [31:0] ap_sig_allocacmp_ofm_y_load;
reg   [31:0] ap_sig_allocacmp_ofm_y_load_1;
reg   [31:0] ofm_x_fu_96;
wire   [31:0] ofm_x_1_fu_635_p2;
reg   [31:0] ap_sig_allocacmp_ofm_x_load;
reg   [31:0] ap_sig_allocacmp_ofm_x_load_1;
reg   [31:0] inp_fu_100;
wire   [31:0] inp_2_fu_690_p3;
wire   [31:0] inp_1_fu_848_p2;
reg   [31:0] ap_sig_allocacmp_inp_load;
reg   [31:0] ap_sig_allocacmp_inp_load_2;
reg   [31:0] ap_sig_allocacmp_inp_load_1;
reg   [31:0] grp_load_fu_336_p1;
reg   [31:0] k_y_fu_104;
wire   [31:0] k_y_1_fu_605_p2;
reg   [31:0] ap_sig_allocacmp_k_y_load;
reg   [31:0] ap_sig_allocacmp_k_y_load_1;
reg   [31:0] k_x_fu_108;
wire   [31:0] k_x_1_fu_580_p2;
reg   [31:0] ap_sig_allocacmp_k_x_load;
reg   [31:0] current_block_write_fu_112;
wire   [31:0] grp_fu_375_p3;
reg   [31:0] ap_sig_allocacmp_current_block_write_load;
reg   [31:0] ap_sig_allocacmp_current_block_write_load_3;
reg   [31:0] ap_sig_allocacmp_current_block_write_load_1;
reg   [31:0] ap_sig_allocacmp_current_block_write_load_2;
wire   [0:0] grp_fu_354_p2;
reg   [31:0] grp_load_fu_339_p1;
reg   [31:0] grp_load_fu_360_p1;
reg   [31:0] count_simd_fu_116;
wire   [31:0] count_simd_1_fu_563_p2;
reg   [31:0] ap_sig_allocacmp_count_simd_load;
reg   [31:0] ap_sig_allocacmp_count_simd_load_1;
reg   [31:0] floor_block_read_fu_120;
wire   [31:0] floor_block_read_4_fu_951_p3;
reg   [31:0] ceil_block_read_fu_124;
wire   [31:0] ceil_block_read_4_fu_959_p3;
reg   [31:0] read_block_fu_128;
wire   [31:0] read_block_2_fu_777_p2;
wire   [31:0] read_block_1_fu_864_p2;
reg   [31:0] ap_sig_allocacmp_read_block_load_1;
reg   [31:0] ap_sig_allocacmp_read_block_load_3;
reg   [31:0] ap_sig_allocacmp_read_block_load;
reg   [31:0] ap_sig_allocacmp_read_block_load_2;
reg   [31:0] grp_load_fu_333_p1;
reg   [31:0] current_line_fu_132;
wire   [31:0] grp_fu_348_p2;
reg   [31:0] ap_sig_allocacmp_current_line_load_2;
reg   [31:0] ap_sig_allocacmp_current_line_load_3;
reg   [31:0] ap_sig_allocacmp_current_line_load;
reg   [31:0] ap_sig_allocacmp_current_line_load_1;
reg   [31:0] grp_load_fu_342_p1;
reg   [31:0] grp_load_fu_345_p1;
reg   [31:0] counter_internal_block_fu_136;
wire   [31:0] counter_internal_block_2_fu_813_p3;
reg   [31:0] ap_sig_allocacmp_counter_internal_block_load;
reg   [31:0] ap_sig_allocacmp_counter_internal_block_load_1;
reg   [31:0] ap_sig_allocacmp_counter_internal_block_load_2;
wire   [2:0] trunc_ln543_fu_765_p1;
wire   [9:0] tmp_4_fu_747_p1;
wire   [2:0] trunc_ln484_fu_844_p1;
wire   [9:0] tmp_3_fu_826_p1;
wire   [31:0] grp_fu_363_p2;
wire   [0:0] grp_fu_369_p2;
wire   [0:0] icmp_ln499_fu_482_p2;
wire   [0:0] icmp_ln499_1_fu_488_p2;
wire   [31:0] shl_ln502_fu_515_p2;
wire   [4:0] trunc_ln514_1_fu_531_p1;
wire   [5:0] shl_ln1_fu_535_p3;
wire   [5:0] trunc_ln514_fu_527_p1;
wire   [5:0] add_ln514_fu_543_p2;
wire   [9:0] shl_ln514_1_fu_549_p3;
wire   [9:0] trunc_ln478_fu_469_p1;
wire   [31:0] ofm_y_1_fu_670_p2;
wire   [0:0] icmp_ln530_fu_676_p2;
wire   [0:0] icmp_ln539_fu_729_p2;
wire   [0:0] icmp_ln539_1_fu_735_p2;
wire   [31:0] counter_internal_block_1_fu_801_p2;
wire   [0:0] icmp_ln558_fu_807_p2;
wire   [0:0] icmp_ln508_fu_906_p2;
wire   [31:0] floor_block_read_1_fu_917_p2;
wire   [31:0] ceil_block_read_1_fu_911_p2;
wire   [0:0] icmp_ln504_fu_901_p2;
wire   [31:0] floor_block_read_2_fu_923_p3;
wire   [31:0] floor_block_read_3_fu_939_p2;
wire   [31:0] ceil_block_read_2_fu_931_p3;
wire   [31:0] ceil_block_read_3_fu_945_p2;
wire   [9:0] tmp_fu_1030_p7;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
reg    ap_ST_iter2_fsm_state3_blk;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0;
reg    ap_predicate_op129_store_state1;
reg    ap_enable_operation_129;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op173_store_state1;
reg    ap_enable_operation_173;
reg    ap_predicate_op227_load_state2;
reg    ap_enable_operation_227;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op247_load_state3;
reg    ap_enable_operation_247;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op131_store_state1;
reg    ap_enable_operation_131;
reg    ap_predicate_op175_store_state1;
reg    ap_enable_operation_175;
reg    ap_predicate_op226_load_state2;
reg    ap_enable_operation_226;
reg    ap_predicate_op246_load_state3;
reg    ap_enable_operation_246;
reg    ap_predicate_op133_store_state1;
reg    ap_enable_operation_133;
reg    ap_predicate_op177_store_state1;
reg    ap_enable_operation_177;
reg    ap_predicate_op225_load_state2;
reg    ap_enable_operation_225;
reg    ap_predicate_op245_load_state3;
reg    ap_enable_operation_245;
reg    ap_predicate_op135_store_state1;
reg    ap_enable_operation_135;
reg    ap_predicate_op179_store_state1;
reg    ap_enable_operation_179;
reg    ap_predicate_op224_load_state2;
reg    ap_enable_operation_224;
reg    ap_predicate_op244_load_state3;
reg    ap_enable_operation_244;
reg    ap_predicate_op137_store_state1;
reg    ap_enable_operation_137;
reg    ap_predicate_op181_store_state1;
reg    ap_enable_operation_181;
reg    ap_predicate_op228_load_state2;
reg    ap_enable_operation_228;
reg    ap_predicate_op248_load_state3;
reg    ap_enable_operation_248;
wire    ap_start_int;
reg    ap_condition_358;
reg    ap_condition_329;
reg    ap_condition_318;
reg    ap_condition_296;
reg    ap_condition_284;
reg    ap_condition_876;
reg    ap_condition_345;
reg    ap_condition_893;
reg    ap_condition_990;
reg    ap_condition_995;
reg    ap_condition_998;
reg    ap_condition_1002;
reg    ap_condition_1006;
reg    ap_condition_1014;
reg    ap_condition_1020;
reg    ap_condition_1023;
reg    ap_condition_164;
reg    ap_condition_343;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 544 ),
    .AddressWidth( 10 ))
inputBuf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_address0),
    .ce0(inputBuf_V_ce0),
    .q0(inputBuf_V_q0),
    .address1(inputBuf_V_address1),
    .ce1(inputBuf_V_ce1),
    .we1(inputBuf_V_we1),
    .d1(inputBuf_V_d1)
);

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 544 ),
    .AddressWidth( 10 ))
inputBuf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_1_address0),
    .ce0(inputBuf_V_1_ce0),
    .q0(inputBuf_V_1_q0),
    .address1(inputBuf_V_1_address1),
    .ce1(inputBuf_V_1_ce1),
    .we1(inputBuf_V_1_we1),
    .d1(inputBuf_V_1_d1)
);

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 544 ),
    .AddressWidth( 10 ))
inputBuf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_2_address0),
    .ce0(inputBuf_V_2_ce0),
    .q0(inputBuf_V_2_q0),
    .address1(inputBuf_V_2_address1),
    .ce1(inputBuf_V_2_ce1),
    .we1(inputBuf_V_2_we1),
    .d1(inputBuf_V_2_d1)
);

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 544 ),
    .AddressWidth( 10 ))
inputBuf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_3_address0),
    .ce0(inputBuf_V_3_ce0),
    .q0(inputBuf_V_3_q0),
    .address1(inputBuf_V_3_address1),
    .ce1(inputBuf_V_3_ce1),
    .we1(inputBuf_V_3_we1),
    .d1(inputBuf_V_3_d1)
);

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 544 ),
    .AddressWidth( 10 ))
inputBuf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_4_address0),
    .ce0(inputBuf_V_4_ce0),
    .q0(inputBuf_V_4_q0),
    .address1(inputBuf_V_4_address1),
    .ce1(inputBuf_V_4_ce1),
    .we1(inputBuf_V_4_we1),
    .d1(inputBuf_V_4_d1)
);

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_mux_532_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 32 ),
    .dout_WIDTH( 10 ))
mux_532_10_1_1_U1(
    .din0(inputBuf_V_q0),
    .din1(inputBuf_V_1_q0),
    .din2(inputBuf_V_2_q0),
    .din3(inputBuf_V_3_q0),
    .din4(inputBuf_V_4_q0),
    .din5(current_block_read_1_reg_1231),
    .dout(tmp_fu_1030_p7)
);

StreamingDataflowPartition_1_ConvolutionInputGenerator_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ceil_block_read_fu_124 <= 32'd5;
    end else if (((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln527_reg_1212_pp0_iter0_reg == 1'd1) & (icmp_ln524_reg_1208_pp0_iter0_reg == 1'd1) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd1) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln527_reg_1212_pp0_iter0_reg == 1'd0) & (icmp_ln524_reg_1208_pp0_iter0_reg == 1'd1) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd1) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln524_reg_1208_pp0_iter0_reg == 1'd0) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd1) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd0) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd0) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)))) begin
        ceil_block_read_fu_124 <= ceil_block_read_4_fu_959_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_284)) begin
            count_simd_fu_116 <= 32'd0;
        end else if ((1'b1 == ap_condition_296)) begin
            count_simd_fu_116 <= 32'd0;
        end else if ((1'b1 == ap_condition_318)) begin
            count_simd_fu_116 <= 32'd0;
        end else if ((1'b1 == ap_condition_329)) begin
            count_simd_fu_116 <= 32'd0;
        end else if ((1'b1 == ap_condition_358)) begin
            count_simd_fu_116 <= count_simd_1_fu_563_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            count_simd_fu_116 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_345)) begin
            counter_internal_block_fu_136 <= 32'd0;
        end else if (((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0))) begin
            counter_internal_block_fu_136 <= counter_internal_block_2_fu_813_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            counter_internal_block_fu_136 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd1)))) begin
        current_block_write_fu_112 <= grp_fu_375_p3;
    end else if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        current_block_write_fu_112 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd1))) begin
        current_line_fu_132 <= 32'd0;
    end else if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd1))) begin
        current_line_fu_132 <= 32'd0;
    end else if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd0)))) begin
        current_line_fu_132 <= grp_fu_348_p2;
    end else if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        current_line_fu_132 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        floor_block_read_fu_120 <= 32'd0;
    end else if (((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln527_reg_1212_pp0_iter0_reg == 1'd1) & (icmp_ln524_reg_1208_pp0_iter0_reg == 1'd1) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd1) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln527_reg_1212_pp0_iter0_reg == 1'd0) & (icmp_ln524_reg_1208_pp0_iter0_reg == 1'd1) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd1) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln524_reg_1208_pp0_iter0_reg == 1'd0) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd1) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln521_reg_1204_pp0_iter0_reg == 1'd0) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd1) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln518_reg_1200_pp0_iter0_reg == 1'd0) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0)))) begin
        floor_block_read_fu_120 <= floor_block_read_4_fu_951_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((icmp_ln478_fu_451_p2 == 1'd0)) begin
            i_fu_88 <= i_2_fu_457_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_88 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if (((icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0))) begin
            inp_fu_100 <= inp_1_fu_848_p2;
        end else if ((1'b1 == ap_condition_284)) begin
            inp_fu_100 <= inp_2_fu_690_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            inp_fu_100 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_284)) begin
            k_x_fu_108 <= 32'd0;
        end else if ((1'b1 == ap_condition_296)) begin
            k_x_fu_108 <= 32'd0;
        end else if ((1'b1 == ap_condition_318)) begin
            k_x_fu_108 <= 32'd0;
        end else if ((1'b1 == ap_condition_329)) begin
            k_x_fu_108 <= k_x_1_fu_580_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_x_fu_108 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_164)) begin
            k_y_fu_104 <= 32'd0;
        end else if ((1'b1 == ap_condition_318)) begin
            k_y_fu_104 <= k_y_1_fu_605_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_y_fu_104 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_284)) begin
            ofm_x_fu_96 <= 32'd0;
        end else if ((1'b1 == ap_condition_296)) begin
            ofm_x_fu_96 <= ofm_x_1_fu_635_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ofm_x_fu_96 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_284)) begin
            ofm_y_fu_92 <= ofm_y_2_fu_682_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            ofm_y_fu_92 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_345)) begin
            read_block_fu_128 <= read_block_1_fu_864_p2;
        end else if ((1'b1 == ap_condition_343)) begin
            read_block_fu_128 <= read_block_2_fu_777_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            read_block_fu_128 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln478_reg_1176 <= icmp_ln478_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0))) begin
        current_block_read_1_reg_1231 <= current_block_read_1_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (or_ln499_fu_494_p2 == 1'd1))) begin
        current_block_read_reg_1188 <= current_block_read_fu_521_p2;
        current_line_in_block_reg_1195 <= current_line_in_block_fu_557_p2;
        icmp_ln518_reg_1200 <= icmp_ln518_fu_569_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        icmp_ln478_reg_1176_pp0_iter1_reg <= icmp_ln478_reg_1176;
        icmp_ln480_reg_1180_pp0_iter1_reg <= icmp_ln480_reg_1180;
        or_ln499_reg_1184_pp0_iter1_reg <= or_ln499_reg_1184;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln480_reg_1180 <= icmp_ln480_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1))) begin
        icmp_ln521_reg_1204 <= icmp_ln521_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1))) begin
        icmp_ln524_reg_1208 <= icmp_ln524_fu_611_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln524_fu_611_p2 == 1'd1) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1))) begin
        icmp_ln527_reg_1212 <= icmp_ln527_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        or_ln499_reg_1184 <= or_ln499_fu_494_p2;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter2_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln478_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_count_simd_load = 32'd0;
    end else begin
        ap_sig_allocacmp_count_simd_load = count_simd_fu_116;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_count_simd_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_count_simd_load_1 = count_simd_fu_116;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_counter_internal_block_load = 32'd0;
    end else begin
        ap_sig_allocacmp_counter_internal_block_load = counter_internal_block_fu_136;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_counter_internal_block_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_counter_internal_block_load_1 = counter_internal_block_fu_136;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_counter_internal_block_load_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_counter_internal_block_load_2 = counter_internal_block_fu_136;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_block_write_load = 32'd0;
    end else begin
        ap_sig_allocacmp_current_block_write_load = current_block_write_fu_112;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_block_write_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_block_write_load_1 = current_block_write_fu_112;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_block_write_load_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_block_write_load_2 = current_block_write_fu_112;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_block_write_load_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_block_write_load_3 = current_block_write_fu_112;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load = current_line_fu_132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load_1 = current_line_fu_132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load_2 = current_line_fu_132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load_3 = current_line_fu_132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_88;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_inp_load = 32'd0;
    end else begin
        ap_sig_allocacmp_inp_load = inp_fu_100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_inp_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_inp_load_1 = inp_fu_100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_inp_load_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_inp_load_2 = inp_fu_100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_x_load = 32'd0;
    end else begin
        ap_sig_allocacmp_k_x_load = k_x_fu_108;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_y_load = 32'd0;
    end else begin
        ap_sig_allocacmp_k_y_load = k_y_fu_104;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_y_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_k_y_load_1 = k_y_fu_104;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_ofm_x_load = 32'd0;
    end else begin
        ap_sig_allocacmp_ofm_x_load = ofm_x_fu_96;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_ofm_x_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_ofm_x_load_1 = ofm_x_fu_96;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_ofm_y_load = 32'd0;
    end else begin
        ap_sig_allocacmp_ofm_y_load = ofm_y_fu_92;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_ofm_y_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_ofm_y_load_1 = ofm_y_fu_92;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_read_block_load = 32'd0;
    end else begin
        ap_sig_allocacmp_read_block_load = read_block_fu_128;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_read_block_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_read_block_load_1 = read_block_fu_128;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_read_block_load_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_read_block_load_2 = read_block_fu_128;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_read_block_load_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_read_block_load_3 = read_block_fu_128;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((icmp_ln480_fu_473_p2 == 1'd1) & (grp_fu_354_p2 == 1'd1))) begin
            grp_load_fu_333_p1 = ap_sig_allocacmp_read_block_load_2;
        end else if ((icmp_ln480_fu_473_p2 == 1'd0)) begin
            grp_load_fu_333_p1 = ap_sig_allocacmp_read_block_load_1;
        end else begin
            grp_load_fu_333_p1 = 'bx;
        end
    end else begin
        grp_load_fu_333_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((icmp_ln480_fu_473_p2 == 1'd1)) begin
            grp_load_fu_336_p1 = ap_sig_allocacmp_inp_load_1;
        end else if ((1'b1 == ap_condition_990)) begin
            grp_load_fu_336_p1 = ap_sig_allocacmp_inp_load_2;
        end else begin
            grp_load_fu_336_p1 = 'bx;
        end
    end else begin
        grp_load_fu_336_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((icmp_ln480_fu_473_p2 == 1'd1)) begin
            grp_load_fu_339_p1 = ap_sig_allocacmp_current_block_write_load_1;
        end else if (((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0))) begin
            grp_load_fu_339_p1 = ap_sig_allocacmp_current_block_write_load;
        end else begin
            grp_load_fu_339_p1 = 'bx;
        end
    end else begin
        grp_load_fu_339_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((icmp_ln480_fu_473_p2 == 1'd1)) begin
            grp_load_fu_342_p1 = ap_sig_allocacmp_current_line_load;
        end else if (((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0))) begin
            grp_load_fu_342_p1 = ap_sig_allocacmp_current_line_load_2;
        end else begin
            grp_load_fu_342_p1 = 'bx;
        end
    end else begin
        grp_load_fu_342_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((icmp_ln480_fu_473_p2 == 1'd1)) begin
            grp_load_fu_345_p1 = ap_sig_allocacmp_current_line_load_1;
        end else if (((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0))) begin
            grp_load_fu_345_p1 = ap_sig_allocacmp_current_line_load_3;
        end else begin
            grp_load_fu_345_p1 = 'bx;
        end
    end else begin
        grp_load_fu_345_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_995)) begin
        if ((icmp_ln480_fu_473_p2 == 1'd1)) begin
            grp_load_fu_360_p1 = ap_sig_allocacmp_current_block_write_load_2;
        end else if (((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0))) begin
            grp_load_fu_360_p1 = ap_sig_allocacmp_current_block_write_load_3;
        end else begin
            grp_load_fu_360_p1 = 'bx;
        end
    end else begin
        grp_load_fu_360_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_start_int == 1'b1) & (ap_predicate_op163_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)) | ((ap_start_int == 1'b1) & (ap_predicate_op119_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (ap_predicate_op163_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (ap_predicate_op119_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd1) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_1_address1 = zext_ln484_fu_835_p1;
        end else if ((1'b1 == ap_condition_998)) begin
            inputBuf_V_1_address1 = zext_ln543_fu_756_p1;
        end else begin
            inputBuf_V_1_address1 = 'bx;
        end
    end else begin
        inputBuf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        inputBuf_V_1_ce0 = 1'b1;
    end else begin
        inputBuf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd1) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_1_ce1 = 1'b1;
    end else begin
        inputBuf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd1) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_1_d1 = tmp_3_fu_826_p1;
        end else if ((1'b1 == ap_condition_998)) begin
            inputBuf_V_1_d1 = tmp_4_fu_747_p1;
        end else begin
            inputBuf_V_1_d1 = 'bx;
        end
    end else begin
        inputBuf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd1) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_1_we1 = 1'b1;
    end else begin
        inputBuf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd2) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_2_address1 = zext_ln484_fu_835_p1;
        end else if ((1'b1 == ap_condition_1002)) begin
            inputBuf_V_2_address1 = zext_ln543_fu_756_p1;
        end else begin
            inputBuf_V_2_address1 = 'bx;
        end
    end else begin
        inputBuf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        inputBuf_V_2_ce0 = 1'b1;
    end else begin
        inputBuf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd2) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd2) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_2_ce1 = 1'b1;
    end else begin
        inputBuf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd2) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_2_d1 = tmp_3_fu_826_p1;
        end else if ((1'b1 == ap_condition_1002)) begin
            inputBuf_V_2_d1 = tmp_4_fu_747_p1;
        end else begin
            inputBuf_V_2_d1 = 'bx;
        end
    end else begin
        inputBuf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd2) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd2) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_2_we1 = 1'b1;
    end else begin
        inputBuf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_3_address1 = zext_ln484_fu_835_p1;
        end else if ((1'b1 == ap_condition_1006)) begin
            inputBuf_V_3_address1 = zext_ln543_fu_756_p1;
        end else begin
            inputBuf_V_3_address1 = 'bx;
        end
    end else begin
        inputBuf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        inputBuf_V_3_ce0 = 1'b1;
    end else begin
        inputBuf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd3) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_3_ce1 = 1'b1;
    end else begin
        inputBuf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_3_d1 = tmp_3_fu_826_p1;
        end else if ((1'b1 == ap_condition_1006)) begin
            inputBuf_V_3_d1 = tmp_4_fu_747_p1;
        end else begin
            inputBuf_V_3_d1 = 'bx;
        end
    end else begin
        inputBuf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd3) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_3_we1 = 1'b1;
    end else begin
        inputBuf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((1'b1 == ap_condition_1020)) begin
            inputBuf_V_4_address1 = zext_ln484_fu_835_p1;
        end else if ((1'b1 == ap_condition_1014)) begin
            inputBuf_V_4_address1 = zext_ln543_fu_756_p1;
        end else begin
            inputBuf_V_4_address1 = 'bx;
        end
    end else begin
        inputBuf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        inputBuf_V_4_ce0 = 1'b1;
    end else begin
        inputBuf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~(trunc_ln484_fu_844_p1 == 3'd0) & ~(trunc_ln484_fu_844_p1 == 3'd1) & ~(trunc_ln484_fu_844_p1 == 3'd2) & ~(trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~(trunc_ln543_fu_765_p1 == 3'd0) & ~(trunc_ln543_fu_765_p1 == 3'd1) & ~(trunc_ln543_fu_765_p1 == 3'd2) & ~(trunc_ln543_fu_765_p1 == 3'd3) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_4_ce1 = 1'b1;
    end else begin
        inputBuf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((1'b1 == ap_condition_1020)) begin
            inputBuf_V_4_d1 = tmp_3_fu_826_p1;
        end else if ((1'b1 == ap_condition_1014)) begin
            inputBuf_V_4_d1 = tmp_4_fu_747_p1;
        end else begin
            inputBuf_V_4_d1 = 'bx;
        end
    end else begin
        inputBuf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~(trunc_ln484_fu_844_p1 == 3'd0) & ~(trunc_ln484_fu_844_p1 == 3'd1) & ~(trunc_ln484_fu_844_p1 == 3'd2) & ~(trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~(trunc_ln543_fu_765_p1 == 3'd0) & ~(trunc_ln543_fu_765_p1 == 3'd1) & ~(trunc_ln543_fu_765_p1 == 3'd2) & ~(trunc_ln543_fu_765_p1 == 3'd3) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_4_we1 = 1'b1;
    end else begin
        inputBuf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd0) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_address1 = zext_ln484_fu_835_p1;
        end else if ((1'b1 == ap_condition_1023)) begin
            inputBuf_V_address1 = zext_ln543_fu_756_p1;
        end else begin
            inputBuf_V_address1 = 'bx;
        end
    end else begin
        inputBuf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        inputBuf_V_ce0 = 1'b1;
    end else begin
        inputBuf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd0) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_ce1 = 1'b1;
    end else begin
        inputBuf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if (((trunc_ln484_fu_844_p1 == 3'd0) & (icmp_ln480_fu_473_p2 == 1'd1))) begin
            inputBuf_V_d1 = tmp_3_fu_826_p1;
        end else if ((1'b1 == ap_condition_1023)) begin
            inputBuf_V_d1 = tmp_4_fu_747_p1;
        end else begin
            inputBuf_V_d1 = 'bx;
        end
    end else begin
        inputBuf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (trunc_ln484_fu_844_p1 == 3'd0) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        inputBuf_V_we1 = 1'b1;
    end else begin
        inputBuf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op251_write_state3 == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op251_write_state3 == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((ap_start_int == 1'b0) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else if (((~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

assign add_ln514_fu_543_p2 = (shl_ln1_fu_535_p3 + trunc_ln514_fu_527_p1);

assign and_ln539_fu_741_p2 = (icmp_ln539_fu_729_p2 & icmp_ln539_1_fu_735_p2);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start_int == 1'b0) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1002 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd2));
end

always @ (*) begin
    ap_condition_1006 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd3));
end

always @ (*) begin
    ap_condition_1014 = (~(trunc_ln543_fu_765_p1 == 3'd0) & ~(trunc_ln543_fu_765_p1 == 3'd1) & ~(trunc_ln543_fu_765_p1 == 3'd2) & ~(trunc_ln543_fu_765_p1 == 3'd3) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1020 = (~(trunc_ln484_fu_844_p1 == 3'd0) & ~(trunc_ln484_fu_844_p1 == 3'd1) & ~(trunc_ln484_fu_844_p1 == 3'd2) & ~(trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1023 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd0));
end

always @ (*) begin
    ap_condition_164 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (icmp_ln524_fu_611_p2 == 1'd1) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_284 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (icmp_ln527_fu_641_p2 == 1'd1) & (icmp_ln524_fu_611_p2 == 1'd1) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_296 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (icmp_ln527_fu_641_p2 == 1'd0) & (icmp_ln524_fu_611_p2 == 1'd1) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_318 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (icmp_ln524_fu_611_p2 == 1'd0) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_329 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (icmp_ln521_fu_586_p2 == 1'd0) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_343 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (grp_fu_354_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_345 = ((icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0) & (grp_fu_354_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_358 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0) & (icmp_ln518_fu_569_p2 == 1'd0) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_876 = (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op251_write_state3 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((ap_predicate_op163_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_893 = ((ap_start_int == 1'b1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_990 = ((icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln527_fu_641_p2 == 1'd1) & (icmp_ln524_fu_611_p2 == 1'd1) & (icmp_ln521_fu_586_p2 == 1'd1) & (icmp_ln518_fu_569_p2 == 1'd1) & (or_ln499_fu_494_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_995 = ((ap_start_int == 1'b1) & (icmp_ln478_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_354_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_998 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd1));
end

always @ (*) begin
    ap_enable_operation_129 = (ap_predicate_op129_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_131 = (ap_predicate_op131_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_133 = (ap_predicate_op133_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_135 = (ap_predicate_op135_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_137 = (ap_predicate_op137_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_173 = (ap_predicate_op173_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_177 = (ap_predicate_op177_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_179 = (ap_predicate_op179_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_181 = (ap_predicate_op181_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_224 = (ap_predicate_op224_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_225 = (ap_predicate_op225_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_227 = (ap_predicate_op227_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_244 = (ap_predicate_op244_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_245 = (ap_predicate_op245_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_246 = (ap_predicate_op246_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_247 = (ap_predicate_op247_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_248 = (ap_predicate_op248_load_state3 == 1'b1);
end

assign ap_enable_reg_pp0_iter0 = 1'b0;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_iter2_fsm_state3));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op119_read_state1 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op129_store_state1 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd3) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_store_state1 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd2) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op133_store_state1 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op135_store_state1 = ((1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (trunc_ln543_fu_765_p1 == 3'd0) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_store_state1 = (~(trunc_ln543_fu_765_p1 == 3'd0) & ~(trunc_ln543_fu_765_p1 == 3'd1) & ~(trunc_ln543_fu_765_p1 == 3'd2) & ~(trunc_ln543_fu_765_p1 == 3'd3) & (1'd1 == and_ln539_fu_741_p2) & (icmp_ln480_fu_473_p2 == 1'd0) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op163_read_state1 = ((icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_store_state1 = ((trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_store_state1 = ((trunc_ln484_fu_844_p1 == 3'd2) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op177_store_state1 = ((trunc_ln484_fu_844_p1 == 3'd1) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_store_state1 = ((trunc_ln484_fu_844_p1 == 3'd0) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_store_state1 = (~(trunc_ln484_fu_844_p1 == 3'd0) & ~(trunc_ln484_fu_844_p1 == 3'd1) & ~(trunc_ln484_fu_844_p1 == 3'd2) & ~(trunc_ln484_fu_844_p1 == 3'd3) & (icmp_ln480_fu_473_p2 == 1'd1) & (icmp_ln478_fu_451_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op224_load_state2 = ((or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0));
end

always @ (*) begin
    ap_predicate_op225_load_state2 = ((or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_load_state2 = ((or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0));
end

always @ (*) begin
    ap_predicate_op227_load_state2 = ((or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_load_state2 = ((or_ln499_reg_1184 == 1'd1) & (icmp_ln480_reg_1180 == 1'd0) & (icmp_ln478_reg_1176 == 1'd0));
end

always @ (*) begin
    ap_predicate_op244_load_state3 = ((or_ln499_reg_1184_pp0_iter1_reg == 1'd1) & (icmp_ln480_reg_1180_pp0_iter1_reg == 1'd0) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op245_load_state3 = ((or_ln499_reg_1184_pp0_iter1_reg == 1'd1) & (icmp_ln480_reg_1180_pp0_iter1_reg == 1'd0) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op246_load_state3 = ((or_ln499_reg_1184_pp0_iter1_reg == 1'd1) & (icmp_ln480_reg_1180_pp0_iter1_reg == 1'd0) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op247_load_state3 = ((or_ln499_reg_1184_pp0_iter1_reg == 1'd1) & (icmp_ln480_reg_1180_pp0_iter1_reg == 1'd0) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_load_state3 = ((or_ln499_reg_1184_pp0_iter1_reg == 1'd1) & (icmp_ln480_reg_1180_pp0_iter1_reg == 1'd0) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op251_write_state3 = ((or_ln499_reg_1184_pp0_iter1_reg == 1'd1) & (icmp_ln480_reg_1180_pp0_iter1_reg == 1'd0) & (icmp_ln478_reg_1176_pp0_iter1_reg == 1'd0));
end

assign ceil_block_read_1_fu_911_p2 = ($signed(ceil_block_read_fu_124) + $signed(32'd4294967291));

assign ceil_block_read_2_fu_931_p3 = ((icmp_ln508_fu_906_p2[0:0] == 1'b1) ? ceil_block_read_1_fu_911_p2 : ceil_block_read_fu_124);

assign ceil_block_read_3_fu_945_p2 = (ceil_block_read_fu_124 + 32'd5);

assign ceil_block_read_4_fu_959_p3 = ((icmp_ln504_fu_901_p2[0:0] == 1'b1) ? ceil_block_read_2_fu_931_p3 : ceil_block_read_3_fu_945_p2);

assign count_simd_1_fu_563_p2 = (ap_sig_allocacmp_count_simd_load_1 + 32'd1);

assign counter_internal_block_1_fu_801_p2 = (ap_sig_allocacmp_counter_internal_block_load_2 + 32'd1);

assign counter_internal_block_2_fu_813_p3 = ((icmp_ln558_fu_807_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_1_fu_801_p2);

assign current_block_read_1_fu_967_p2 = (current_block_read_reg_1188 - floor_block_read_4_fu_951_p3);

assign current_block_read_fu_521_p2 = (shl_ln502_fu_515_p2 + ap_sig_allocacmp_k_y_load);

assign current_line_in_block_fu_557_p2 = (shl_ln514_1_fu_549_p3 + trunc_ln478_fu_469_p1);

assign floor_block_read_1_fu_917_p2 = ($signed(floor_block_read_fu_120) + $signed(32'd4294967291));

assign floor_block_read_2_fu_923_p3 = ((icmp_ln508_fu_906_p2[0:0] == 1'b1) ? floor_block_read_1_fu_917_p2 : floor_block_read_fu_120);

assign floor_block_read_3_fu_939_p2 = (floor_block_read_fu_120 + 32'd5);

assign floor_block_read_4_fu_951_p3 = ((icmp_ln504_fu_901_p2[0:0] == 1'b1) ? floor_block_read_2_fu_923_p3 : floor_block_read_3_fu_939_p2);

assign grp_fu_348_p2 = (grp_load_fu_345_p1 + 32'd1);

assign grp_fu_354_p2 = ((grp_fu_348_p2 == 32'd544) ? 1'b1 : 1'b0);

assign grp_fu_363_p2 = (grp_load_fu_360_p1 + 32'd1);

assign grp_fu_369_p2 = ((grp_fu_363_p2 == 32'd5) ? 1'b1 : 1'b0);

assign grp_fu_375_p3 = ((grp_fu_369_p2[0:0] == 1'b1) ? 32'd0 : grp_fu_363_p2);

assign i_2_fu_457_p2 = (ap_sig_allocacmp_i_1 + 16'd1);

assign icmp_ln478_fu_451_p2 = ((ap_sig_allocacmp_i_1 == 16'd38496) ? 1'b1 : 1'b0);

assign icmp_ln480_fu_473_p2 = ((ap_sig_allocacmp_inp_load < 32'd1632) ? 1'b1 : 1'b0);

assign icmp_ln499_1_fu_488_p2 = ((grp_load_fu_333_p1 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln499_fu_482_p2 = ((ap_sig_allocacmp_counter_internal_block_load < 32'd2303) ? 1'b1 : 1'b0);

assign icmp_ln504_fu_901_p2 = ((current_block_read_reg_1188 < ceil_block_read_fu_124) ? 1'b1 : 1'b0);

assign icmp_ln508_fu_906_p2 = ((current_block_read_reg_1188 < floor_block_read_fu_120) ? 1'b1 : 1'b0);

assign icmp_ln518_fu_569_p2 = ((count_simd_1_fu_563_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln518_reg_1200_pp0_iter0_reg = icmp_ln518_reg_1200;

assign icmp_ln521_fu_586_p2 = ((k_x_1_fu_580_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln521_reg_1204_pp0_iter0_reg = icmp_ln521_reg_1204;

assign icmp_ln524_fu_611_p2 = ((k_y_1_fu_605_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln524_reg_1208_pp0_iter0_reg = icmp_ln524_reg_1208;

assign icmp_ln527_fu_641_p2 = ((ofm_x_1_fu_635_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln527_reg_1212_pp0_iter0_reg = icmp_ln527_reg_1212;

assign icmp_ln530_fu_676_p2 = ((ofm_y_1_fu_670_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln539_1_fu_735_p2 = ((ap_sig_allocacmp_read_block_load_3 < 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln539_fu_729_p2 = ((ap_sig_allocacmp_counter_internal_block_load_1 < 32'd1087) ? 1'b1 : 1'b0);

assign icmp_ln558_fu_807_p2 = ((counter_internal_block_1_fu_801_p2 == 32'd2303) ? 1'b1 : 1'b0);

assign inp_1_fu_848_p2 = (grp_load_fu_336_p1 + 32'd1);

assign inp_2_fu_690_p3 = ((icmp_ln530_fu_676_p2[0:0] == 1'b1) ? 32'd0 : grp_load_fu_336_p1);

assign inputBuf_V_1_address0 = zext_ln515_fu_972_p1;

assign inputBuf_V_2_address0 = zext_ln515_fu_972_p1;

assign inputBuf_V_3_address0 = zext_ln515_fu_972_p1;

assign inputBuf_V_4_address0 = zext_ln515_fu_972_p1;

assign inputBuf_V_address0 = zext_ln515_fu_972_p1;

assign k_x_1_fu_580_p2 = (ap_sig_allocacmp_k_x_load + 32'd1);

assign k_y_1_fu_605_p2 = (ap_sig_allocacmp_k_y_load_1 + 32'd1);

assign ofm_x_1_fu_635_p2 = (ap_sig_allocacmp_ofm_x_load_1 + 32'd1);

assign ofm_y_1_fu_670_p2 = (ap_sig_allocacmp_ofm_y_load_1 + 32'd1);

assign ofm_y_2_fu_682_p3 = ((icmp_ln530_fu_676_p2[0:0] == 1'b1) ? 32'd0 : ofm_y_1_fu_670_p2);

assign or_ln499_fu_494_p2 = (icmp_ln499_fu_482_p2 | icmp_ln499_1_fu_488_p2);

assign out_V_TDATA = tmp_fu_1030_p7;

assign read_block_1_fu_864_p2 = (grp_load_fu_333_p1 + 32'd1);

assign read_block_2_fu_777_p2 = (ap_sig_allocacmp_read_block_load + 32'd1);

assign shl_ln1_fu_535_p3 = {{trunc_ln514_1_fu_531_p1}, {1'd0}};

assign shl_ln502_fu_515_p2 = ap_sig_allocacmp_ofm_y_load << 32'd1;

assign shl_ln514_1_fu_549_p3 = {{add_ln514_fu_543_p2}, {4'd0}};

assign tmp_3_fu_826_p1 = in0_V_TDATA[9:0];

assign tmp_4_fu_747_p1 = in0_V_TDATA[9:0];

assign trunc_ln478_fu_469_p1 = ap_sig_allocacmp_count_simd_load[9:0];

assign trunc_ln484_fu_844_p1 = grp_load_fu_339_p1[2:0];

assign trunc_ln514_1_fu_531_p1 = ap_sig_allocacmp_ofm_x_load[4:0];

assign trunc_ln514_fu_527_p1 = ap_sig_allocacmp_k_x_load[5:0];

assign trunc_ln543_fu_765_p1 = grp_load_fu_339_p1[2:0];

assign zext_ln484_fu_835_p1 = grp_load_fu_342_p1;

assign zext_ln515_fu_972_p1 = current_line_in_block_reg_1195;

assign zext_ln543_fu_756_p1 = grp_load_fu_342_p1;

always @ (posedge ap_clk) begin
    ap_enable_reg_pp0_iter1 <= 1'b0;
    ap_enable_reg_pp0_iter2 <= 1'b0;
end

endmodule //StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGenerator_kernel_stride
