// Seed: 4294587418
module module_0 (
    id_1
);
  output uwire id_1;
  logic id_2;
  assign id_1 = -1'd0;
  always_latch id_2 <= -1;
endmodule
program module_1 #(
    parameter id_7 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  output wire _id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = ~(id_4);
  wire id_10;
  ;
  assign id_9 = id_10;
endprogram
