{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 13:33:09 2016 " "Info: Processing started: Tue Jul 26 13:33:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Main -c Main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Main -c Main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100_A " "Info: Assuming node \"Clk_100_A\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 184 192 360 200 "Clk_100_A" "" } { -232 2192 2272 -216 "Clk_100_A" "" } { 416 1384 1456 432 "Clk_100_A" "" } { 360 1032 1104 376 "Clk_100_A" "" } { -224 824 912 -208 "Clk_100_A" "" } { -48 840 912 -32 "Clk_100_A" "" } { 464 336 432 480 "Clk_100_A" "" } { 88 2200 2288 104 "Clk_100_A" "" } { 544 2154 2248 560 "Clk_100_A" "" } { 632 1344 1432 648 "Clk_100_A" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100_A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "IFClk " "Info: Assuming node \"IFClk\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 112 184 352 128 "IFClk" "" } { 1176 848 896 1192 "IFClk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_48 " "Info: Assuming node \"Clk_48\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1152 664 832 1168 "Clk_48" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_48" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clk_100 " "Info: No valid register-to-register data paths exist for clock \"Clk_100\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] register Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\] register Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\] 828 ps " "Info: Minimum slack time is 828 ps for clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]\" between source register \"Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\]\" and destination register \"Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.786 ns + Shortest register register " "Info: + Shortest register to register delay is 0.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X24_Y21_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y21_N15; Fanout = 2; REG Node = 'Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 44 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.369 ns) 0.695 ns Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_comb_bita0 2 COMB LCCOMB_X24_Y21_N14 1 " "Info: 2: + IC(0.326 ns) + CELL(0.369 ns) = 0.695 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 1; COMB Node = 'Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_comb_bita0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.786 ns Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\] 3 REG FF_X24_Y21_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.786 ns; Loc. = FF_X24_Y21_N15; Fanout = 2; REG Node = 'Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_comb_bita0 Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 44 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 58.52 % ) " "Info: Total cell delay = 0.460 ns ( 58.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.326 ns ( 41.48 % ) " "Info: Total interconnect delay = 0.326 ns ( 41.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_comb_bita0 Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.786 ns" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_comb_bita0 {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.326ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] destination 3.370 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]\" to destination register is 3.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]~clkctrl 2 COMB CLKCTRL_G18 5 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 5; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 3.370 ns Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\] 3 REG FF_X24_Y21_N15 2 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = 3.370 ns; Loc. = FF_X24_Y21_N15; Fanout = 2; REG Node = 'Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 44 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.85 % ) " "Info: Total cell delay = 0.534 ns ( 15.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.836 ns ( 84.15 % ) " "Info: Total interconnect delay = 2.836 ns ( 84.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 1.876ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] source 3.370 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]\" to source register is 3.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]~clkctrl 2 COMB CLKCTRL_G18 5 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 5; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 3.370 ns Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\] 3 REG FF_X24_Y21_N15 2 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = 3.370 ns; Loc. = FF_X24_Y21_N15; Fanout = 2; REG Node = 'Acuisition_Control_Module:inst\|lpm_counter37:inst63\|lpm_counter:lpm_counter_component\|cntr_j9j:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 44 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.85 % ) " "Info: Total cell delay = 0.534 ns ( 15.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.836 ns ( 84.15 % ) " "Info: Total interconnect delay = 2.836 ns ( 84.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 1.876ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 1.876ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 44 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/cntr_j9j.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_j9j.tdf" 44 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 1.876ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_comb_bita0 Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.786 ns" { Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_comb_bita0 {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.326ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0]~clkctrl {} Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated|counter_reg_bit[0] {} } { 0.000ns 1.876ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] register Parallel_Clocks_Generator:inst26\|inst71 register Parallel_Clocks_Generator:inst26\|inst71 502 ps " "Info: Minimum slack time is 502 ps for clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]\" between source register \"Parallel_Clocks_Generator:inst26\|inst71\" and destination register \"Parallel_Clocks_Generator:inst26\|inst71\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Parallel_Clocks_Generator:inst26\|inst71 1 REG FF_X10_Y23_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X10_Y23_N9; Fanout = 2; REG Node = 'Parallel_Clocks_Generator:inst26\|inst71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns Parallel_Clocks_Generator:inst26\|inst71~0 2 COMB LCCOMB_X10_Y23_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X10_Y23_N8; Fanout = 1; COMB Node = 'Parallel_Clocks_Generator:inst26\|inst71~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { Parallel_Clocks_Generator:inst26|inst71 Parallel_Clocks_Generator:inst26|inst71~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns Parallel_Clocks_Generator:inst26\|inst71 3 REG FF_X10_Y23_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X10_Y23_N9; Fanout = 2; REG Node = 'Parallel_Clocks_Generator:inst26\|inst71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { Parallel_Clocks_Generator:inst26|inst71~0 Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { Parallel_Clocks_Generator:inst26|inst71 Parallel_Clocks_Generator:inst26|inst71~0 Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { Parallel_Clocks_Generator:inst26|inst71 {} Parallel_Clocks_Generator:inst26|inst71~0 {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] destination 3.372 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]\" to destination register is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]~clkctrl 2 COMB CLKCTRL_G16 108 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G16; Fanout = 108; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) 3.372 ns Parallel_Clocks_Generator:inst26\|inst71 3 REG FF_X10_Y23_N9 2 " "Info: 3: + IC(0.962 ns) + CELL(0.534 ns) = 3.372 ns; Loc. = FF_X10_Y23_N9; Fanout = 2; REG Node = 'Parallel_Clocks_Generator:inst26\|inst71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.84 % ) " "Info: Total cell delay = 0.534 ns ( 15.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.838 ns ( 84.16 % ) " "Info: Total interconnect delay = 2.838 ns ( 84.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 1.876ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] source 3.372 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]\" to source register is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]~clkctrl 2 COMB CLKCTRL_G16 108 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G16; Fanout = 108; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) 3.372 ns Parallel_Clocks_Generator:inst26\|inst71 3 REG FF_X10_Y23_N9 2 " "Info: 3: + IC(0.962 ns) + CELL(0.534 ns) = 3.372 ns; Loc. = FF_X10_Y23_N9; Fanout = 2; REG Node = 'Parallel_Clocks_Generator:inst26\|inst71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.84 % ) " "Info: Total cell delay = 0.534 ns ( 15.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.838 ns ( 84.16 % ) " "Info: Total interconnect delay = 2.838 ns ( 84.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 1.876ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 1.876ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 520 2432 2496 600 "inst71" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 1.876ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { Parallel_Clocks_Generator:inst26|inst71 Parallel_Clocks_Generator:inst26|inst71~0 Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { Parallel_Clocks_Generator:inst26|inst71 {} Parallel_Clocks_Generator:inst26|inst71~0 {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl Parallel_Clocks_Generator:inst26|inst71 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[2]~clkctrl {} Parallel_Clocks_Generator:inst26|inst71 {} } { 0.000ns 1.876ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] register Exposure_Control_Module:inst29\|inst7 register Exposure_Control_Module:inst29\|inst7 502 ps " "Info: Minimum slack time is 502 ps for clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]\" between source register \"Exposure_Control_Module:inst29\|inst7\" and destination register \"Exposure_Control_Module:inst29\|inst7\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Exposure_Control_Module:inst29\|inst7 1 REG FF_X11_Y21_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y21_N27; Fanout = 2; REG Node = 'Exposure_Control_Module:inst29\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns Exposure_Control_Module:inst29\|inst7~0 2 COMB LCCOMB_X11_Y21_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X11_Y21_N26; Fanout = 1; COMB Node = 'Exposure_Control_Module:inst29\|inst7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { Exposure_Control_Module:inst29|inst7 Exposure_Control_Module:inst29|inst7~0 } "NODE_NAME" } } { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns Exposure_Control_Module:inst29\|inst7 3 REG FF_X11_Y21_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X11_Y21_N27; Fanout = 2; REG Node = 'Exposure_Control_Module:inst29\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { Exposure_Control_Module:inst29|inst7~0 Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { Exposure_Control_Module:inst29|inst7 Exposure_Control_Module:inst29|inst7~0 Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { Exposure_Control_Module:inst29|inst7 {} Exposure_Control_Module:inst29|inst7~0 {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] 1000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]\" is 1000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] 1000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]\" is 1000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] destination 3.365 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]\" to destination register is 3.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]~clkctrl 2 COMB CLKCTRL_G17 56 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G17; Fanout = 56; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.534 ns) 3.365 ns Exposure_Control_Module:inst29\|inst7 3 REG FF_X11_Y21_N27 2 " "Info: 3: + IC(0.955 ns) + CELL(0.534 ns) = 3.365 ns; Loc. = FF_X11_Y21_N27; Fanout = 2; REG Node = 'Exposure_Control_Module:inst29\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.87 % ) " "Info: Total cell delay = 0.534 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.831 ns ( 84.13 % ) " "Info: Total interconnect delay = 2.831 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 1.876ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] source 3.365 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]\" to source register is 3.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]~clkctrl 2 COMB CLKCTRL_G17 56 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G17; Fanout = 56; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.534 ns) 3.365 ns Exposure_Control_Module:inst29\|inst7 3 REG FF_X11_Y21_N27 2 " "Info: 3: + IC(0.955 ns) + CELL(0.534 ns) = 3.365 ns; Loc. = FF_X11_Y21_N27; Fanout = 2; REG Node = 'Exposure_Control_Module:inst29\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.87 % ) " "Info: Total cell delay = 0.534 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.831 ns ( 84.13 % ) " "Info: Total interconnect delay = 2.831 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 1.876ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 1.876ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Exposure_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Exposure_Control_Module.bdf" { { 208 720 784 288 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 1.876ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { Exposure_Control_Module:inst29|inst7 Exposure_Control_Module:inst29|inst7~0 Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { Exposure_Control_Module:inst29|inst7 {} Exposure_Control_Module:inst29|inst7~0 {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl Exposure_Control_Module:inst29|inst7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.365 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[3]~clkctrl {} Exposure_Control_Module:inst29|inst7 {} } { 0.000ns 1.876ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] register SRG_Flashing_Module:inst3\|inst13 register SRG_Flashing_Module:inst3\|inst13 502 ps " "Info: Minimum slack time is 502 ps for clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]\" between source register \"SRG_Flashing_Module:inst3\|inst13\" and destination register \"SRG_Flashing_Module:inst3\|inst13\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRG_Flashing_Module:inst3\|inst13 1 REG FF_X12_Y18_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X12_Y18_N5; Fanout = 2; REG Node = 'SRG_Flashing_Module:inst3\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns SRG_Flashing_Module:inst3\|inst13~0 2 COMB LCCOMB_X12_Y18_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X12_Y18_N4; Fanout = 1; COMB Node = 'SRG_Flashing_Module:inst3\|inst13~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { SRG_Flashing_Module:inst3|inst13 SRG_Flashing_Module:inst3|inst13~0 } "NODE_NAME" } } { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns SRG_Flashing_Module:inst3\|inst13 3 REG FF_X12_Y18_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X12_Y18_N5; Fanout = 2; REG Node = 'SRG_Flashing_Module:inst3\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { SRG_Flashing_Module:inst3|inst13~0 SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { SRG_Flashing_Module:inst3|inst13 SRG_Flashing_Module:inst3|inst13~0 SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { SRG_Flashing_Module:inst3|inst13 {} SRG_Flashing_Module:inst3|inst13~0 {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] 20000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]\" is 20000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] 20000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]\" is 20000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] destination 3.367 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]\" to destination register is 3.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]~clkctrl 2 COMB CLKCTRL_G19 31 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G19; Fanout = 31; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.534 ns) 3.367 ns SRG_Flashing_Module:inst3\|inst13 3 REG FF_X12_Y18_N5 2 " "Info: 3: + IC(0.957 ns) + CELL(0.534 ns) = 3.367 ns; Loc. = FF_X12_Y18_N5; Fanout = 2; REG Node = 'SRG_Flashing_Module:inst3\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.86 % ) " "Info: Total cell delay = 0.534 ns ( 15.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 84.14 % ) " "Info: Total interconnect delay = 2.833 ns ( 84.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 1.876ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] source 3.367 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]\" to source register is 3.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]~clkctrl 2 COMB CLKCTRL_G19 31 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G19; Fanout = 31; COMB Node = 'altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl } "NODE_NAME" } } { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.534 ns) 3.367 ns SRG_Flashing_Module:inst3\|inst13 3 REG FF_X12_Y18_N5 2 " "Info: 3: + IC(0.957 ns) + CELL(0.534 ns) = 3.367 ns; Loc. = FF_X12_Y18_N5; Fanout = 2; REG Node = 'SRG_Flashing_Module:inst3\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.86 % ) " "Info: Total cell delay = 0.534 ns ( 15.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 84.14 % ) " "Info: Total interconnect delay = 2.833 ns ( 84.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 1.876ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 1.876ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "SRG_Flashing_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/SRG_Flashing_Module.bdf" { { 936 424 488 1016 "inst13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 1.876ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { SRG_Flashing_Module:inst3|inst13 SRG_Flashing_Module:inst3|inst13~0 SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { SRG_Flashing_Module:inst3|inst13 {} SRG_Flashing_Module:inst3|inst13~0 {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl SRG_Flashing_Module:inst3|inst13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4] {} altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[4]~clkctrl {} SRG_Flashing_Module:inst3|inst13 {} } { 0.000ns 1.876ns 0.957ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Wr_n pin Addr\[5\] register Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[2\] 1.93 ns " "Info: Slack time is 1.93 ns for clock \"Wr_n\" between source pin \"Addr\[5\]\" and destination register \"Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[2\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "5.000 ns + register " "Info: + tsu requirement for source pin and destination register is 5.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "3.070 ns - " "Info: - tsu from clock to input pin is 3.070 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.638 ns + Longest pin register " "Info: + Longest pin to register delay is 5.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Addr\[5\] 1 PIN PIN_B7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B7; Fanout = 1; PIN Node = 'Addr\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[5] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 0.898 ns Addr\[5\]~input 2 COMB IOIBUF_X11_Y29_N8 8 " "Info: 2: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = IOIBUF_X11_Y29_N8; Fanout = 8; COMB Node = 'Addr\[5\]~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Addr[5] Addr[5]~input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.367 ns) 2.089 ns Serial_Control_Module:inst5\|inst60~0 3 COMB LCCOMB_X10_Y25_N2 3 " "Info: 3: + IC(0.824 ns) + CELL(0.367 ns) = 2.089 ns; Loc. = LCCOMB_X10_Y25_N2; Fanout = 3; COMB Node = 'Serial_Control_Module:inst5\|inst60~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { Addr[5]~input Serial_Control_Module:inst5|inst60~0 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Serial_Control_Module.bdf" { { 512 224 288 560 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.308 ns) 2.663 ns Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode3w\[1\] 4 COMB LCCOMB_X10_Y25_N28 7 " "Info: 4: + IC(0.266 ns) + CELL(0.308 ns) = 2.663 ns; Loc. = LCCOMB_X10_Y25_N28; Fanout = 7; COMB Node = 'Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode3w\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Serial_Control_Module:inst5|inst60~0 Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/decode_svf.tdf" 45 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.130 ns) 4.117 ns Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode89w\[3\] 5 COMB LCCOMB_X20_Y21_N10 8 " "Info: 5: + IC(1.324 ns) + CELL(0.130 ns) = 4.117 ns; Loc. = LCCOMB_X20_Y21_N10; Fanout = 8; COMB Node = 'Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode89w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/decode_svf.tdf" 50 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.610 ns) 5.638 ns Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[2\] 6 REG FF_X21_Y20_N11 65 " "Info: 6: + IC(0.911 ns) + CELL(0.610 ns) = 5.638 ns; Loc. = FF_X21_Y20_N11; Fanout = 65; REG Node = 'Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 41.03 % ) " "Info: Total cell delay = 2.313 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.325 ns ( 58.97 % ) " "Info: Total interconnect delay = 3.325 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.638 ns" { Addr[5] Addr[5]~input Serial_Control_Module:inst5|inst60~0 Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.638 ns" { Addr[5] {} Addr[5]~input {} Serial_Control_Module:inst5|inst60~0 {} Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] {} Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] {} Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.824ns 0.266ns 1.324ns 0.911ns } { 0.000ns 0.898ns 0.367ns 0.308ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.553 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_A9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A9; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 0.898 ns Wr_n~input 2 COMB IOIBUF_X19_Y29_N1 6 " "Info: 2: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = IOIBUF_X19_Y29_N1; Fanout = 6; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.061 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G14 563 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G14; Fanout = 563; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.553 ns Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG FF_X21_Y20_N11 65 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.553 ns; Loc. = FF_X21_Y20_N11; Fanout = 65; REG Node = 'Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Wr_n~inputclkctrl Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 56.09 % ) " "Info: Total cell delay = 1.432 ns ( 56.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 43.91 % ) " "Info: Total interconnect delay = 1.121 ns ( 43.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.163ns 0.958ns } { 0.000ns 0.898ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.638 ns" { Addr[5] Addr[5]~input Serial_Control_Module:inst5|inst60~0 Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.638 ns" { Addr[5] {} Addr[5]~input {} Serial_Control_Module:inst5|inst60~0 {} Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] {} Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] {} Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.824ns 0.266ns 1.324ns 0.911ns } { 0.000ns 0.898ns 0.367ns 0.308ns 0.130ns 0.610ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.163ns 0.958ns } { 0.000ns 0.898ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.638 ns" { Addr[5] Addr[5]~input Serial_Control_Module:inst5|inst60~0 Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.638 ns" { Addr[5] {} Addr[5]~input {} Serial_Control_Module:inst5|inst60~0 {} Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] {} Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] {} Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.824ns 0.266ns 1.324ns 0.911ns } { 0.000ns 0.898ns 0.367ns 0.308ns 0.130ns 0.610ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.163ns 0.958ns } { 0.000ns 0.898ns 0.000ns 0.534ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "pin MO_Dat\[6\] pin CDat\[6\] 2.537 ns " "Info: Slack time is 2.537 ns between source pin \"MO_Dat\[6\]\" and destination pin \"CDat\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.000 ns + Longest pin pin " "Info: + Longest pin to pin requirement is 12.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.463 ns - Longest pin pin " "Info: - Longest pin to pin delay is 9.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MO_Dat\[6\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'MO_Dat\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[6] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.941 ns) 0.941 ns MO_Dat\[6\]~input 2 COMB IOIBUF_X0_Y3_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y3_N1; Fanout = 1; COMB Node = 'MO_Dat\[6\]~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { MO_Dat[6] MO_Dat[6]~input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.308 ns) 3.660 ns lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_8qc:auto_generated\|result_node\[6\]~1 3 COMB LCCOMB_X9_Y25_N12 1 " "Info: 3: + IC(2.411 ns) + CELL(0.308 ns) = 3.660 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_8qc:auto_generated\|result_node\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MO_Dat[6]~input lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1 } "NODE_NAME" } } { "db/mux_8qc.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/mux_8qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(5.008 ns) 9.463 ns CDat\[6\]~output 4 COMB IOOBUF_X3_Y29_N16 1 " "Info: 4: + IC(0.795 ns) + CELL(5.008 ns) = 9.463 ns; Loc. = IOOBUF_X3_Y29_N16; Fanout = 1; COMB Node = 'CDat\[6\]~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1 CDat[6]~output } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.463 ns CDat\[6\] 5 PIN PIN_A2 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 9.463 ns; Loc. = PIN_A2; Fanout = 0; PIN Node = 'CDat\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CDat[6]~output CDat[6] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.257 ns ( 66.12 % ) " "Info: Total cell delay = 6.257 ns ( 66.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.206 ns ( 33.88 % ) " "Info: Total interconnect delay = 3.206 ns ( 33.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.463 ns" { MO_Dat[6] MO_Dat[6]~input lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1 CDat[6]~output CDat[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.463 ns" { MO_Dat[6] {} MO_Dat[6]~input {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1 {} CDat[6]~output {} CDat[6] {} } { 0.000ns 0.000ns 2.411ns 0.795ns 0.000ns } { 0.000ns 0.941ns 0.308ns 5.008ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.463 ns" { MO_Dat[6] MO_Dat[6]~input lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1 CDat[6]~output CDat[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.463 ns" { MO_Dat[6] {} MO_Dat[6]~input {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1 {} CDat[6]~output {} CDat[6] {} } { 0.000ns 0.000ns 2.411ns 0.795ns 0.000ns } { 0.000ns 0.941ns 0.308ns 5.008ns 0.000ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Wr_n pin CDat\[0\] register Serial_Clocks_Generator:inst6\|lpm_dff0:inst43\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.161 ns " "Info: Minimum slack time is 4.161 ns for clock \"Wr_n\" between source pin \"CDat\[0\]\" and destination register \"Serial_Clocks_Generator:inst6\|lpm_dff0:inst43\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "5.000 ns + register " "Info: + th requirement for source pin and destination register is 5.000 ns" {  } {  } 0 0 "%2!c! th requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TH_RESULT" "0.839 ns - " "Info: - th from clock to input pin is 0.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.564 ns + Longest register " "Info: + Longest clock path from clock \"Wr_n\" to destination register is 2.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_A9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A9; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 0.898 ns Wr_n~input 2 COMB IOIBUF_X19_Y29_N1 6 " "Info: 2: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = IOIBUF_X19_Y29_N1; Fanout = 6; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.061 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G14 563 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G14; Fanout = 563; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) 2.564 ns Serial_Clocks_Generator:inst6\|lpm_dff0:inst43\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG FF_X8_Y26_N21 1 " "Info: 4: + IC(0.969 ns) + CELL(0.534 ns) = 2.564 ns; Loc. = FF_X8_Y26_N21; Fanout = 1; REG Node = 'Serial_Clocks_Generator:inst6\|lpm_dff0:inst43\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { Wr_n~inputclkctrl Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 55.85 % ) " "Info: Total cell delay = 1.432 ns ( 55.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 44.15 % ) " "Info: Total interconnect delay = 1.132 ns ( 44.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.163ns 0.969ns } { 0.000ns 0.898ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.882 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CDat\[0\] 1 PIN PIN_E6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E6; Fanout = 1; PIN Node = 'CDat\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[0] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.888 ns) 0.888 ns CDat\[0\]~input 2 COMB IOIBUF_X7_Y29_N29 4 " "Info: 2: + IC(0.000 ns) + CELL(0.888 ns) = 0.888 ns; Loc. = IOIBUF_X7_Y29_N29; Fanout = 4; COMB Node = 'CDat\[0\]~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { CDat[0] CDat[0]~input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.130 ns) 1.791 ns I_O_Control_Module:inst23\|inst 3 COMB LCCOMB_X8_Y26_N20 41 " "Info: 3: + IC(0.773 ns) + CELL(0.130 ns) = 1.791 ns; Loc. = LCCOMB_X8_Y26_N20; Fanout = 41; COMB Node = 'I_O_Control_Module:inst23\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { CDat[0]~input I_O_Control_Module:inst23|inst } "NODE_NAME" } } { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/I_O_Control_Module.bdf" { { -8 920 968 24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.882 ns Serial_Clocks_Generator:inst6\|lpm_dff0:inst43\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG FF_X8_Y26_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.882 ns; Loc. = FF_X8_Y26_N21; Fanout = 1; REG Node = 'Serial_Clocks_Generator:inst6\|lpm_dff0:inst43\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { I_O_Control_Module:inst23|inst Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 58.93 % ) " "Info: Total cell delay = 1.109 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 41.07 % ) " "Info: Total interconnect delay = 0.773 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { CDat[0] CDat[0]~input I_O_Control_Module:inst23|inst Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { CDat[0] {} CDat[0]~input {} I_O_Control_Module:inst23|inst {} Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.773ns 0.000ns } { 0.000ns 0.888ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.163ns 0.969ns } { 0.000ns 0.898ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { CDat[0] CDat[0]~input I_O_Control_Module:inst23|inst Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { CDat[0] {} CDat[0]~input {} I_O_Control_Module:inst23|inst {} Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.773ns 0.000ns } { 0.000ns 0.888ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! th from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.163ns 0.969ns } { 0.000ns 0.898ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { CDat[0] CDat[0]~input I_O_Control_Module:inst23|inst Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { CDat[0] {} CDat[0]~input {} I_O_Control_Module:inst23|inst {} Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.773ns 0.000ns } { 0.000ns 0.888ns 0.130ns 0.091ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 13:33:15 2016 " "Info: Processing ended: Tue Jul 26 13:33:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
