INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:47:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 2.386ns (34.237%)  route 4.583ns (65.763%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2106, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X19Y76         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.432     1.138    mulf0/operator/sigProdExt_c2[23]
    SLICE_X19Y76         LUT6 (Prop_lut6_I1_O)        0.119     1.257 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.338     1.595    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.638 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.246     1.884    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.043     1.927 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.927    mulf0/operator/RoundingAdder/S[0]
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.178 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.178    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.227 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.227    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.276 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.276    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.325 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.325    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.374 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.374    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.423 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.423    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.568 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.399     2.967    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X17Y83         LUT4 (Prop_lut4_I1_O)        0.120     3.087 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_9/O
                         net (fo=1, routed)           0.167     3.254    mulf0/operator/RoundingAdder/level4_c1[9]_i_9_n_0
    SLICE_X16Y84         LUT5 (Prop_lut5_I4_O)        0.043     3.297 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=34, routed)          0.354     3.651    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X20Y84         LUT6 (Prop_lut6_I3_O)        0.043     3.694 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_2/O
                         net (fo=6, routed)           0.561     4.255    mulf0/operator/RoundingAdder/exc_c2_reg[1]_7[0]
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.043     4.298 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_19/O
                         net (fo=1, routed)           0.164     4.462    mulf0/operator/RoundingAdder/level5_c1[15]_i_19_n_0
    SLICE_X19Y86         LUT6 (Prop_lut6_I5_O)        0.043     4.505 f  mulf0/operator/RoundingAdder/level5_c1[15]_i_8/O
                         net (fo=1, routed)           0.088     4.593    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X19Y86         LUT6 (Prop_lut6_I5_O)        0.043     4.636 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_5/O
                         net (fo=10, routed)          0.173     4.809    control_merge1/tehb/control/excExpFracY_c0[22]
    SLICE_X17Y86         LUT2 (Prop_lut2_I1_O)        0.043     4.852 r  control_merge1/tehb/control/ltOp_carry__2_i_21/O
                         net (fo=1, routed)           0.170     5.022    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X18Y86         LUT6 (Prop_lut6_I5_O)        0.043     5.065 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.065    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.238 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.238    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.360 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.212     5.572    control_merge1/tehb/control/CO[0]
    SLICE_X19Y89         LUT2 (Prop_lut2_I0_O)        0.127     5.699 r  control_merge1/tehb/control/i__carry_i_1/O
                         net (fo=1, routed)           0.244     5.943    addf0/operator/p_1_in[3]
    SLICE_X17Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.127 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.127    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.280 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.410     6.689    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X17Y89         LUT6 (Prop_lut6_I4_O)        0.119     6.808 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.330     7.138    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X16Y90         LUT4 (Prop_lut4_I0_O)        0.043     7.181 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.296     7.477    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X17Y91         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2106, unset)         0.483     5.683    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y91         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X17Y91         FDRE (Setup_fdre_C_R)       -0.295     5.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 -2.125    




