Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 263EEB56ED1
	for <lists+qemu-devel@lfdr.de>; Mon, 15 Sep 2025 05:24:39 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uxzo4-0007YZ-A3; Sun, 14 Sep 2025 23:23:08 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1uxznv-0007Xc-Oz
 for qemu-devel@nongnu.org; Sun, 14 Sep 2025 23:22:59 -0400
Received: from mail-ej1-x630.google.com ([2a00:1450:4864:20::630])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1uxzno-0006ZM-DV
 for qemu-devel@nongnu.org; Sun, 14 Sep 2025 23:22:59 -0400
Received: by mail-ej1-x630.google.com with SMTP id
 a640c23a62f3a-b0428b537e5so497264566b.3
 for <qemu-devel@nongnu.org>; Sun, 14 Sep 2025 20:22:50 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1757906567; x=1758511367; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=hzSieYjn+YPZkmZiNqI7FYMauvbyqHoL0JIML4wB6mE=;
 b=Smy/cRogUi3Sr8EZqIBA48jIEmuG8y3pwP+5xr3TlWVpELy1c1j6oXMW1SeBrj4Q77
 liihhDTYKaLgjc9VwL5hbWRQF3oSGsa2m/qllUtqflVvGrSoiWmqtKQ5b/c+zFFtCWCT
 2SaYx+BqZOM6IKOZ2IOIht/nBOSv650c1Mb+W9CQEVCh6ZXj81H4b3uL8H0XFpds7gea
 NCHCgO2Dg7NbhGdcYx7qDg7uvmVec05CUmFSq9Qbcv12K+W3yhzzT6zWweRsI1MFqPl7
 QjaTqhyDTivWgKX/MQC09o5ug+wWAFHRrwPJw5bKXDCtJrbQvcZG1oXW5slWwa7UsX9n
 5+3g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1757906567; x=1758511367;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=hzSieYjn+YPZkmZiNqI7FYMauvbyqHoL0JIML4wB6mE=;
 b=lXW/7nnC1brsV5ti1pmSqOUpFllaFFXk4Z1OoIsliN7mggbmQjm9L704Kbx7P9RMVy
 cN+7e9spAv5kxvlM5+lPalgIKkgtYJXnxv07s1XMFGZfG+zK676UzLc/XDlNyHzXEFJ/
 bpTyTB0PaqOF2bGIxsNPcgItTuehhQGY79ctnj7aXkaL8ZVfPEt9fvt5M/EjP0LYTKaK
 BhGUc4Bb1GoODHhNZs5TkGVqHddwLxnm7L62BlJ9zN9/8bUcZwT5BcZRa0iiYd9pbBHf
 Frcdp1ea+N7cbU23zpezGULW5FHPD/En8irVeBxuknAJrMSZ0j7E5WmHA1O+eqXQFGo4
 y0GQ==
X-Gm-Message-State: AOJu0YyGr0L0lmFq3R37b80z8lfTVGXdDPqEU5JxBiBr1YaRSqx1AJjO
 +hg0/M5K3LXHeLMkkP/jZQQfoIvBKxim/ec83vrrrH4XkbT2g60/4YdqP3sI/iDuxR4B20L/oY1
 3euDDloClWybMSwkDsYee9+58Ll07GpY=
X-Gm-Gg: ASbGnctQaKHZBWse+Tc1LC0zBMqX2P2V45JTICUcdBB0jkH2nB2kSpVwuIHvZhnEHYF
 HEFq+nvsRFPxZYYrWsKlHIZ80V7BGX3rE5kO9f5q09nqsM9f28uoO7pPghaN0gSOPOMqxSXck1Z
 1olzknRDivRqdEjk+6tSs9kZNymhUJLg2FljsWL5NPQmM49SutUtu4+dlPVPuaULTtygge0HD7V
 SohhA7H0XmPH+/TNuJrM8oxnol5D6qZZDrx0bDBUkF1ZIE5
X-Google-Smtp-Source: AGHT+IEg9fXfrd6LEC5xpvEQE8K6yPhPebeJzaSee/Ewwz1SxIeQrcJMQvYfiXT0QG7P8ERIrsRPAeumk7dJXb/9LFs=
X-Received: by 2002:a17:907:3fa1:b0:b07:88aa:255b with SMTP id
 a640c23a62f3a-b07c354ed12mr1033337066b.11.1757906567408; Sun, 14 Sep 2025
 20:22:47 -0700 (PDT)
MIME-Version: 1.0
References: <20250623172119.997166-1-dbarboza@ventanamicro.com>
 <20250623172119.997166-4-dbarboza@ventanamicro.com>
In-Reply-To: <20250623172119.997166-4-dbarboza@ventanamicro.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 15 Sep 2025 13:22:21 +1000
X-Gm-Features: Ac12FXznicl5WyEcFDEb1JqHtX700k4KZY25Q8IifBx3oEdzvx-3duVN2tLG2FY
Message-ID: <CAKmqyKMdio17PjxfRVUbF33Y0p2vk8SxFUCr0WXN_uSDE+25gA@mail.gmail.com>
Subject: Re: [PATCH 3/3] target/riscv: print all available CSRs in
 riscv_cpu_dump_state()
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, alistair.francis@wdc.com, 
 liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com, palmer@dabbelt.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::630;
 envelope-from=alistair23@gmail.com; helo=mail-ej1-x630.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Tue, Jun 24, 2025 at 3:22=E2=80=AFAM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
> At this moment we're printing a small selection of CSRs. There's no
> particular reason to not print all of them.

The reason was that there are just so many and printing everything
makes it hard for people to read. So we just print the "main" ones and
people can then probe the more obscure ones they are interested in.

Do we actually want to print all of them?

>
> We're ignoring the note about CSR_SSTATUS being ommited because it can
> be read via CSR_MSTATUS. There's a huge list of CSRs that would fall in
> this category and it would be an extra burden to manage them, not
> mentioning having to document "we're not listing X because it's the same
> value as Y" to users.
>
> Remove 'dump_csrs' and use the existing 'csr_ops' array to print all
> available CSRs. Create two helpers in csr.c to identify FPU and VPU CSRs
> and skip them - they'll be printed in the FPU/VPU blocks later.
>
> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

The actual code looks fine though

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/cpu.c | 55 ++++++++++++++++------------------------------
>  target/riscv/cpu.h |  2 ++
>  target/riscv/csr.c | 18 +++++++++++++++
>  3 files changed, 39 insertions(+), 36 deletions(-)
>
> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> index 95d0b88937..ed1bf18625 100644
> --- a/target/riscv/cpu.c
> +++ b/target/riscv/cpu.c
> @@ -544,44 +544,27 @@ static void riscv_cpu_dump_state(CPUState *cs, FILE=
 *f, int flags)
>  #endif
>      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "pc      ", env->pc);
>  #ifndef CONFIG_USER_ONLY
> -    {
> -        static const int dump_csrs[] =3D {
> -            CSR_MHARTID,
> -            CSR_MSTATUS,
> -            CSR_MSTATUSH,
> -            /*
> -             * CSR_SSTATUS is intentionally omitted here as its value
> -             * can be figured out by looking at CSR_MSTATUS
> -             */
> -            CSR_HSTATUS,
> -            CSR_VSSTATUS,
> -            CSR_MIP,
> -            CSR_MIE,
> -            CSR_MIDELEG,
> -            CSR_HIDELEG,
> -            CSR_MEDELEG,
> -            CSR_HEDELEG,
> -            CSR_MTVEC,
> -            CSR_STVEC,
> -            CSR_VSTVEC,
> -            CSR_MEPC,
> -            CSR_SEPC,
> -            CSR_VSEPC,
> -            CSR_MCAUSE,
> -            CSR_SCAUSE,
> -            CSR_VSCAUSE,
> -            CSR_MTVAL,
> -            CSR_STVAL,
> -            CSR_HTVAL,
> -            CSR_MTVAL2,
> -            CSR_MSCRATCH,
> -            CSR_SSCRATCH,
> -            CSR_SATP,
> -        };
> +    for (i =3D 0; i < ARRAY_SIZE(csr_ops); i++) {
> +        int csrno =3D i;
>
> -        for (i =3D 0; i < ARRAY_SIZE(dump_csrs); ++i) {
> -            riscv_dump_csr(env, dump_csrs[i], f);
> +        /*
> +         * Early skip when possible since we're going
> +         * through a lot of NULL entries.
> +         */
> +        if (csr_ops[csrno].predicate =3D=3D NULL) {
> +            continue;
>          }
> +
> +        /*
> +         * FPU and VPU CSRs will be printed in the
> +         * CPU_DUMP_FPU/CPU_DUMP_VPU blocks later.
> +         */
> +        if (riscv_csr_is_fpu(csrno) ||
> +            riscv_csr_is_vpu(csrno)) {
> +            continue;
> +        }
> +
> +        riscv_dump_csr(env, csrno, f);
>      }
>  #endif
>
> diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
> index 4a862da615..ecdf709c2d 100644
> --- a/target/riscv/cpu.h
> +++ b/target/riscv/cpu.h
> @@ -967,6 +967,8 @@ bool riscv_cpu_accelerator_compatible(RISCVCPU *cpu);
>
>  /* CSR function table */
>  extern riscv_csr_operations csr_ops[CSR_TABLE_SIZE];
> +bool riscv_csr_is_fpu(int csrno);
> +bool riscv_csr_is_vpu(int csrno);
>
>  extern const bool valid_vm_1_10_32[], valid_vm_1_10_64[];
>
> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
> index 6296ecd1e1..229257b31b 100644
> --- a/target/riscv/csr.c
> +++ b/target/riscv/csr.c
> @@ -5799,6 +5799,24 @@ static RISCVException write_jvt(CPURISCVState *env=
, int csrno,
>      return RISCV_EXCP_NONE;
>  }
>
> +bool riscv_csr_is_fpu(int csrno)
> +{
> +    if (!csr_ops[csrno].predicate) {
> +        return false;
> +    }
> +
> +    return csr_ops[csrno].predicate =3D=3D fs;
> +}
> +
> +bool riscv_csr_is_vpu(int csrno)
> +{
> +    if (!csr_ops[csrno].predicate) {
> +        return false;
> +    }
> +
> +    return csr_ops[csrno].predicate =3D=3D vs;
> +}
> +
>  /*
>   * Control and Status Register function table
>   * riscv_csr_operations::predicate() must be provided for an implemented=
 CSR
> --
> 2.49.0
>
>

