// Seed: 153662982
module module_0 #(
    parameter id_1 = 32'd19
);
  wire _id_1, id_2[id_1 : id_1];
  assign module_1.id_0 = 0;
endmodule
program module_1 (
    input wand id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 ();
endprogram
module module_2 #(
    parameter id_1 = 32'd36,
    parameter id_6 = 32'd32
) (
    input supply1 id_0,
    input tri _id_1,
    input uwire id_2,
    output uwire id_3,
    output wor id_4[id_6 : -1],
    input uwire id_5,
    input wor _id_6,
    output tri id_7
);
  logic [7:0][id_6  -  id_1 : 1] id_9;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
  ;
  logic id_12;
endmodule
