arch                                          	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time
k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml	ch_intrinsics.v	common       	1.30                 	     	0.03           	9232        	3        	0.26          	-1          	-1          	32912      	-1      	-1         	68     	99    	1           	0       	07f0177     	success   	76180      	99                	130                	363                	493                  	1                 	250                 	298                   	12          	12           	144              	clb                      	auto       	0.16     	648                  	0.13      	40            	1822             	21                                    	5.66058e+06           	4.21279e+06          	360333.                          	2502.31                             	0.26                     
