TimeQuest Timing Analyzer report for tft_rom_pic_dynamic
Fri Dec 16 18:16:05 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; tft_rom_pic_dynamic                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  50.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; sys_clk                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; sys_clk ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 60.61 MHz ; 60.61 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 94.612 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.276 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 94.612 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.842     ;
; 94.612 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.842     ;
; 94.874 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.579     ;
; 94.874 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.579     ;
; 94.876 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.576     ;
; 94.876 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.576     ;
; 94.877 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.576     ;
; 94.877 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.576     ;
; 94.964 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.489     ;
; 94.966 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.492     ;
; 94.998 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.301      ; 16.462     ;
; 95.010 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.448     ;
; 95.010 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.448     ;
; 95.046 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.408     ;
; 95.046 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.408     ;
; 95.132 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.300      ; 16.327     ;
; 95.132 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.300      ; 16.327     ;
; 95.141 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.313     ;
; 95.141 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.313     ;
; 95.149 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.305     ;
; 95.149 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.305     ;
; 95.180 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.274     ;
; 95.180 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 16.274     ;
; 95.273 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.185     ;
; 95.273 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.185     ;
; 95.298 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.155     ;
; 95.303 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.281      ; 16.137     ;
; 95.303 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.281      ; 16.137     ;
; 95.308 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.145     ;
; 95.308 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.145     ;
; 95.310 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.142     ;
; 95.310 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.142     ;
; 95.311 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.142     ;
; 95.311 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.142     ;
; 95.321 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.281      ; 16.119     ;
; 95.321 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.281      ; 16.119     ;
; 95.351 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.107     ;
; 95.381 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.077     ;
; 95.381 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.077     ;
; 95.394 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.064     ;
; 95.394 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.064     ;
; 95.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.298      ; 16.061     ;
; 95.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.298      ; 16.061     ;
; 95.397 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.061     ;
; 95.397 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.061     ;
; 95.399 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.283      ; 16.043     ;
; 95.399 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.283      ; 16.043     ;
; 95.403 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.050     ;
; 95.403 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.050     ;
; 95.405 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.047     ;
; 95.405 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.047     ;
; 95.406 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.047     ;
; 95.406 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.047     ;
; 95.411 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.042     ;
; 95.411 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.042     ;
; 95.413 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.039     ;
; 95.413 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.039     ;
; 95.414 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.039     ;
; 95.414 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.039     ;
; 95.442 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.011     ;
; 95.442 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.011     ;
; 95.444 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.008     ;
; 95.444 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 16.008     ;
; 95.444 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.014     ;
; 95.444 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 16.014     ;
; 95.445 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.008     ;
; 95.445 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 16.008     ;
; 95.489 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 15.964     ;
; 95.491 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.967     ;
; 95.516 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 15.938     ;
; 95.516 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 15.938     ;
; 95.516 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 15.938     ;
; 95.516 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 15.938     ;
; 95.523 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.301      ; 15.937     ;
; 95.530 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.304      ; 15.933     ;
; 95.530 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.304      ; 15.933     ;
; 95.532 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 15.921     ;
; 95.534 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.924     ;
; 95.539 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.919     ;
; 95.539 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.919     ;
; 95.540 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.300      ; 15.919     ;
; 95.540 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.300      ; 15.919     ;
; 95.547 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.911     ;
; 95.547 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.911     ;
; 95.548 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.300      ; 15.911     ;
; 95.548 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.300      ; 15.911     ;
; 95.549 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.909     ;
; 95.551 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.304      ; 15.912     ;
; 95.566 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.301      ; 15.894     ;
; 95.578 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.880     ;
; 95.578 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.880     ;
; 95.581 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 15.872     ;
; 95.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.306      ; 15.882     ;
; 95.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.875     ;
; 95.587 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 15.866     ;
; 95.589 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.299      ; 15.869     ;
; 95.615 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.301      ; 15.845     ;
; 95.621 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.301      ; 15.839     ;
; 95.643 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.298      ; 15.814     ;
; 95.643 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.298      ; 15.814     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.180      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_pic:tft_pic_inst|y_flag       ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|x_flag       ; tft_pic:tft_pic_inst|x_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.197      ;
; 0.472 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.204      ;
; 0.474 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.202      ;
; 0.482 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.210      ;
; 0.503 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.237      ;
; 0.512 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.241      ;
; 0.518 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.246      ;
; 0.529 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.257      ;
; 0.531 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.267      ;
; 0.541 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.269      ;
; 0.546 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.273      ;
; 0.550 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.279      ;
; 0.553 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.285      ;
; 0.555 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.289      ;
; 0.558 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.297      ;
; 0.559 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.291      ;
; 0.560 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.289      ;
; 0.561 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.289      ;
; 0.563 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.291      ;
; 0.580 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.308      ;
; 0.598 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.330      ;
; 0.607 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.339      ;
; 0.614 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.348      ;
; 0.639 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.371      ;
; 0.711 ; tft_pic:tft_pic_inst|y_move[9]    ; tft_pic:tft_pic_inst|y_move[9]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.005      ;
; 0.761 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]   ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]   ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.769 ; tft_pic:tft_pic_inst|y_move[1]    ; tft_pic:tft_pic_inst|y_move[1]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; tft_pic:tft_pic_inst|x_move[1]    ; tft_pic:tft_pic_inst|x_move[1]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; tft_pic:tft_pic_inst|y_move[8]    ; tft_pic:tft_pic_inst|y_move[8]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; tft_pic:tft_pic_inst|y_move[7]    ; tft_pic:tft_pic_inst|y_move[7]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; tft_pic:tft_pic_inst|x_move[3]    ; tft_pic:tft_pic_inst|x_move[3]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; tft_pic:tft_pic_inst|y_move[6]    ; tft_pic:tft_pic_inst|y_move[6]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; tft_pic:tft_pic_inst|y_move[3]    ; tft_pic:tft_pic_inst|y_move[3]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; tft_pic:tft_pic_inst|y_move[5]    ; tft_pic:tft_pic_inst|y_move[5]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; tft_pic:tft_pic_inst|x_move[5]    ; tft_pic:tft_pic_inst|x_move[5]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; tft_pic:tft_pic_inst|y_move[4]    ; tft_pic:tft_pic_inst|y_move[4]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; tft_pic:tft_pic_inst|x_move[7]    ; tft_pic:tft_pic_inst|x_move[7]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; tft_pic:tft_pic_inst|x_move[9]    ; tft_pic:tft_pic_inst|x_move[9]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; tft_pic:tft_pic_inst|x_move[4]    ; tft_pic:tft_pic_inst|x_move[4]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; tft_pic:tft_pic_inst|x_move[2]    ; tft_pic:tft_pic_inst|x_move[2]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.513      ;
; 0.774 ; tft_pic:tft_pic_inst|x_move[8]    ; tft_pic:tft_pic_inst|x_move[8]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; tft_pic:tft_pic_inst|y_move[7]    ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.069      ;
; 0.778 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.514      ;
; 0.780 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]   ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.785 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]   ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.794 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.531      ;
; 0.795 ; tft_pic:tft_pic_inst|x_move[0]    ; tft_pic:tft_pic_inst|x_move[0]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.802 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]   ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.096      ;
; 0.807 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.541      ;
; 0.814 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.548      ;
; 0.819 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.560      ;
; 0.834 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.568      ;
; 0.856 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.595      ;
; 0.862 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.606      ;
; 0.863 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.597      ;
; 0.871 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.603      ;
; 0.873 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.612      ;
; 0.881 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.613      ;
; 0.881 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.622      ;
; 0.886 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.620      ;
; 0.894 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.621      ;
; 0.894 ; tft_pic:tft_pic_inst|y_move[4]    ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.188      ;
; 0.897 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.624      ;
; 0.899 ; tft_pic:tft_pic_inst|x_move[7]    ; tft_pic:tft_pic_inst|x_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.192      ;
; 0.906 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.640      ;
; 0.911 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.647      ;
; 0.925 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.651      ;
; 0.926 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.660      ;
; 0.927 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.656      ;
; 0.933 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.672      ;
; 0.934 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.673      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                                    ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                                     ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                                     ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.278 ; 55.513       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 55.278 ; 55.513       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_flag                                                                                                               ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[0]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[1]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[2]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[3]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[4]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[5]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[6]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[7]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[8]                                                                                                            ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[9]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                    ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                    ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                     ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_flag                                                                                                               ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[1]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[2]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[3]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[4]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[5]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[6]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[7]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[8]                                                                                                            ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[9]                                                                                                            ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.365  ; 7.317  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 14.101 ; 13.831 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 12.533 ; 12.191 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.357 ; 12.103 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 12.656 ; 12.319 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 12.709 ; 12.379 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 12.342 ; 12.051 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.280 ; 11.911 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 12.364 ; 12.025 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.676 ; 11.352 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 12.116 ; 11.737 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 13.046 ; 12.509 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 12.747 ; 12.381 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 12.589 ; 12.289 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 12.400 ; 12.065 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 14.101 ; 13.831 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 12.262 ; 11.975 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.569 ; 12.264 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.248  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 10.397 ; 10.238 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.885  ; 7.644  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.214  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.251 ; 5.058 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.537 ; 5.361 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.599 ; 6.327 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.393 ; 6.228 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.720 ; 6.455 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.733 ; 6.496 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.382 ; 6.184 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.887 ; 5.651 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.747 ; 5.617 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.537 ; 5.361 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.644 ; 5.435 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.655 ; 6.292 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 6.345 ; 6.113 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.904 ; 5.799 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.851 ; 5.676 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.797 ; 7.706 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.714 ; 5.585 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.013 ; 5.868 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.750 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 7.281 ; 7.101 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 6.347 ; 6.202 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.717 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.227 ;    ;    ; 7.417 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.043 ;    ;    ; 7.230 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 65.13 MHz ; 65.13 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 95.758 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.272 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 95.758 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.656     ;
; 95.758 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.656     ;
; 96.023 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 15.388     ;
; 96.023 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 15.388     ;
; 96.026 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 15.386     ;
; 96.026 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 15.386     ;
; 96.027 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.386     ;
; 96.027 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.386     ;
; 96.070 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 15.346     ;
; 96.071 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.343     ;
; 96.105 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.268      ; 15.313     ;
; 96.134 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.279     ;
; 96.134 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.279     ;
; 96.135 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 15.280     ;
; 96.135 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 15.280     ;
; 96.137 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 15.280     ;
; 96.137 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 15.280     ;
; 96.175 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.239     ;
; 96.175 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.239     ;
; 96.215 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.198     ;
; 96.215 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.198     ;
; 96.256 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.157     ;
; 96.256 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 15.157     ;
; 96.376 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.038     ;
; 96.376 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.038     ;
; 96.399 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 15.011     ;
; 96.399 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 15.011     ;
; 96.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 15.013     ;
; 96.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 15.013     ;
; 96.402 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.012     ;
; 96.402 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 15.012     ;
; 96.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 15.009     ;
; 96.402 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 15.009     ;
; 96.403 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 15.009     ;
; 96.403 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 15.009     ;
; 96.405 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 15.010     ;
; 96.405 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 15.010     ;
; 96.406 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 15.010     ;
; 96.406 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 15.010     ;
; 96.418 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.996     ;
; 96.437 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.252      ; 14.965     ;
; 96.437 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.252      ; 14.965     ;
; 96.440 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.971     ;
; 96.440 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.971     ;
; 96.443 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.969     ;
; 96.443 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.969     ;
; 96.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 14.969     ;
; 96.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 14.969     ;
; 96.456 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.252      ; 14.946     ;
; 96.456 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.252      ; 14.946     ;
; 96.467 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 14.949     ;
; 96.480 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 14.930     ;
; 96.480 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 14.930     ;
; 96.483 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.928     ;
; 96.483 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.928     ;
; 96.484 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.928     ;
; 96.484 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.928     ;
; 96.507 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.251      ; 14.894     ;
; 96.507 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.251      ; 14.894     ;
; 96.511 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.903     ;
; 96.511 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.903     ;
; 96.514 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.268      ; 14.904     ;
; 96.514 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.268      ; 14.904     ;
; 96.521 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 14.889     ;
; 96.521 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 14.889     ;
; 96.524 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.887     ;
; 96.524 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.887     ;
; 96.525 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.887     ;
; 96.525 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.887     ;
; 96.533 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.884     ;
; 96.533 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.884     ;
; 96.541 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.873     ;
; 96.541 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.873     ;
; 96.541 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.876     ;
; 96.541 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.876     ;
; 96.543 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.871     ;
; 96.543 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.871     ;
; 96.552 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 14.863     ;
; 96.552 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 14.863     ;
; 96.592 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.822     ;
; 96.592 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.822     ;
; 96.604 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 14.811     ;
; 96.605 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 14.808     ;
; 96.626 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.265      ; 14.789     ;
; 96.627 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 14.786     ;
; 96.633 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.781     ;
; 96.633 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.781     ;
; 96.639 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.778     ;
; 96.639 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.269      ; 14.780     ;
; 96.640 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.777     ;
; 96.641 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.770     ;
; 96.641 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 14.770     ;
; 96.644 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.768     ;
; 96.644 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 14.768     ;
; 96.645 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 14.768     ;
; 96.645 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 14.768     ;
; 96.652 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.762     ;
; 96.652 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.264      ; 14.762     ;
; 96.661 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.756     ;
; 96.662 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 14.755     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_pic:tft_pic_inst|y_flag       ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|x_flag       ; tft_pic:tft_pic_inst|x_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.430 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.079      ;
; 0.439 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.093      ;
; 0.446 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.099      ;
; 0.448 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.097      ;
; 0.455 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.104      ;
; 0.479 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.129      ;
; 0.481 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.134      ;
; 0.487 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.136      ;
; 0.498 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.147      ;
; 0.507 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.156      ;
; 0.516 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.172      ;
; 0.523 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.171      ;
; 0.526 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.176      ;
; 0.526 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.175      ;
; 0.527 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.177      ;
; 0.529 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.178      ;
; 0.530 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.180      ;
; 0.530 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.184      ;
; 0.535 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.185      ;
; 0.540 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.198      ;
; 0.545 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.194      ;
; 0.572 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.222      ;
; 0.587 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.237      ;
; 0.603 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.257      ;
; 0.628 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.278      ;
; 0.639 ; tft_pic:tft_pic_inst|y_move[9]    ; tft_pic:tft_pic_inst|y_move[9]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.908      ;
; 0.707 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]   ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]   ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.711 ; tft_pic:tft_pic_inst|x_move[1]    ; tft_pic:tft_pic_inst|x_move[1]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; tft_pic:tft_pic_inst|y_move[8]    ; tft_pic:tft_pic_inst|y_move[8]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.713 ; tft_pic:tft_pic_inst|y_move[1]    ; tft_pic:tft_pic_inst|y_move[1]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.714 ; tft_pic:tft_pic_inst|y_move[6]    ; tft_pic:tft_pic_inst|y_move[6]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.983      ;
; 0.714 ; tft_pic:tft_pic_inst|x_move[3]    ; tft_pic:tft_pic_inst|x_move[3]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; tft_pic:tft_pic_inst|y_move[7]    ; tft_pic:tft_pic_inst|y_move[7]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; tft_pic:tft_pic_inst|y_move[5]    ; tft_pic:tft_pic_inst|y_move[5]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; tft_pic:tft_pic_inst|x_move[4]    ; tft_pic:tft_pic_inst|x_move[4]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; tft_pic:tft_pic_inst|y_move[3]    ; tft_pic:tft_pic_inst|y_move[3]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.716 ; tft_pic:tft_pic_inst|x_move[7]    ; tft_pic:tft_pic_inst|x_move[7]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; tft_pic:tft_pic_inst|y_move[4]    ; tft_pic:tft_pic_inst|y_move[4]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
; 0.717 ; tft_pic:tft_pic_inst|x_move[9]    ; tft_pic:tft_pic_inst|x_move[9]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; tft_pic:tft_pic_inst|x_move[5]    ; tft_pic:tft_pic_inst|x_move[5]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; tft_pic:tft_pic_inst|x_move[2]    ; tft_pic:tft_pic_inst|x_move[2]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.378      ;
; 0.720 ; tft_pic:tft_pic_inst|y_move[7]    ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.989      ;
; 0.721 ; tft_pic:tft_pic_inst|x_move[8]    ; tft_pic:tft_pic_inst|x_move[8]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.723 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.379      ;
; 0.727 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]   ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.733 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]   ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.739 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.394      ;
; 0.741 ; tft_pic:tft_pic_inst|x_move[0]    ; tft_pic:tft_pic_inst|x_move[0]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.743 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.398      ;
; 0.744 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]   ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.012      ;
; 0.756 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.409      ;
; 0.757 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.418      ;
; 0.773 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.427      ;
; 0.791 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.449      ;
; 0.796 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.459      ;
; 0.798 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.451      ;
; 0.808 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.458      ;
; 0.810 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.468      ;
; 0.813 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.473      ;
; 0.814 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.464      ;
; 0.816 ; tft_pic:tft_pic_inst|y_move[4]    ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.085      ;
; 0.818 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.472      ;
; 0.821 ; tft_pic:tft_pic_inst|x_move[7]    ; tft_pic:tft_pic_inst|x_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.089      ;
; 0.823 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.471      ;
; 0.828 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.476      ;
; 0.840 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.493      ;
; 0.844 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.500      ;
; 0.850 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.500      ;
; 0.851 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.501      ;
; 0.853 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.507      ;
; 0.861 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.519      ;
; 0.862 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.518      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_flag                                                                                                               ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[0]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[1]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[2]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[3]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[4]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[5]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[6]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[7]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[8]                                                                                                            ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[9]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                                    ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                                     ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                                     ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_flag                                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[1]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[2]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[3]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[4]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[5]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[6]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[7]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[8]                                                                                                            ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|y_move[9]                                                                                                            ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                    ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                    ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                     ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.863  ; 6.729  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.081 ; 12.569 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.754 ; 11.179 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.548 ; 11.114 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.845 ; 11.315 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.895 ; 11.369 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.557 ; 11.060 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.492 ; 10.786 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.583 ; 10.884 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.913 ; 10.275 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.337 ; 10.642 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 12.249 ; 11.334 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.909 ; 11.228 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.754 ; 11.145 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.627 ; 11.064 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 13.081 ; 12.569 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.455 ; 11.008 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 11.782 ; 11.253 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.025  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 9.683  ; 9.442  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.394  ; 6.993  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 2.946  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 4.931 ; 4.624 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.169 ; 4.924 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.253 ; 5.741 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.034 ; 5.666 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.349 ; 5.877 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.371 ; 5.915 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.048 ; 5.620 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.587 ; 5.133 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.433 ; 5.101 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.169 ; 4.924 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.331 ; 4.955 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.256 ; 5.772 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.979 ; 5.603 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.565 ; 5.288 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.535 ; 5.162 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.253 ; 6.933 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.366 ; 5.106 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.685 ; 5.345 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.565 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 6.893 ; 6.437 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.916 ; 5.718 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.489 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.468 ;    ;    ; 6.742 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.284 ;    ;    ; 6.550 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 103.733 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.160 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.288 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 103.733 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.520      ;
; 103.733 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.520      ;
; 103.777 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.478      ;
; 103.781 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.472      ;
; 103.794 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.136      ; 7.462      ;
; 103.920 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.333      ;
; 103.920 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.333      ;
; 103.922 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.330      ;
; 103.922 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.330      ;
; 103.922 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.331      ;
; 103.922 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.331      ;
; 103.927 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.327      ;
; 103.927 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.327      ;
; 103.931 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 7.319      ;
; 103.931 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 7.319      ;
; 103.933 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.319      ;
; 103.933 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.319      ;
; 103.935 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.318      ;
; 103.935 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.318      ;
; 103.957 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.295      ;
; 103.957 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.295      ;
; 103.961 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.291      ;
; 103.961 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.291      ;
; 103.983 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.271      ;
; 103.987 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.265      ;
; 104.000 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.255      ;
; 104.011 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.241      ;
; 104.011 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.241      ;
; 104.037 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.217      ;
; 104.038 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.216      ;
; 104.041 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.211      ;
; 104.042 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.210      ;
; 104.054 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.201      ;
; 104.055 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.200      ;
; 104.055 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.200      ;
; 104.057 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.196      ;
; 104.057 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.196      ;
; 104.059 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.194      ;
; 104.066 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.187      ;
; 104.066 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.187      ;
; 104.072 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.136      ; 7.184      ;
; 104.076 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.179      ;
; 104.078 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.175      ;
; 104.080 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.173      ;
; 104.092 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.161      ;
; 104.092 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.161      ;
; 104.093 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.136      ; 7.163      ;
; 104.108 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.135      ; 7.147      ;
; 104.114 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.139      ;
; 104.114 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.139      ;
; 104.114 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.140      ;
; 104.114 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.140      ;
; 104.116 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.137      ;
; 104.116 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.137      ;
; 104.116 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.138      ;
; 104.116 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.138      ;
; 104.118 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 7.132      ;
; 104.118 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 7.132      ;
; 104.120 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 7.129      ;
; 104.120 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 7.129      ;
; 104.120 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.132      ;
; 104.120 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.132      ;
; 104.120 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 7.130      ;
; 104.120 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 7.130      ;
; 104.122 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.131      ; 7.129      ;
; 104.122 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.131      ; 7.129      ;
; 104.122 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.131      ;
; 104.122 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.131      ;
; 104.122 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.130      ;
; 104.122 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.130      ;
; 104.123 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.125      ; 7.122      ;
; 104.123 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.125      ; 7.122      ;
; 104.123 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.129      ;
; 104.123 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.129      ;
; 104.124 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.128      ;
; 104.124 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.128      ;
; 104.124 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.129      ;
; 104.124 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.129      ;
; 104.126 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.128      ;
; 104.126 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.134      ; 7.128      ;
; 104.151 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 7.096      ;
; 104.151 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 7.096      ;
; 104.151 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.102      ;
; 104.151 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.102      ;
; 104.153 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.100      ;
; 104.153 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.100      ;
; 104.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.098      ;
; 104.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.098      ;
; 104.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 7.094      ;
; 104.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 7.094      ;
; 104.157 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.131      ; 7.094      ;
; 104.157 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.131      ; 7.094      ;
; 104.159 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 7.090      ;
; 104.159 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 7.090      ;
; 104.159 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.093      ;
; 104.159 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.132      ; 7.093      ;
; 104.161 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.131      ; 7.090      ;
; 104.161 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.131      ; 7.090      ;
; 104.161 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.092      ;
; 104.161 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.133      ; 7.092      ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.160 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.162 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.166 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.169 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.175 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.182 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_pic:tft_pic_inst|y_flag       ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|x_flag       ; tft_pic:tft_pic_inst|x_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.513      ;
; 0.191 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.514      ;
; 0.195 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.518      ;
; 0.195 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.518      ;
; 0.195 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.518      ;
; 0.198 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.524      ;
; 0.200 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.523      ;
; 0.202 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.525      ;
; 0.204 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.527      ;
; 0.207 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.531      ;
; 0.207 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.535      ;
; 0.208 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.532      ;
; 0.208 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.536      ;
; 0.212 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.535      ;
; 0.221 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.545      ;
; 0.223 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.547      ;
; 0.236 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.564      ;
; 0.244 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.568      ;
; 0.273 ; tft_pic:tft_pic_inst|y_move[9]    ; tft_pic:tft_pic_inst|y_move[9]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.306 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]   ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]   ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; tft_pic:tft_pic_inst|x_move[1]    ; tft_pic:tft_pic_inst|x_move[1]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.637      ;
; 0.309 ; tft_pic:tft_pic_inst|y_move[8]    ; tft_pic:tft_pic_inst|y_move[8]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; tft_pic:tft_pic_inst|y_move[1]    ; tft_pic:tft_pic_inst|y_move[1]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.640      ;
; 0.310 ; tft_pic:tft_pic_inst|y_move[4]    ; tft_pic:tft_pic_inst|y_move[4]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; tft_pic:tft_pic_inst|y_move[6]    ; tft_pic:tft_pic_inst|y_move[6]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; tft_pic:tft_pic_inst|y_move[7]    ; tft_pic:tft_pic_inst|y_move[7]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; tft_pic:tft_pic_inst|y_move[5]    ; tft_pic:tft_pic_inst|y_move[5]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; tft_pic:tft_pic_inst|y_move[3]    ; tft_pic:tft_pic_inst|y_move[3]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; tft_pic:tft_pic_inst|x_move[4]    ; tft_pic:tft_pic_inst|x_move[4]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; tft_pic:tft_pic_inst|x_move[3]    ; tft_pic:tft_pic_inst|x_move[3]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.637      ;
; 0.311 ; tft_pic:tft_pic_inst|x_move[7]    ; tft_pic:tft_pic_inst|x_move[7]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; tft_pic:tft_pic_inst|x_move[9]    ; tft_pic:tft_pic_inst|x_move[9]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; tft_pic:tft_pic_inst|x_move[5]    ; tft_pic:tft_pic_inst|x_move[5]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.643      ;
; 0.312 ; tft_pic:tft_pic_inst|x_move[2]    ; tft_pic:tft_pic_inst|x_move[2]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; tft_pic:tft_pic_inst|x_move[8]    ; tft_pic:tft_pic_inst|x_move[8]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; tft_pic:tft_pic_inst|y_move[7]    ; tft_pic:tft_pic_inst|y_flag                                                                                                               ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]   ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]   ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; tft_pic:tft_pic_inst|x_move[0]    ; tft_pic:tft_pic_inst|x_move[0]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.656      ;
; 0.325 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.648      ;
; 0.325 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]   ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.336 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.666      ;
; 0.337 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.665      ;
; 0.338 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.673      ;
; 0.347 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.670      ;
; 0.349 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.673      ;
; 0.349 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.678      ;
; 0.350 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.674      ;
; 0.351 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.679      ;
; 0.353 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.675      ;
; 0.357 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.679      ;
; 0.358 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.686      ;
; 0.360 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.683      ;
; 0.364 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.692      ;
; 0.366 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.690      ;
; 0.368 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.691      ;
; 0.372 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.698      ;
; 0.372 ; tft_pic:tft_pic_inst|x_move[6]    ; tft_pic:tft_pic_inst|x_move[6]                                                                                                            ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.376 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.701      ;
; 0.376 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.704      ;
; 0.376 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.702      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_re_reg        ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                    ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                    ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                     ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_flag                                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[0]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[1]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[2]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[3]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[4]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[5]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[6]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[7]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[8]                                                                                                            ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|x_move[9]                                                                                                            ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.271 ; 3.340 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 6.377 ; 6.649 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 5.451 ; 5.671 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.384 ; 5.599 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.493 ; 5.714 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.533 ; 5.756 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.387 ; 5.601 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.118 ; 5.322 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.112 ; 5.399 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.920 ; 5.079 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.012 ; 5.220 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.478 ; 5.689 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.299 ; 5.557 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.290 ; 5.550 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.389 ; 5.593 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 6.377 ; 6.649 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.338 ; 5.526 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.455 ; 5.693 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.536 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 4.601 ; 4.709 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.452 ; 3.555 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.604 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.341 ; 2.396 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.438 ; 2.503 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.844 ; 2.998 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.776 ; 2.929 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.890 ; 3.048 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.921 ; 3.087 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.783 ; 2.938 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.542 ; 2.709 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.499 ; 2.682 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.465 ; 2.503 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.438 ; 2.582 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.910 ; 2.985 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.757 ; 2.887 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.613 ; 2.780 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.564 ; 2.718 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.686 ; 3.909 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.514 ; 2.653 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.629 ; 2.817 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.304 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.147 ; 3.415 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.847 ; 2.868 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.370 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.797 ;    ;    ; 4.117 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.715 ;    ;    ; 4.041 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 94.612 ; 0.160 ; N/A      ; N/A     ; 9.594               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 94.612 ; 0.160 ; N/A      ; N/A     ; 55.272              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.365  ; 7.317  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 14.101 ; 13.831 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 12.533 ; 12.191 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.357 ; 12.103 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 12.656 ; 12.319 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 12.709 ; 12.379 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 12.342 ; 12.051 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.280 ; 11.911 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 12.364 ; 12.025 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.676 ; 11.352 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 12.116 ; 11.737 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 13.046 ; 12.509 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 12.747 ; 12.381 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 12.589 ; 12.289 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 12.400 ; 12.065 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 14.101 ; 13.831 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 12.262 ; 11.975 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.569 ; 12.264 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.248  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 10.397 ; 10.238 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.885  ; 7.644  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.214  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.341 ; 2.396 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.438 ; 2.503 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.844 ; 2.998 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.776 ; 2.929 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.890 ; 3.048 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.921 ; 3.087 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.783 ; 2.938 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.542 ; 2.709 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.499 ; 2.682 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.465 ; 2.503 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.438 ; 2.582 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.910 ; 2.985 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.757 ; 2.887 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.613 ; 2.780 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.564 ; 2.718 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.686 ; 3.909 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.514 ; 2.653 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.629 ; 2.817 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.304 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.147 ; 3.415 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.847 ; 2.868 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.370 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.227 ;    ;    ; 7.417 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.715 ;    ;    ; 4.041 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 261835   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 261835   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 407   ; 407  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 16 18:16:02 2022
Info: Command: quartus_sta tft_rom_pic_dynamic -c tft_rom_pic_dynamic
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tft_rom_pic_dynamic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 94.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.612               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    55.276               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 95.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.758               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    55.272               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 103.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   103.733               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.160               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    55.288               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Fri Dec 16 18:16:05 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


