<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/sio.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>sio.rs - source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../rp2040_pac2/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">generic</span>::<span class="kw-2">*</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Single-cycle IO block Provides core-local and inter-core hardware for the two processors, with single-cycle access.&quot;</span>]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Copy</span>, <span class="ident">Clone</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Sio</span>(<span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>);
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Send</span> <span class="kw">for</span> <span class="ident">Sio</span> {}
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Sync</span> <span class="kw">for</span> <span class="ident">Sio</span> {}
<span class="kw">impl</span> <span class="ident">Sio</span> {
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">from_ptr</span>(<span class="ident">ptr</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="self">Self</span>(<span class="ident">ptr</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Processor core identifier Value is 0 when read from processor core 0, and 1 when read from processor core 1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">cpuid</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">0usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Input value for GPIO pins&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_in</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioIn</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">4usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Input value for QSPI pins&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_in</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiIn</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">8usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output value&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_out</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOut</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">16usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output value set&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_out_set</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOutSet</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">20usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output value clear&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_out_clr</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOutClr</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">24usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output value XOR&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_out_xor</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOutXor</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">28usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output enable&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_oe</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOe</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">32usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output enable set&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_oe_set</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOeSet</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">36usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output enable clear&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_oe_clr</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOeClr</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">40usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;GPIO output enable XOR&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_oe_xor</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioOeXor</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">44usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output value&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_out</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOut</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">48usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output value set&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_out_set</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOutSet</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">52usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output value clear&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_out_clr</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOutClr</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">56usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output value XOR&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_out_xor</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOutXor</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">60usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output enable&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_oe</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOe</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">64usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output enable set&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_oe_set</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOeSet</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">68usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output enable clear&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_oe_clr</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOeClr</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">72usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;QSPI output enable XOR&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">gpio_hi_oe_xor</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">GpioHiOeXor</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">76usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Status register for inter-core FIFOs (mailboxes). There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep. Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX). Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX). The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">fifo_st</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">FifoSt</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">80usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Write access to this core&#39;s TX FIFO&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">fifo_wr</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">W</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">84usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read access to this core&#39;s RX FIFO&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">fifo_rd</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">88usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Spinlock state A bitmap containing the state of all 32 spinlocks (1=locked). Mainly intended for debugging.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock_st</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">92usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Divider unsigned dividend Write to the DIVIDEND operand of the divider, i.e. the p in `p / q`. Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER. UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an unsigned calculation, and the S alias starts a signed calculation.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_udividend</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">96usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Divider unsigned divisor Write to the DIVISOR operand of the divider, i.e. the q in `p / q`. Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER. UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an unsigned calculation, and the S alias starts a signed calculation.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_udivisor</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">100usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Divider signed dividend The same as UDIVIDEND, but starts a signed calculation, rather than unsigned.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_sdividend</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">104usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Divider signed divisor The same as UDIVISOR, but starts a signed calculation, rather than unsigned.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_sdivisor</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">108usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Divider result quotient The result of `DIVIDEND / DIVISOR` (division). Contents undefined while CSR_READY is low. For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ. This register can be written to directly, for context save/restore purposes. This halts any in-progress calculation and sets the CSR_READY and CSR_DIRTY flags. Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order REMAINDER, QUOTIENT if CSR_DIRTY is used.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_quotient</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">112usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Divider result remainder The result of `DIVIDEND % DIVISOR` (modulo). Contents undefined while CSR_READY is low. For signed calculations, REMAINDER is negative only when DIVIDEND is negative. This register can be written to directly, for context save/restore purposes. This halts any in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_remainder</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">116usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control and status register for divider.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">div_csr</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">DivCsr</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">120usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to accumulator 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_accum0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">128usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to accumulator 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_accum1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">132usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to BASE0 register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_base0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">136usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to BASE1 register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_base1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">140usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to BASE2 register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_base2</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">144usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE0 result, and simultaneously write lane results to both accumulators (POP).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_pop_lane0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">148usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE1 result, and simultaneously write lane results to both accumulators (POP).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_pop_lane1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">152usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read FULL result, and simultaneously write lane results to both accumulators (POP).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_pop_full</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">156usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE0 result, without altering any internal state (PEEK).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_peek_lane0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">160usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE1 result, without altering any internal state (PEEK).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_peek_lane1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">164usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read FULL result, without altering any internal state (PEEK).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_peek_full</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">168usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control register for lane 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_ctrl_lane0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp0CtrlLane0</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">172usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control register for lane 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_ctrl_lane1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp0CtrlLane1</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">176usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Values written here are atomically added to ACCUM0 Reading yields lane 0&#39;s raw shift and mask value (BASE0 not added).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_accum0_add</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp0Accum0Add</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">180usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Values written here are atomically added to ACCUM1 Reading yields lane 1&#39;s raw shift and mask value (BASE1 not added).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_accum1_add</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp0Accum1Add</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">184usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously. Each half is sign-extended to 32 bits if that lane&#39;s SIGNED flag is set.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp0_base_1and0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">188usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to accumulator 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_accum0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">192usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to accumulator 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_accum1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">196usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to BASE0 register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_base0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">200usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to BASE1 register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_base1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">204usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read/write access to BASE2 register.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_base2</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">208usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE0 result, and simultaneously write lane results to both accumulators (POP).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_pop_lane0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">212usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE1 result, and simultaneously write lane results to both accumulators (POP).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_pop_lane1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">216usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read FULL result, and simultaneously write lane results to both accumulators (POP).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_pop_full</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">220usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE0 result, without altering any internal state (PEEK).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_peek_lane0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">224usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read LANE1 result, without altering any internal state (PEEK).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_peek_lane1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">228usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read FULL result, without altering any internal state (PEEK).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_peek_full</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">232usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control register for lane 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_ctrl_lane0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp1CtrlLane0</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">236usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control register for lane 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_ctrl_lane1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp1CtrlLane1</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">240usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Values written here are atomically added to ACCUM0 Reading yields lane 0&#39;s raw shift and mask value (BASE0 not added).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_accum0_add</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp1Accum0Add</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">244usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Values written here are atomically added to ACCUM1 Reading yields lane 1&#39;s raw shift and mask value (BASE1 not added).&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_accum1_add</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">regs</span>::<span class="ident">Interp1Accum1Add</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">248usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously. Each half is sign-extended to 32 bits if that lane&#39;s SIGNED flag is set.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interp1_base_1and0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">RW</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">252usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock0</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">256usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock1</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">260usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock2</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">264usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock3</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">268usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock4</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">272usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock5</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">276usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock6</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">280usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock7</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">284usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock8</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">288usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock9</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">292usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock10</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">296usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock11</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">300usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock12</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">304usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock13</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">308usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock14</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">312usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock15</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">316usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock16</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">320usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock17</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">324usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock18</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">328usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock19</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">332usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock20</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">336usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock21</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">340usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock22</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">344usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock23</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">348usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock24</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">352usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock25</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">356usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock26</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">360usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock27</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">364usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock28</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">368usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock29</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">372usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock30</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">376usize</span>)) }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reading from a spinlock address will: - Return 0 if lock is already locked - Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">spinlock31</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">R</span><span class="op">&gt;</span> {
        <span class="kw">unsafe</span> { <span class="ident">Reg</span>::<span class="ident">new</span>(<span class="self">self</span>.<span class="number">0</span>.<span class="ident">add</span>(<span class="number">380usize</span>)) }
    }
}
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">regs</span>;
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac2" data-search-js="../../search-index.js"></div>
    <script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script></body></html>