User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadEDP/SRAM/32KB/32KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 382.826um x 158.352um = 60621.277um^2
 |--- Mat Area      = 2.991um x 4.949um = 14.800um^2   (30.557%)
 |--- Subarray Area = 1.495um x 1.942um = 2.904um^2   (38.934%)
 - Area Efficiency = 30.557%
Timing:
 -  Read Latency = 139.771ps
 |--- H-Tree Latency = 28.181ps
 |--- Mat Latency    = 111.591ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 89.647ps
       |--- Row Decoder Latency = 26.141ps
       |--- Bitline Latency     = 27.754ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 31.764ps
       |--- Precharge Latency   = 12.487ps
 - Write Latency = 125.681ps
 |--- H-Tree Latency = 14.090ps
 |--- Mat Latency    = 111.591ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 89.647ps
       |--- Row Decoder Latency = 26.141ps
       |--- Charge Latency      = 2.316ps
 - Read Bandwidth  = 210.547GB/s
 - Write Bandwidth = 178.478GB/s
Power:
 -  Read Dynamic Energy = 10.124pJ
 |--- H-Tree Dynamic Energy = 9.231pJ
 |--- Mat Dynamic Energy    = 0.028pJ per mat
    |--- Predecoder Dynamic Energy = 0.001pJ
    |--- Subarray Dynamic Energy   = 0.007pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.000pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.003pJ
 - Write Dynamic Energy = 9.636pJ
 |--- H-Tree Dynamic Energy = 9.231pJ
 |--- Mat Dynamic Energy    = 0.013pJ per mat
    |--- Predecoder Dynamic Energy = 0.001pJ
    |--- Subarray Dynamic Energy   = 0.003pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.002pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 8.362uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.042nW per mat

Finished!
