Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/06-yosys-synthesis/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.008815    0.151565    0.726575    0.726575 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.151565    0.000000    0.726575 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004243    0.233400    0.188833    0.915408 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.233400    0.000000    0.915408 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.146480    0.126553    1.041961 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.146480    0.000000    1.041961 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.041961   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.135657    0.385657   library hold time
                                              0.385657   data required time
---------------------------------------------------------------------------------------------
                                              0.385657   data required time
                                             -1.041961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656304   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011512    0.175181    0.744760    0.744760 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.175181    0.000000    0.744760 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003979    0.238367    0.177852    0.922611 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.238367    0.000000    0.922611 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.171108    0.154114    1.076725 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.171108    0.000000    1.076725 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.076725   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130859    0.380859   library hold time
                                              0.380859   data required time
---------------------------------------------------------------------------------------------
                                              0.380859   data required time
                                             -1.076725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.695866   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.010810    0.169034    0.740026    0.740026 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.169034    0.000000    0.740026 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003979    0.230429    0.188813    0.928840 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.230429    0.000000    0.928840 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.169188    0.152831    1.081670 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.169188    0.000000    1.081670 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.081670   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.131233    0.381233   library hold time
                                              0.381233   data required time
---------------------------------------------------------------------------------------------
                                              0.381233   data required time
                                             -1.081670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.700437   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019480    0.400489    1.035375    1.035375 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.400489    0.000000    1.035375 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155848    0.110746    1.146121 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.155848    0.000000    1.146121 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.146121   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133832    0.383832   library hold time
                                              0.383832   data required time
---------------------------------------------------------------------------------------------
                                              0.383832   data required time
                                             -1.146121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762289   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016475    0.218638    0.778223    0.778223 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.218638    0.000000    0.778223 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.268629    0.244764    1.022988 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.268629    0.000000    1.022988 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155634    0.131224    1.154211 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.155634    0.000000    1.154211 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.154211   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133874    0.383874   library hold time
                                              0.383874   data required time
---------------------------------------------------------------------------------------------
                                              0.383874   data required time
                                             -1.154211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770338   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018787    0.238883    0.793812    0.793812 v _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.238883    0.000000    0.793812 v _156_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.267838    0.250897    1.044709 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.267838    0.000000    1.044709 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155429    0.131119    1.175828 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.155429    0.000000    1.175828 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.175828   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133914    0.383914   library hold time
                                              0.383914   data required time
---------------------------------------------------------------------------------------------
                                              0.383914   data required time
                                             -1.175828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791914   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004482    0.169237    0.882846    0.882846 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.169237    0.000000    0.882846 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004540    0.121554    0.111943    0.994789 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.121554    0.000000    0.994789 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.013813    0.509711    0.338207    1.332996 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _073_ (net)
                      0.509711    0.000000    1.332996 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.171947    0.102218    1.435215 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.171947    0.000000    1.435215 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.435215   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130695    0.380695   library hold time
                                              0.380695   data required time
---------------------------------------------------------------------------------------------
                                              0.380695   data required time
                                             -1.435215   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054519   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.494683    0.744683   library removal time
                                              0.744683   data required time
---------------------------------------------------------------------------------------------
                                              0.744683   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.977319   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.360778    0.000000    4.697972 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.360778    0.000000    4.697972 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.248776    0.000000    4.639657 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.248776    0.000000    4.639657 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.248776    0.000000    4.639657 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.254766    0.221047    4.623858 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.254766    0.000000    4.623858 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.623858   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.318749   19.431252   library setup time
                                             19.431252   data required time
---------------------------------------------------------------------------------------------
                                             19.431252   data required time
                                             -4.623858   data arrival time
---------------------------------------------------------------------------------------------
                                             14.807394   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.353190    0.165554    4.258613 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.353190    0.000000    4.258613 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.313415    0.270564    4.529177 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.313415    0.000000    4.529177 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.529177   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.331450   19.418550   library setup time
                                             19.418550   data required time
---------------------------------------------------------------------------------------------
                                             19.418550   data required time
                                             -4.529177   data arrival time
---------------------------------------------------------------------------------------------
                                             14.889374   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.360778    0.000000    4.697972 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    3.100848   -0.100848 (VIOLATED)
_122_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_204_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_205_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_206_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_207_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_208_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_209_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_210_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_211_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_212_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_213_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_214_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_215_/I                                 3.000000    3.100848   -0.100848 (VIOLATED)
_216_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_217_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_218_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_219_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_220_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_221_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_222_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_223_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_224_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_225_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_226_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_227_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_242_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_243_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_244_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_245_/SETN                              3.000000    3.100848   -0.100848 (VIOLATED)
_246_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_247_/RN                                3.000000    3.100848   -0.100848 (VIOLATED)
_192_/ZN                                3.000000    3.047333   -0.047333 (VIOLATED)
_193_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_194_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_195_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_196_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_197_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_198_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_199_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_200_/A2                                3.000000    3.047333   -0.047333 (VIOLATED)
_201_/S                                 3.000000    3.047333   -0.047333 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_247_/Q                                  10     21    -11 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 188 unannotated drivers.
 clk
 ena
 rst_n
 ui_in[0]
 ui_in[1]
 ui_in[2]
 ui_in[3]
 ui_in[4]
 ui_in[5]
 ui_in[6]
 ui_in[7]
 uio_in[0]
 uio_in[1]
 uio_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 _113_/ZN
 _114_/ZN
 _115_/ZN
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/ZN
 _125_/ZN
 _126_/ZN
 _127_/ZN
 _128_/ZN
 _129_/ZN
 _130_/ZN
 _131_/ZN
 _132_/ZN
 _133_/ZN
 _134_/ZN
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/ZN
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/ZN
 _143_/Z
 _144_/ZN
 _145_/ZN
 _146_/ZN
 _147_/ZN
 _148_/ZN
 _149_/ZN
 _150_/ZN
 _151_/ZN
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/ZN
 _159_/Z
 _160_/ZN
 _161_/ZN
 _162_/Z
 _163_/ZN
 _164_/ZN
 _165_/ZN
 _166_/ZN
 _167_/ZN
 _168_/ZN
 _169_/ZN
 _170_/Z
 _171_/ZN
 _172_/ZN
 _173_/ZN
 _174_/ZN
 _175_/Z
 _176_/ZN
 _177_/ZN
 _178_/Z
 _179_/ZN
 _180_/ZN
 _181_/Z
 _182_/ZN
 _183_/ZN
 _184_/ZN
 _185_/ZN
 _186_/ZN
 _187_/Z
 _188_/ZN
 _189_/ZN
 _190_/ZN
 _191_/Z
 _192_/ZN
 _193_/ZN
 _194_/ZN
 _195_/ZN
 _196_/ZN
 _197_/ZN
 _198_/ZN
 _199_/ZN
 _200_/ZN
 _201_/Z
 _202_/ZN
 _203_/ZN
 _204_/ZN
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/ZN
 _214_/ZN
 _215_/ZN
 _216_/Q
 _217_/Q
 _218_/Q
 _219_/Q
 _220_/Q
 _221_/Q
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/Q
 _243_/Q
 _244_/Q
 _245_/Q
 _246_/Q
 _247_/Q
 _248_/Z
 _249_/Z
 _250_/Z
 _251_/ZN
 _252_/ZN
 _253_/ZN
 _254_/ZN
 _255_/ZN
 _256_/ZN
 _257_/ZN
 _258_/ZN
 _259_/ZN
 _260_/ZN
 _261_/ZN
 _262_/ZN
 _263_/ZN
 _264_/ZN
 _265_/ZN
 _266_/ZN
 _267_/ZN
 _268_/ZN
 _269_/ZN
 _270_/ZN
 _271_/ZN
 _272_/ZN
 _273_/ZN
 _274_/ZN
 _275_/ZN
 _276_/ZN
 _277_/ZN
 _278_/ZN
 _279_/ZN
 _280_/ZN
 _281_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 42
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 42
max fanout violation count 2
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 2
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.326148e-04 6.321549e-05 1.372578e-08 5.958441e-04  87.8%
Combinational        6.436233e-05 1.865785e-05 1.256465e-08 8.303275e-05  12.2%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.969771e-04 8.187332e-05 2.629043e-08 6.788768e-04 100.0%
                            87.9%        12.1%         0.0%
%OL_METRIC_F power__internal__total 0.0005969771300442517
%OL_METRIC_F power__switching__total 8.187332423403859e-5
%OL_METRIC_F power__leakage__total 2.629042938906423e-8
%OL_METRIC_F power__total 0.0006788767641410232

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.108111 source latency _216_/CLK ^
-0.108111 target latency _216_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.108111 source latency _216_/CLK ^
-0.108111 target latency _216_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.656304251743522
nom_tt_025C_5v00: 0.656304251743522
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 13.266750740157956
nom_tt_025C_5v00: 13.266750740157956
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.656304
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.108111         network latency _216_/CLK
        1.545128 network latency _228_/CLK
---------------
0.108111 1.545128 latency
        1.437017 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.126734         network latency _228_/CLK
        1.126734 network latency _228_/CLK
---------------
1.126734 1.126734 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.066485         network latency _216_/CLK
        0.066485 network latency _216_/CLK
---------------
0.066485 0.066485 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.86 fmax = 349.58
%OL_END_REPORT
Writing SDF files for all corners…
