//Design Code
module binary_to_gray(
input [3:0]b,
output [3:0]g);

assign g[3]=b[3];
assign g[2]=b[3]^b[2];
assign g[1]=b[2]^b[1];
assign g[0]=b[1]^b[0];

endmodule

// Testbench
module binary_to_gray_tb();
reg [3:0]b;
wire [3:0]g;
integer i;

binary_to_gray dut(.g(g),.b(b));
initial
begin
for(i=0;i<16;i=i+1)
begin
b=i;
#10;
end
#10;
$finish();
end

initial
$monitor("time=%t | b=%4b |g=%4b |",$time,b,g);
endmodule
