{
  "design": {
    "design_info": {
      "boundary_crc": "0x66735E2F59C0D4B5",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../feedback.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "Core": {
        "rst_0": "",
        "pll_0": "",
        "ps_0": "",
        "ps_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        }
      },
      "Memory_IO": {
        "axi_sts_register_0": "",
        "axi_cfg_register_0": "",
        "xlconstant_0": "",
        "axis_ram_writer_1": ""
      },
      "Reg_Brakeout": {
        "external_reset_fake": "",
        "dna_reader_0": "",
        "Feedback_config_bus": "",
        "status_concat_1": "",
        "CH1_Config": {
          "Feedback_State": "",
          "input_select": "",
          "CH1_Feedback_Params_1": ""
        },
        "system_params": {
          "ram_writer_reset": "",
          "continuous_output": "",
          "feedback_trigger": "",
          "pre_memory_reset": "",
          "RAM_addres": "",
          "Fast_mode": ""
        },
        "CH1_params": "",
        "CH2_params": "",
        "CH2_config": {
          "Feedback_State_1": "",
          "input_select_2": "",
          "CH2_Feedback_Params_2": ""
        },
        "CBC_config": {
          "Displacement_int_ext": "",
          "Polynomial_target": "",
          "input_order": "",
          "Velocity_int_ext": "",
          "ALL_Feedback_Params": ""
        },
        "gng_0": ""
      },
      "axis_red_pitaya_adc_0": "",
      "ch1_mem_fb_split": "",
      "feedback_and_generation": {
        "CBC_0": "",
        "Shared_mult_5": {
          "bus_multiplexer_comb5": "",
          "Shared_mult5": ""
        },
        "Shared_mult_2": {
          "bus_multiplexer_comb2": "",
          "Shared_mult2": ""
        },
        "CH1_mult2": "",
        "ch1_output_dac_mem_split": "",
        "Shared_mult_4": {
          "bus_multiplexer_comb4": "",
          "Shared_mult4": ""
        },
        "Shared_mult_3": {
          "bus_multiplexer_comb3": "",
          "Shared_mult3": ""
        },
        "Shared_mult_1": {
          "bus_multiplexer_comb1": "",
          "Shared_mult1": ""
        },
        "feedback_combined_0": "",
        "CH2_multiplier_breakout": "",
        "CH1_multiplier_breakout": ""
      },
      "axis_red_pitaya_dac_0": "",
      "downsampling": {
        "fir_compiler_0": "",
        "axis_combiner_1": "",
        "axis_combiner_2": "",
        "fir_compiler_1": "",
        "axis_broadcaster_0": "",
        "AXI_mux_0": ""
      }
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "Core": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "S_AXI_ACP": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "locked": {
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "clk_out2": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out3": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "rst_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_0_0",
            "xci_path": "ip/system_rst_0_0_3/system_rst_0_0.xci",
            "inst_hier_path": "Core/rst_0"
          },
          "pll_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_pll_0_0",
            "xci_path": "ip/system_pll_0_0_3/system_pll_0_0.xci",
            "inst_hier_path": "Core/pll_0",
            "parameters": {
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "125.0"
              },
              "CLKOUT1_USED": {
                "value": "true"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "250.0"
              },
              "CLKOUT2_REQUESTED_PHASE": {
                "value": "157.5"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "250.0"
              },
              "CLKOUT3_REQUESTED_PHASE": {
                "value": "202.5"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_JITTER": {
                "value": "119.348"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT4_USED": {
                "value": "false"
              },
              "CLKOUT5_JITTER": {
                "value": "119.348"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT5_USED": {
                "value": "false"
              },
              "CLKOUT6_JITTER": {
                "value": "119.348"
              },
              "CLKOUT6_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT6_USED": {
                "value": "false"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "1"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "1"
              },
              "MMCM_CLKOUT5_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "PRIM_IN_FREQ": {
                "value": "125.0"
              },
              "PRIM_SOURCE": {
                "value": "Differential_clock_capable_pin"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "ps_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_ps_0_0",
            "xci_path": "ip/system_ps_0_0_3/system_ps_0_0.xci",
            "inst_hier_path": "Core/ps_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "1"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "0"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "0"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_IO": {
                "value": "64"
              },
              "PCW_GPIO_EMIO_GPIO_WIDTH": {
                "value": "64"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "cfg/red_pitaya.xml"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NAND_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 46"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_GRP_SS2_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 48"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_DEFAULT_ACP_USER_VAL": {
                "value": "1"
              },
              "PCW_USE_S_AXI_ACP": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "address_block": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_ACP": {
                "mode": "Slave",
                "memory_map_ref": "S_AXI_ACP"
              }
            }
          },
          "ps_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/system_ps_0_axi_periph_0_3/system_ps_0_axi_periph_0.xci",
            "inst_hier_path": "Core/ps_0_axi_periph",
            "xci_name": "system_ps_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip/system_xbar_0_3/system_xbar_0.xci",
                "inst_hier_path": "Core/ps_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip/system_auto_pc_0_3/system_auto_pc_0.xci",
                    "inst_hier_path": "Core/ps_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "ps_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_ps_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_ps_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "ps_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "ps_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps_0_M_AXI_GP0": {
            "interface_ports": [
              "ps_0/M_AXI_GP0",
              "ps_0_axi_periph/S00_AXI"
            ]
          },
          "ps_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps_0_axi_periph/M00_AXI"
            ]
          },
          "ps_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps_0_axi_periph/M01_AXI"
            ]
          },
          "writer_0_M_AXI": {
            "interface_ports": [
              "S_AXI_ACP",
              "ps_0/S_AXI_ACP"
            ]
          },
          "ps_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "ps_0/FIXED_IO"
            ]
          },
          "ps_0_DDR": {
            "interface_ports": [
              "DDR",
              "ps_0/DDR"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "pll_0/clk_out1",
              "clk_out1",
              "ps_0_axi_periph/M01_ACLK",
              "ps_0_axi_periph/M00_ACLK",
              "ps_0_axi_periph/S00_ACLK",
              "ps_0_axi_periph/ACLK",
              "ps_0/S_AXI_ACP_ACLK",
              "ps_0/M_AXI_GP0_ACLK",
              "rst_0/slowest_sync_clk"
            ]
          },
          "const_0_dout": {
            "ports": [
              "ext_reset_in",
              "rst_0/ext_reset_in"
            ]
          },
          "pll_0_locked": {
            "ports": [
              "pll_0/locked",
              "locked",
              "rst_0/dcm_locked"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "rst_0/peripheral_aresetn",
              "S00_ARESETN",
              "ps_0_axi_periph/S00_ARESETN",
              "ps_0_axi_periph/M00_ARESETN",
              "ps_0_axi_periph/ARESETN",
              "ps_0_axi_periph/M01_ARESETN"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "pll_0/clk_in1_p"
            ]
          },
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "pll_0/clk_in1_n"
            ]
          },
          "pll_0_clk_out2": {
            "ports": [
              "pll_0/clk_out2",
              "clk_out2"
            ]
          },
          "pll_0_clk_out3": {
            "ports": [
              "pll_0/clk_out3",
              "clk_out3"
            ]
          }
        }
      },
      "Memory_IO": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "sts_data": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "cfg_data1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sts_data1": {
            "direction": "O",
            "left": "17",
            "right": "0"
          },
          "cfg_data": {
            "direction": "O",
            "left": "511",
            "right": "0"
          }
        },
        "components": {
          "axi_sts_register_0": {
            "vlnv": "xilinx.com:user:axi_sts_register:1.0",
            "xci_name": "system_axi_sts_register_0_0",
            "xci_path": "ip/system_axi_sts_register_0_0_3/system_axi_sts_register_0_0.xci",
            "inst_hier_path": "Memory_IO/axi_sts_register_0",
            "parameters": {
              "AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "STS_DATA_WIDTH": {
                "value": "128"
              }
            }
          },
          "axi_cfg_register_0": {
            "vlnv": "xilinx.com:user:axi_cfg_register:1.0",
            "xci_name": "system_axi_cfg_register_0_0",
            "xci_path": "ip/system_axi_cfg_register_0_0_3/system_axi_cfg_register_0_0.xci",
            "inst_hier_path": "Memory_IO/axi_cfg_register_0",
            "parameters": {
              "AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "CFG_DATA_WIDTH": {
                "value": "512"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_0",
            "xci_path": "ip/system_xlconstant_0_0/system_xlconstant_0_0.xci",
            "inst_hier_path": "Memory_IO/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "262143"
              },
              "CONST_WIDTH": {
                "value": "18"
              }
            }
          },
          "axis_ram_writer_1": {
            "vlnv": "xilinx.com:module_ref:axis_ram_writer:1.0",
            "xci_name": "system_axis_ram_writer_1_0",
            "xci_path": "ip/system_axis_ram_writer_1_0/system_axis_ram_writer_1_0.xci",
            "inst_hier_path": "Memory_IO/axis_ram_writer_1",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "AXI_ID_WIDTH": {
                "value": "3"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_ram_writer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              },
              "m_axi": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "m_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI3",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "3",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "WRITE_ONLY",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "m_axi_awid",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "m_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "m_axi_awlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "m_axi_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "m_axi_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "m_axi_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m_axi_awready",
                    "direction": "I"
                  },
                  "WID": {
                    "physical_name": "m_axi_wid",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "WDATA": {
                    "physical_name": "m_axi_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m_axi_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "m_axi_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "m_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m_axi_wready",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "m_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m_axi_bready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis:m_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "min_addr": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "cfg_data": {
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "sts_data": {
                "direction": "O",
                "left": "17",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "m_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "m_axi": {
                "mode": "Master",
                "address_space_ref": "m_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI1_1": {
            "interface_ports": [
              "S_AXI1",
              "axi_sts_register_0/S_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_cfg_register_0/S_AXI"
            ]
          },
          "axis_ram_writer_1_m_axi": {
            "interface_ports": [
              "M_AXI",
              "axis_ram_writer_1/m_axi"
            ]
          },
          "S_AXIS_1": {
            "interface_ports": [
              "S_AXIS",
              "axis_ram_writer_1/s_axis"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "axi_sts_register_0/aclk",
              "axi_cfg_register_0/aclk",
              "axis_ram_writer_1/aclk"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_sts_register_0/aresetn",
              "axi_cfg_register_0/aresetn"
            ]
          },
          "aresetn1_1": {
            "ports": [
              "aresetn1",
              "axis_ram_writer_1/aresetn"
            ]
          },
          "sts_data_1": {
            "ports": [
              "sts_data",
              "axi_sts_register_0/sts_data"
            ]
          },
          "axi_cfg_register_0_cfg_data": {
            "ports": [
              "axi_cfg_register_0/cfg_data",
              "cfg_data"
            ]
          },
          "cfg_data1_1": {
            "ports": [
              "cfg_data1",
              "axis_ram_writer_1/min_addr"
            ]
          },
          "axis_ram_writer_1_sts_data": {
            "ports": [
              "axis_ram_writer_1/sts_data",
              "sts_data1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_ram_writer_1/cfg_data"
            ]
          }
        }
      },
      "Reg_Brakeout": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS5": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dout2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dout4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout6": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout8": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout3": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "17",
            "right": "0"
          },
          "Dout7": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Dout10": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout9": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Dout11": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout12": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout13": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout14": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Din": {
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "Dout15": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "external_reset_fake": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_external_reset_fake_0",
            "xci_path": "ip/system_external_reset_fake_0_1/system_external_reset_fake_0.xci",
            "inst_hier_path": "Reg_Brakeout/external_reset_fake",
            "parameters": {
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "dna_reader_0": {
            "vlnv": "xilinx.com:user:dna_reader:1.0",
            "xci_name": "system_dna_reader_0_0",
            "xci_path": "ip/system_dna_reader_0_0_3/system_dna_reader_0_0.xci",
            "inst_hier_path": "Reg_Brakeout/dna_reader_0"
          },
          "Feedback_config_bus": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_Feedback_config_bus_0",
            "xci_path": "ip/system_Feedback_config_bus_0_3/system_Feedback_config_bus_0.xci",
            "inst_hier_path": "Reg_Brakeout/Feedback_config_bus",
            "parameters": {
              "DIN_FROM": {
                "value": "511"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "512"
              },
              "DOUT_WIDTH": {
                "value": "448"
              }
            }
          },
          "status_concat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_status_concat_1_0",
            "xci_path": "ip/system_status_concat_1_0_1/system_status_concat_1_0.xci",
            "inst_hier_path": "Reg_Brakeout/status_concat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "64"
              },
              "IN2_WIDTH": {
                "value": "32"
              },
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "CH1_Config": {
            "interface_ports": {
              "M_AXIS3": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "Dout7": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "cfg_data": {
                "direction": "I",
                "left": "191",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "Din1": {
                "direction": "I",
                "left": "511",
                "right": "0"
              }
            },
            "components": {
              "Feedback_State": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_State_0",
                "xci_path": "ip/system_Feedback_State_0_3/system_Feedback_State_0.xci",
                "inst_hier_path": "Reg_Brakeout/CH1_Config/Feedback_State",
                "parameters": {
                  "DIN_FROM": {
                    "value": "12"
                  },
                  "DIN_TO": {
                    "value": "9"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "4"
                  }
                }
              },
              "input_select": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_State_1",
                "xci_path": "ip/system_Feedback_State_1/system_Feedback_State_1.xci",
                "inst_hier_path": "Reg_Brakeout/CH1_Config/input_select",
                "parameters": {
                  "DIN_FROM": {
                    "value": "8"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "CH1_Feedback_Params_1": {
                "vlnv": "xilinx.com:user:axis_constant:1.0",
                "xci_name": "system_ALL_Feedback_Params_0",
                "xci_path": "ip/system_ALL_Feedback_Params_0/system_ALL_Feedback_Params_0.xci",
                "inst_hier_path": "Reg_Brakeout/CH1_Config/CH1_Feedback_Params_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "192"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS3",
                  "CH1_Feedback_Params_1/M_AXIS"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "input_select/Din",
                  "Feedback_State/Din"
                ]
              },
              "input_select_Dout": {
                "ports": [
                  "input_select/Dout",
                  "Dout7"
                ]
              },
              "Feedback_State_Dout": {
                "ports": [
                  "Feedback_State/Dout",
                  "Dout"
                ]
              },
              "cfg_data_1": {
                "ports": [
                  "cfg_data",
                  "CH1_Feedback_Params_1/cfg_data"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "CH1_Feedback_Params_1/aclk"
                ]
              }
            }
          },
          "system_params": {
            "ports": {
              "dout5": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout8": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dout4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dout6": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dout1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "Dout15": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "ram_writer_reset": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_ram_writer_reset_0",
                "xci_path": "ip/system_ram_writer_reset_0_1/system_ram_writer_reset_0.xci",
                "inst_hier_path": "Reg_Brakeout/system_params/ram_writer_reset",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "continuous_output": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_State_2",
                "xci_path": "ip/system_Feedback_State_2/system_Feedback_State_2.xci",
                "inst_hier_path": "Reg_Brakeout/system_params/continuous_output",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "feedback_trigger": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_feedback_trigger_0",
                "xci_path": "ip/system_feedback_trigger_0_3/system_feedback_trigger_0.xci",
                "inst_hier_path": "Reg_Brakeout/system_params/feedback_trigger",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "pre_memory_reset": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_pre_memory_reset_0",
                "xci_path": "ip/system_pre_memory_reset_0_3/system_pre_memory_reset_0.xci",
                "inst_hier_path": "Reg_Brakeout/system_params/pre_memory_reset",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "RAM_addres": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_RAM_addres_0",
                "xci_path": "ip/system_RAM_addres_0_3/system_RAM_addres_0.xci",
                "inst_hier_path": "Reg_Brakeout/system_params/RAM_addres",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "Fast_mode": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_continuous_output_0",
                "xci_path": "ip/system_continuous_output_0/system_continuous_output_0.xci",
                "inst_hier_path": "Reg_Brakeout/system_params/Fast_mode",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "RAM_addres/Din",
                  "feedback_trigger/Din",
                  "pre_memory_reset/Din",
                  "continuous_output/Din",
                  "ram_writer_reset/Din",
                  "Fast_mode/Din"
                ]
              },
              "ram_writer_reset_Dout": {
                "ports": [
                  "ram_writer_reset/Dout",
                  "dout5"
                ]
              },
              "continuous_output_Dout": {
                "ports": [
                  "continuous_output/Dout",
                  "Dout8"
                ]
              },
              "feedback_trigger_Dout": {
                "ports": [
                  "feedback_trigger/Dout",
                  "dout4"
                ]
              },
              "pre_memory_reset_Dout": {
                "ports": [
                  "pre_memory_reset/Dout",
                  "dout6"
                ]
              },
              "RAM_addres_Dout": {
                "ports": [
                  "RAM_addres/Dout",
                  "dout1"
                ]
              },
              "Fast_mode_Dout": {
                "ports": [
                  "Fast_mode/Dout",
                  "Dout15"
                ]
              }
            }
          },
          "CH1_params": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_Feedback_config_bus_1",
            "xci_path": "ip/system_Feedback_config_bus_1_1/system_Feedback_config_bus_1.xci",
            "inst_hier_path": "Reg_Brakeout/CH1_params",
            "parameters": {
              "DIN_FROM": {
                "value": "255"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "512"
              },
              "DOUT_WIDTH": {
                "value": "192"
              }
            }
          },
          "CH2_params": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_Feedback_config_bus_1_0",
            "xci_path": "ip/system_Feedback_config_bus_1_0/system_Feedback_config_bus_1_0.xci",
            "inst_hier_path": "Reg_Brakeout/CH2_params",
            "parameters": {
              "DIN_FROM": {
                "value": "447"
              },
              "DIN_TO": {
                "value": "256"
              },
              "DIN_WIDTH": {
                "value": "512"
              },
              "DOUT_WIDTH": {
                "value": "192"
              }
            }
          },
          "CH2_config": {
            "interface_ports": {
              "M_AXIS2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "Dout9": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "Dout10": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "cfg_data": {
                "direction": "I",
                "left": "191",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "Din1": {
                "direction": "I",
                "left": "511",
                "right": "0"
              }
            },
            "components": {
              "Feedback_State_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_State_3",
                "xci_path": "ip/system_Feedback_State_3/system_Feedback_State_3.xci",
                "inst_hier_path": "Reg_Brakeout/CH2_config/Feedback_State_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "20"
                  },
                  "DIN_TO": {
                    "value": "17"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "4"
                  }
                }
              },
              "input_select_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_input_select_0",
                "xci_path": "ip/system_input_select_0/system_input_select_0.xci",
                "inst_hier_path": "Reg_Brakeout/CH2_config/input_select_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "16"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "CH2_Feedback_Params_2": {
                "vlnv": "xilinx.com:user:axis_constant:1.0",
                "xci_name": "system_ALL_Feedback_Params_1",
                "xci_path": "ip/system_ALL_Feedback_Params_1/system_ALL_Feedback_Params_1.xci",
                "inst_hier_path": "Reg_Brakeout/CH2_config/CH2_Feedback_Params_2",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "192"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS2",
                  "CH2_Feedback_Params_2/M_AXIS"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "Feedback_State_1/Din",
                  "input_select_2/Din"
                ]
              },
              "Feedback_State_1_Dout": {
                "ports": [
                  "Feedback_State_1/Dout",
                  "Dout9"
                ]
              },
              "input_select_2_Dout": {
                "ports": [
                  "input_select_2/Dout",
                  "Dout10"
                ]
              },
              "cfg_data_1": {
                "ports": [
                  "cfg_data",
                  "CH2_Feedback_Params_2/cfg_data"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "CH2_Feedback_Params_2/aclk"
                ]
              }
            }
          },
          "CBC_config": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "cfg_data": {
                "direction": "I",
                "left": "447",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "Dout11": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout12": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout13": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout14": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "511",
                "right": "0"
              }
            },
            "components": {
              "Displacement_int_ext": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_input_select_2_0",
                "xci_path": "ip/system_input_select_2_0/system_input_select_2_0.xci",
                "inst_hier_path": "Reg_Brakeout/CBC_config/Displacement_int_ext",
                "parameters": {
                  "DIN_FROM": {
                    "value": "26"
                  },
                  "DIN_TO": {
                    "value": "26"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Polynomial_target": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_input_select_2_1",
                "xci_path": "ip/system_input_select_2_1/system_input_select_2_1.xci",
                "inst_hier_path": "Reg_Brakeout/CBC_config/Polynomial_target",
                "parameters": {
                  "DIN_FROM": {
                    "value": "27"
                  },
                  "DIN_TO": {
                    "value": "27"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "input_order": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_input_select_3_0",
                "xci_path": "ip/system_input_select_3_0/system_input_select_3_0.xci",
                "inst_hier_path": "Reg_Brakeout/CBC_config/input_order",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "Velocity_int_ext": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_Feedback_State_1_0",
                "xci_path": "ip/system_Feedback_State_1_0/system_Feedback_State_1_0.xci",
                "inst_hier_path": "Reg_Brakeout/CBC_config/Velocity_int_ext",
                "parameters": {
                  "DIN_FROM": {
                    "value": "25"
                  },
                  "DIN_TO": {
                    "value": "25"
                  },
                  "DIN_WIDTH": {
                    "value": "512"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "ALL_Feedback_Params": {
                "vlnv": "xilinx.com:user:axis_constant:1.0",
                "xci_name": "system_axis_constant_0_0",
                "xci_path": "ip/system_axis_constant_0_0_3/system_axis_constant_0_0.xci",
                "inst_hier_path": "Reg_Brakeout/CBC_config/ALL_Feedback_Params",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "448"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS",
                  "ALL_Feedback_Params/M_AXIS"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "Polynomial_target/Din",
                  "Velocity_int_ext/Din",
                  "Displacement_int_ext/Din",
                  "input_order/Din"
                ]
              },
              "cfg_data_1": {
                "ports": [
                  "cfg_data",
                  "ALL_Feedback_Params/cfg_data"
                ]
              },
              "aclk_1": {
                "ports": [
                  "aclk",
                  "ALL_Feedback_Params/aclk"
                ]
              },
              "input_order_Dout": {
                "ports": [
                  "input_order/Dout",
                  "Dout11"
                ]
              },
              "Velocity_int_ext_Dout": {
                "ports": [
                  "Velocity_int_ext/Dout",
                  "Dout12"
                ]
              },
              "Polynomial_target_Dout": {
                "ports": [
                  "Polynomial_target/Dout",
                  "Dout13"
                ]
              },
              "Displacement_int_ext_Dout": {
                "ports": [
                  "Displacement_int_ext/Dout",
                  "Dout14"
                ]
              }
            }
          },
          "gng_0": {
            "vlnv": "xilinx.com:module_ref:gng:1.0",
            "xci_name": "system_gng_0_0",
            "xci_path": "ip/system_gng_0_0/system_gng_0_0.xci",
            "inst_hier_path": "Reg_Brakeout/gng_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "gng",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS1_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS2_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS2_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS1:M_AXIS2",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "M_AXIS1",
              "CBC_config/M_AXIS"
            ]
          },
          "CH2_config_M_AXIS2": {
            "interface_ports": [
              "M_AXIS2",
              "CH2_config/M_AXIS2"
            ]
          },
          "CH1_Config_M_AXIS3": {
            "interface_ports": [
              "M_AXIS3",
              "CH1_Config/M_AXIS3"
            ]
          },
          "gng_0_M_AXIS1": {
            "interface_ports": [
              "M_AXIS4",
              "gng_0/M_AXIS1"
            ]
          },
          "gng_0_M_AXIS2": {
            "interface_ports": [
              "M_AXIS5",
              "gng_0/M_AXIS2"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "dna_reader_0/aclk",
              "CH1_Config/aclk",
              "CH2_config/aclk",
              "CBC_config/aclk",
              "gng_0/clk"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "dna_reader_0/aresetn",
              "gng_0/rstn"
            ]
          },
          "const_0_dout": {
            "ports": [
              "external_reset_fake/dout",
              "dout2",
              "status_concat_1/In0"
            ]
          },
          "Din1_1": {
            "ports": [
              "Din",
              "Feedback_config_bus/Din",
              "CH2_params/Din",
              "CH1_params/Din",
              "CH1_Config/Din1",
              "system_params/Din1",
              "CH2_config/Din1",
              "CBC_config/Din1"
            ]
          },
          "RAM_addres_Dout": {
            "ports": [
              "system_params/dout1",
              "dout1"
            ]
          },
          "pre_memory_reset_Dout": {
            "ports": [
              "system_params/dout6",
              "dout6"
            ]
          },
          "feedback_trigger_Dout": {
            "ports": [
              "system_params/dout4",
              "dout4"
            ]
          },
          "continuous_output_Dout": {
            "ports": [
              "system_params/Dout8",
              "Dout8"
            ]
          },
          "ram_writer_reset_Dout": {
            "ports": [
              "system_params/dout5",
              "dout5"
            ]
          },
          "input_select_Dout": {
            "ports": [
              "CH1_Config/Dout7",
              "Dout7"
            ]
          },
          "status_concat_1_dout": {
            "ports": [
              "status_concat_1/dout",
              "dout3"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "status_concat_1/In2"
            ]
          },
          "dna_reader_0_dna_data": {
            "ports": [
              "dna_reader_0/dna_data",
              "status_concat_1/In1"
            ]
          },
          "CH1_Config_Dout": {
            "ports": [
              "CH1_Config/Dout",
              "Dout"
            ]
          },
          "CH2_config_Dout10": {
            "ports": [
              "CH2_config/Dout10",
              "Dout10"
            ]
          },
          "CH2_config_Dout9": {
            "ports": [
              "CH2_config/Dout9",
              "Dout9"
            ]
          },
          "CH1_params_Dout": {
            "ports": [
              "CH1_params/Dout",
              "CH1_Config/cfg_data"
            ]
          },
          "CH2_params_Dout": {
            "ports": [
              "CH2_params/Dout",
              "CH2_config/cfg_data"
            ]
          },
          "Feedback_config_bus_Dout": {
            "ports": [
              "Feedback_config_bus/Dout",
              "CBC_config/cfg_data"
            ]
          },
          "CBC_config_Dout11": {
            "ports": [
              "CBC_config/Dout11",
              "Dout11"
            ]
          },
          "CBC_config_Dout12": {
            "ports": [
              "CBC_config/Dout12",
              "Dout12"
            ]
          },
          "CBC_config_Dout13": {
            "ports": [
              "CBC_config/Dout13",
              "Dout13"
            ]
          },
          "CBC_config_Dout14": {
            "ports": [
              "CBC_config/Dout14",
              "Dout14"
            ]
          },
          "system_params_Dout15": {
            "ports": [
              "system_params/Dout15",
              "Dout15"
            ]
          }
        }
      },
      "axis_red_pitaya_adc_0": {
        "vlnv": "xilinx.com:user:axis_red_pitaya_adc:3.0",
        "xci_name": "system_axis_red_pitaya_adc_0_0",
        "xci_path": "ip/system_axis_red_pitaya_adc_0_0_3/system_axis_red_pitaya_adc_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_adc_0"
      },
      "ch1_mem_fb_split": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "system_ch1_mem_fb_split_0",
        "xci_path": "ip/system_ch1_mem_fb_split_0_3/system_ch1_mem_fb_split_0.xci",
        "inst_hier_path": "ch1_mem_fb_split",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M04_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M05_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M06_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M07_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "8"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "feedback_and_generation": {
        "interface_ports": {
          "S_AXIS_CFG2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_ADC6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_ADC5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_RNG2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CFG": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_ADC4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_ADC3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_RNG1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_CFG1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_ADC2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_ADC1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "trig_in": {
            "direction": "I"
          },
          "CH2_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "polynomial_target": {
            "direction": "I"
          },
          "displacement_int_ext": {
            "direction": "I"
          },
          "velocity_int_ext": {
            "direction": "I"
          },
          "input_select2": {
            "direction": "I"
          },
          "input_select1": {
            "direction": "I"
          },
          "input_select": {
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "exp_p_tri_io": {
            "direction": "O"
          },
          "continuous_output_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "CBC_0": {
            "vlnv": "xilinx.com:module_ref:CBC:1.0",
            "xci_name": "system_CBC_0_0",
            "xci_path": "ip/system_CBC_0_0/system_CBC_0_0.xci",
            "inst_hier_path": "feedback_and_generation/CBC_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "CBC",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXIS_ADC1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_ADC1_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_ADC1_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_ADC2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_ADC2_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_ADC2_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CFG": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "56",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CFG_tdata",
                    "direction": "I",
                    "left": "447",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CFG_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "trigger_in": {
                "direction": "I"
              },
              "trigger_out": {
                "direction": "O"
              },
              "input_select": {
                "direction": "I"
              },
              "velocity_int_ext": {
                "direction": "I"
              },
              "displacement_int_ext": {
                "direction": "I"
              },
              "polynomial_target": {
                "direction": "I"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "OP1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP4": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP5": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP6": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "OP7": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP8": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP9": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP10": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OFFSET": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "Shared_mult_5": {
            "ports": {
              "CBC_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CBC_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "P": {
                "type": "data",
                "direction": "O",
                "left": "55",
                "right": "0"
              }
            },
            "components": {
              "bus_multiplexer_comb5": {
                "vlnv": "xilinx.com:module_ref:bus_multiplexer_combin:1.0",
                "xci_name": "system_bus_multiplexer_comb_0_2",
                "xci_path": "ip/system_bus_multiplexer_comb_0_2/system_bus_multiplexer_comb_0_2.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_5/bus_multiplexer_comb5",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bus_multiplexer_combin",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "CBC_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CBC_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "mult_output_A": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "mult_output_B": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "Shared_mult5": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_CH1_mult1_0",
                "xci_path": "ip/system_CH1_mult1_0/system_CH1_mult1_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_5/Shared_mult5",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "63"
                  },
                  "OutputWidthLow": {
                    "value": "8"
                  },
                  "PipeStages": {
                    "value": "4"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "32"
                  },
                  "PortBType": {
                    "value": "Signed"
                  },
                  "PortBWidth": {
                    "value": "32"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "bus_multiplexer_comb_1_mult_output_A": {
                "ports": [
                  "bus_multiplexer_comb5/mult_output_A",
                  "Shared_mult5/A"
                ]
              },
              "bus_multiplexer_comb_1_mult_output_B": {
                "ports": [
                  "bus_multiplexer_comb5/mult_output_B",
                  "Shared_mult5/B"
                ]
              },
              "CBC_0_OP7": {
                "ports": [
                  "CBC_input_A",
                  "bus_multiplexer_comb5/CBC_input_A"
                ]
              },
              "CH2_multiplier_breakout_OP1": {
                "ports": [
                  "Channel_input_A",
                  "bus_multiplexer_comb5/Channel_input_A"
                ]
              },
              "CBC_0_OP8": {
                "ports": [
                  "CBC_input_B",
                  "bus_multiplexer_comb5/CBC_input_B"
                ]
              },
              "CH2_multiplier_breakout_OP2": {
                "ports": [
                  "Channel_input_B",
                  "bus_multiplexer_comb5/Channel_input_B"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "bus_multiplexer_comb5/sel"
                ]
              },
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "Shared_mult5/CLK"
                ]
              },
              "CH2_mult1_P": {
                "ports": [
                  "Shared_mult5/P",
                  "P"
                ]
              }
            }
          },
          "Shared_mult_2": {
            "ports": {
              "CBC_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CBC_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "P": {
                "type": "data",
                "direction": "O",
                "left": "55",
                "right": "0"
              }
            },
            "components": {
              "bus_multiplexer_comb2": {
                "vlnv": "xilinx.com:module_ref:bus_multiplexer_combin:1.0",
                "xci_name": "system_bus_multiplexer_comb_4_0",
                "xci_path": "ip/system_bus_multiplexer_comb_4_0/system_bus_multiplexer_comb_4_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_2/bus_multiplexer_comb2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bus_multiplexer_combin",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "CBC_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CBC_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "mult_output_A": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "mult_output_B": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "Shared_mult2": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_mult_gen_0_4",
                "xci_path": "ip/system_mult_gen_0_4/system_mult_gen_0_4.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_2/Shared_mult2",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "63"
                  },
                  "OutputWidthLow": {
                    "value": "8"
                  },
                  "PipeStages": {
                    "value": "4"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "32"
                  },
                  "PortBType": {
                    "value": "Signed"
                  },
                  "PortBWidth": {
                    "value": "32"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "bus_multiplexer_comb_5_mult_output_A": {
                "ports": [
                  "bus_multiplexer_comb2/mult_output_A",
                  "Shared_mult2/A"
                ]
              },
              "bus_multiplexer_comb_5_mult_output_B": {
                "ports": [
                  "bus_multiplexer_comb2/mult_output_B",
                  "Shared_mult2/B"
                ]
              },
              "CBC_0_OP3": {
                "ports": [
                  "CBC_input_A",
                  "bus_multiplexer_comb2/CBC_input_A"
                ]
              },
              "CH1_OP3": {
                "ports": [
                  "Channel_input_A",
                  "bus_multiplexer_comb2/Channel_input_A"
                ]
              },
              "CBC_0_OP4": {
                "ports": [
                  "CBC_input_B",
                  "bus_multiplexer_comb2/CBC_input_B"
                ]
              },
              "CH1_OP4": {
                "ports": [
                  "Channel_input_B",
                  "bus_multiplexer_comb2/Channel_input_B"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "bus_multiplexer_comb2/sel"
                ]
              },
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "Shared_mult2/CLK"
                ]
              },
              "CH1_mult2_P": {
                "ports": [
                  "Shared_mult2/P",
                  "P"
                ]
              }
            }
          },
          "CH1_mult2": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "system_mult_gen_0_5",
            "xci_path": "ip/system_mult_gen_0_5/system_mult_gen_0_5.xci",
            "inst_hier_path": "feedback_and_generation/CH1_mult2",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OutputWidthHigh": {
                "value": "63"
              },
              "OutputWidthLow": {
                "value": "21"
              },
              "PipeStages": {
                "value": "4"
              },
              "PortAType": {
                "value": "Signed"
              },
              "PortAWidth": {
                "value": "32"
              },
              "PortBType": {
                "value": "Signed"
              },
              "PortBWidth": {
                "value": "48"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "ch1_output_dac_mem_split": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_ch1_output_dac_mem_split_0",
            "xci_path": "ip/system_ch1_output_dac_mem_split_0_3/system_ch1_output_dac_mem_split_0.xci",
            "inst_hier_path": "feedback_and_generation/ch1_output_dac_mem_split",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[31:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[31:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "Shared_mult_4": {
            "ports": {
              "CBC_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CBC_input_B": {
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "Channel_input_B": {
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "P": {
                "type": "data",
                "direction": "O",
                "left": "42",
                "right": "0"
              }
            },
            "components": {
              "bus_multiplexer_comb4": {
                "vlnv": "xilinx.com:module_ref:bus_multiplexer_combin:1.0",
                "xci_name": "system_bus_multiplexer_comb_0_1",
                "xci_path": "ip/system_bus_multiplexer_comb_0_1/system_bus_multiplexer_comb_0_1.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_4/bus_multiplexer_comb4",
                "parameters": {
                  "B_WIDTH": {
                    "value": "48"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bus_multiplexer_combin",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "CBC_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CBC_input_B": {
                    "direction": "I",
                    "left": "47",
                    "right": "0"
                  },
                  "Channel_input_B": {
                    "direction": "I",
                    "left": "47",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "mult_output_A": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "mult_output_B": {
                    "direction": "O",
                    "left": "47",
                    "right": "0"
                  }
                }
              },
              "Shared_mult4": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_CH1_mult3_0",
                "xci_path": "ip/system_CH1_mult3_0/system_CH1_mult3_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_4/Shared_mult4",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "63"
                  },
                  "OutputWidthLow": {
                    "value": "21"
                  },
                  "PipeStages": {
                    "value": "4"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "32"
                  },
                  "PortBType": {
                    "value": "Signed"
                  },
                  "PortBWidth": {
                    "value": "48"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "bus_multiplexer_comb_3_mult_output_A": {
                "ports": [
                  "bus_multiplexer_comb4/mult_output_A",
                  "Shared_mult4/A"
                ]
              },
              "bus_multiplexer_comb_3_mult_output_B": {
                "ports": [
                  "bus_multiplexer_comb4/mult_output_B",
                  "Shared_mult4/B"
                ]
              },
              "CBC_0_OP5": {
                "ports": [
                  "CBC_input_A",
                  "bus_multiplexer_comb4/CBC_input_A"
                ]
              },
              "CH2_multiplier_breakout_OP5": {
                "ports": [
                  "Channel_input_A",
                  "bus_multiplexer_comb4/Channel_input_A"
                ]
              },
              "CBC_0_OP6": {
                "ports": [
                  "CBC_input_B",
                  "bus_multiplexer_comb4/CBC_input_B"
                ]
              },
              "CH2_multiplier_breakout_OP6": {
                "ports": [
                  "Channel_input_B",
                  "bus_multiplexer_comb4/Channel_input_B"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "bus_multiplexer_comb4/sel"
                ]
              },
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "Shared_mult4/CLK"
                ]
              },
              "CH2_mult3_P": {
                "ports": [
                  "Shared_mult4/P",
                  "P"
                ]
              }
            }
          },
          "Shared_mult_3": {
            "ports": {
              "CBC_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CBC_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "P": {
                "type": "data",
                "direction": "O",
                "left": "55",
                "right": "0"
              }
            },
            "components": {
              "bus_multiplexer_comb3": {
                "vlnv": "xilinx.com:module_ref:bus_multiplexer_combin:1.0",
                "xci_name": "system_bus_multiplexer_comb_0_0",
                "xci_path": "ip/system_bus_multiplexer_comb_0_0/system_bus_multiplexer_comb_0_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_3/bus_multiplexer_comb3",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bus_multiplexer_combin",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "CBC_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CBC_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "mult_output_A": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "mult_output_B": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "Shared_mult3": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_CH1_mult2_0",
                "xci_path": "ip/system_CH1_mult2_0/system_CH1_mult2_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_3/Shared_mult3",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "63"
                  },
                  "OutputWidthLow": {
                    "value": "8"
                  },
                  "PipeStages": {
                    "value": "4"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "32"
                  },
                  "PortBType": {
                    "value": "Signed"
                  },
                  "PortBWidth": {
                    "value": "32"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "bus_multiplexer_comb_0_mult_output_A": {
                "ports": [
                  "bus_multiplexer_comb3/mult_output_A",
                  "Shared_mult3/A"
                ]
              },
              "bus_multiplexer_comb_0_mult_output_B": {
                "ports": [
                  "bus_multiplexer_comb3/mult_output_B",
                  "Shared_mult3/B"
                ]
              },
              "CBC_0_OP9": {
                "ports": [
                  "CBC_input_A",
                  "bus_multiplexer_comb3/CBC_input_A"
                ]
              },
              "CH2_OP3": {
                "ports": [
                  "Channel_input_A",
                  "bus_multiplexer_comb3/Channel_input_A"
                ]
              },
              "CBC_0_OP10": {
                "ports": [
                  "CBC_input_B",
                  "bus_multiplexer_comb3/CBC_input_B"
                ]
              },
              "CH2_OP4": {
                "ports": [
                  "Channel_input_B",
                  "bus_multiplexer_comb3/Channel_input_B"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "bus_multiplexer_comb3/sel"
                ]
              },
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "Shared_mult3/CLK"
                ]
              },
              "CH2_mult2_P": {
                "ports": [
                  "Shared_mult3/P",
                  "P"
                ]
              }
            }
          },
          "Shared_mult_1": {
            "ports": {
              "CBC_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CBC_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Channel_input_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "P": {
                "type": "data",
                "direction": "O",
                "left": "55",
                "right": "0"
              }
            },
            "components": {
              "bus_multiplexer_comb1": {
                "vlnv": "xilinx.com:module_ref:bus_multiplexer_combin:1.0",
                "xci_name": "system_bus_multiplexer_comb_2_0",
                "xci_path": "ip/system_bus_multiplexer_comb_2_0/system_bus_multiplexer_comb_2_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_1/bus_multiplexer_comb1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bus_multiplexer_combin",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "CBC_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_A": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CBC_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Channel_input_B": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "mult_output_A": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "mult_output_B": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "Shared_mult1": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "system_mult_gen_0_0",
                "xci_path": "ip/system_mult_gen_0_0/system_mult_gen_0_0.xci",
                "inst_hier_path": "feedback_and_generation/Shared_mult_1/Shared_mult1",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "63"
                  },
                  "OutputWidthLow": {
                    "value": "8"
                  },
                  "PipeStages": {
                    "value": "4"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "32"
                  },
                  "PortBType": {
                    "value": "Signed"
                  },
                  "PortBWidth": {
                    "value": "32"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "bus_multiplexer_comb_4_mult_output_A": {
                "ports": [
                  "bus_multiplexer_comb1/mult_output_A",
                  "Shared_mult1/A"
                ]
              },
              "bus_multiplexer_comb_4_mult_output_B": {
                "ports": [
                  "bus_multiplexer_comb1/mult_output_B",
                  "Shared_mult1/B"
                ]
              },
              "CBC_0_OP1": {
                "ports": [
                  "CBC_input_A",
                  "bus_multiplexer_comb1/CBC_input_A"
                ]
              },
              "CH1_OP1": {
                "ports": [
                  "Channel_input_A",
                  "bus_multiplexer_comb1/Channel_input_A"
                ]
              },
              "CBC_0_OP2": {
                "ports": [
                  "CBC_input_B",
                  "bus_multiplexer_comb1/CBC_input_B"
                ]
              },
              "CH1_OP2": {
                "ports": [
                  "Channel_input_B",
                  "bus_multiplexer_comb1/Channel_input_B"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "bus_multiplexer_comb1/sel"
                ]
              },
              "pll_0_clk_out1": {
                "ports": [
                  "aclk",
                  "Shared_mult1/CLK"
                ]
              },
              "CH1_mult1_P": {
                "ports": [
                  "Shared_mult1/P",
                  "P"
                ]
              }
            }
          },
          "feedback_combined_0": {
            "vlnv": "xilinx.com:module_ref:feedback_combined:1.0",
            "xci_name": "system_feedback_combined_0_0",
            "xci_path": "ip/system_feedback_combined_0_0_3/system_feedback_combined_0_0.xci",
            "inst_hier_path": "feedback_and_generation/feedback_combined_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "feedback_combined",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "trig_in_channels": {
                "direction": "I"
              },
              "trig_in_CBC": {
                "direction": "I"
              },
              "continuous_output_in": {
                "direction": "I"
              },
              "CH1_sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "CH2_sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "CH1_product_1": {
                "direction": "I",
                "left": "63",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "CH1_product_2": {
                "direction": "I",
                "left": "42",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 43} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 43}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "CH2_product_1": {
                "direction": "I",
                "left": "63",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "CH2_offset": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CBC_offset": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CH1_offset": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Shared_product_1": {
                "direction": "I",
                "left": "55",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 56} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 56}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "Shared_product_2": {
                "direction": "I",
                "left": "55",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 56} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 56}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "Shared_product_3": {
                "direction": "I",
                "left": "55",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 56} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 56}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "Shared_product_4": {
                "direction": "I",
                "left": "42",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 43} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 43}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "Shared_product_5": {
                "direction": "I",
                "left": "55",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 56} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 56}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "trig_out": {
                "direction": "O"
              }
            }
          },
          "CH2_multiplier_breakout": {
            "vlnv": "xilinx.com:module_ref:multiplier_breakout:1.0",
            "xci_name": "system_CH1_multiplier_breakout_0_0",
            "xci_path": "ip/system_CH1_multiplier_breakout_0_0/system_CH1_multiplier_breakout_0_0.xci",
            "inst_hier_path": "feedback_and_generation/CH2_multiplier_breakout",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_breakout",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXIS_ADC1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_ADC1_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_ADC1_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_ADC2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_ADC2_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_ADC2_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CFG": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "24",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CFG_tdata",
                    "direction": "I",
                    "left": "191",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CFG_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_RNG": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_RNG_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_RNG_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG:S_AXIS_RNG",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "trigger_in": {
                "direction": "I"
              },
              "trigger_out": {
                "direction": "O"
              },
              "input_select": {
                "direction": "I"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "OP1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP4": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP5": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP6": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "OP7": {
                "direction": "O",
                "left": "63",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "OFFSET": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "CH1_multiplier_breakout": {
            "vlnv": "xilinx.com:module_ref:multiplier_breakout:1.0",
            "xci_name": "system_multiplier_breakout_0_0",
            "xci_path": "ip/system_multiplier_breakout_0_0/system_multiplier_breakout_0_0.xci",
            "inst_hier_path": "feedback_and_generation/CH1_multiplier_breakout",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_breakout",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXIS_ADC1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_ADC1_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_ADC1_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_ADC2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_ADC2_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_ADC2_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CFG": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "24",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CFG_tdata",
                    "direction": "I",
                    "left": "191",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CFG_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_RNG": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_RNG_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_RNG_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS_ADC1:S_AXIS_ADC2:S_AXIS_CFG:S_AXIS_RNG",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "trigger_in": {
                "direction": "I"
              },
              "trigger_out": {
                "direction": "O"
              },
              "input_select": {
                "direction": "I"
              },
              "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "OP1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP4": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP5": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "OP6": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "OP7": {
                "direction": "O",
                "left": "63",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "OFFSET": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn8": {
            "interface_ports": [
              "S_AXIS_ADC5",
              "CBC_0/S_AXIS_ADC1"
            ]
          },
          "S_AXIS_CFG1_1": {
            "interface_ports": [
              "S_AXIS_CFG1",
              "CH1_multiplier_breakout/S_AXIS_CFG"
            ]
          },
          "S_AXIS_CFG_1": {
            "interface_ports": [
              "S_AXIS_CFG",
              "CH2_multiplier_breakout/S_AXIS_CFG"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "S_AXIS_CFG2",
              "CBC_0/S_AXIS_CFG"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "S_AXIS_ADC4",
              "CH2_multiplier_breakout/S_AXIS_ADC2"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "S_AXIS_ADC3",
              "CH2_multiplier_breakout/S_AXIS_ADC1"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "S_AXIS_ADC6",
              "CBC_0/S_AXIS_ADC2"
            ]
          },
          "S_AXIS_RNG1_1": {
            "interface_ports": [
              "S_AXIS_RNG1",
              "CH1_multiplier_breakout/S_AXIS_RNG"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXIS",
              "ch1_output_dac_mem_split/M00_AXIS"
            ]
          },
          "feedback_combined_0_M_AXIS": {
            "interface_ports": [
              "feedback_combined_0/M_AXIS",
              "ch1_output_dac_mem_split/S_AXIS"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXIS_ADC2",
              "CH1_multiplier_breakout/S_AXIS_ADC2"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M01_AXIS",
              "ch1_output_dac_mem_split/M01_AXIS"
            ]
          },
          "S_AXIS_RNG2_1": {
            "interface_ports": [
              "S_AXIS_RNG2",
              "CH2_multiplier_breakout/S_AXIS_RNG"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXIS_ADC1",
              "CH1_multiplier_breakout/S_AXIS_ADC1"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "CBC_0/aclk",
              "Shared_mult_5/aclk",
              "Shared_mult_2/aclk",
              "CH1_mult2/CLK",
              "ch1_output_dac_mem_split/aclk",
              "Shared_mult_4/aclk",
              "Shared_mult_3/aclk",
              "Shared_mult_1/aclk",
              "feedback_combined_0/aclk",
              "CH2_multiplier_breakout/aclk",
              "CH1_multiplier_breakout/aclk"
            ]
          },
          "Net1": {
            "ports": [
              "CH2_sel",
              "feedback_combined_0/CH2_sel",
              "CH2_multiplier_breakout/sel"
            ]
          },
          "trig_in_1": {
            "ports": [
              "trig_in",
              "CBC_0/trigger_in",
              "CH2_multiplier_breakout/trigger_in",
              "CH1_multiplier_breakout/trigger_in"
            ]
          },
          "sel_1": {
            "ports": [
              "sel",
              "CBC_0/sel",
              "Shared_mult_5/sel",
              "Shared_mult_2/sel",
              "Shared_mult_4/sel",
              "Shared_mult_3/sel",
              "Shared_mult_1/sel",
              "feedback_combined_0/CH1_sel",
              "CH1_multiplier_breakout/sel"
            ]
          },
          "CBC_0_OP8": {
            "ports": [
              "CBC_0/OP8",
              "Shared_mult_5/CBC_input_B"
            ]
          },
          "CBC_0_OP7": {
            "ports": [
              "CBC_0/OP7",
              "Shared_mult_5/CBC_input_A"
            ]
          },
          "CBC_0_OP4": {
            "ports": [
              "CBC_0/OP4",
              "Shared_mult_2/CBC_input_B"
            ]
          },
          "CBC_0_OP3": {
            "ports": [
              "CBC_0/OP3",
              "Shared_mult_2/CBC_input_A"
            ]
          },
          "polynomial_target_1": {
            "ports": [
              "polynomial_target",
              "CBC_0/polynomial_target"
            ]
          },
          "displacement_int_ext_1": {
            "ports": [
              "displacement_int_ext",
              "CBC_0/displacement_int_ext"
            ]
          },
          "velocity_int_ext_1": {
            "ports": [
              "velocity_int_ext",
              "CBC_0/velocity_int_ext"
            ]
          },
          "input_select2_1": {
            "ports": [
              "input_select2",
              "CBC_0/input_select"
            ]
          },
          "CH2_multiplier_breakout_OP2": {
            "ports": [
              "CH2_multiplier_breakout/OP2",
              "Shared_mult_5/Channel_input_B"
            ]
          },
          "CH2_multiplier_breakout_OP1": {
            "ports": [
              "CH2_multiplier_breakout/OP1",
              "Shared_mult_5/Channel_input_A"
            ]
          },
          "input_select1_1": {
            "ports": [
              "input_select1",
              "CH2_multiplier_breakout/input_select"
            ]
          },
          "CH1_OP4": {
            "ports": [
              "CH1_multiplier_breakout/OP4",
              "Shared_mult_2/Channel_input_B"
            ]
          },
          "CH1_OP3": {
            "ports": [
              "CH1_multiplier_breakout/OP3",
              "Shared_mult_2/Channel_input_A"
            ]
          },
          "input_select_1": {
            "ports": [
              "input_select",
              "CH1_multiplier_breakout/input_select"
            ]
          },
          "multiplier_breakout_0_OP6": {
            "ports": [
              "CH1_multiplier_breakout/OP6",
              "CH1_mult2/B"
            ]
          },
          "multiplier_breakout_0_OP5": {
            "ports": [
              "CH1_multiplier_breakout/OP5",
              "CH1_mult2/A"
            ]
          },
          "rst_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "ch1_output_dac_mem_split/aresetn"
            ]
          },
          "feedback_combined_0_trig_out": {
            "ports": [
              "feedback_combined_0/trig_out",
              "exp_p_tri_io"
            ]
          },
          "CBC_OFFSET": {
            "ports": [
              "CBC_0/OFFSET",
              "feedback_combined_0/CBC_offset"
            ]
          },
          "continuous_output_in_1": {
            "ports": [
              "continuous_output_in",
              "feedback_combined_0/continuous_output_in"
            ]
          },
          "CBC_trigger_out": {
            "ports": [
              "CBC_0/trigger_out",
              "feedback_combined_0/trig_in_CBC"
            ]
          },
          "multiplier_breakout_0_trigger_out": {
            "ports": [
              "CH1_multiplier_breakout/trigger_out",
              "feedback_combined_0/trig_in_channels"
            ]
          },
          "CH2_multiplier_breakout_OP6": {
            "ports": [
              "CH2_multiplier_breakout/OP6",
              "Shared_mult_4/Channel_input_B"
            ]
          },
          "CBC_0_OP6": {
            "ports": [
              "CBC_0/OP6",
              "Shared_mult_4/CBC_input_B"
            ]
          },
          "CH2_multiplier_breakout_OP5": {
            "ports": [
              "CH2_multiplier_breakout/OP5",
              "Shared_mult_4/Channel_input_A"
            ]
          },
          "CBC_0_OP5": {
            "ports": [
              "CBC_0/OP5",
              "Shared_mult_4/CBC_input_A"
            ]
          },
          "CH2_OP4": {
            "ports": [
              "CH2_multiplier_breakout/OP4",
              "Shared_mult_3/Channel_input_B"
            ]
          },
          "CBC_0_OP10": {
            "ports": [
              "CBC_0/OP10",
              "Shared_mult_3/CBC_input_B"
            ]
          },
          "CH2_OP3": {
            "ports": [
              "CH2_multiplier_breakout/OP3",
              "Shared_mult_3/Channel_input_A"
            ]
          },
          "CBC_0_OP9": {
            "ports": [
              "CBC_0/OP9",
              "Shared_mult_3/CBC_input_A"
            ]
          },
          "CH1_OP2": {
            "ports": [
              "CH1_multiplier_breakout/OP2",
              "Shared_mult_1/Channel_input_B"
            ]
          },
          "CBC_0_OP2": {
            "ports": [
              "CBC_0/OP2",
              "Shared_mult_1/CBC_input_B"
            ]
          },
          "CH1_OP1": {
            "ports": [
              "CH1_multiplier_breakout/OP1",
              "Shared_mult_1/Channel_input_A"
            ]
          },
          "CBC_0_OP1": {
            "ports": [
              "CBC_0/OP1",
              "Shared_mult_1/CBC_input_A"
            ]
          },
          "Shared_mult_1_P": {
            "ports": [
              "Shared_mult_1/P",
              "feedback_combined_0/Shared_product_1"
            ]
          },
          "Shared_mult_2_P": {
            "ports": [
              "Shared_mult_2/P",
              "feedback_combined_0/Shared_product_2"
            ]
          },
          "Shared_mult_3_P": {
            "ports": [
              "Shared_mult_3/P",
              "feedback_combined_0/Shared_product_3"
            ]
          },
          "Shared_mult_4_P": {
            "ports": [
              "Shared_mult_4/P",
              "feedback_combined_0/Shared_product_4"
            ]
          },
          "Shared_mult_5_P": {
            "ports": [
              "Shared_mult_5/P",
              "feedback_combined_0/Shared_product_5"
            ]
          },
          "CH1_mult2_P": {
            "ports": [
              "CH1_mult2/P",
              "feedback_combined_0/CH1_product_2"
            ]
          },
          "CH2_multiplier_breakout_OFFSET": {
            "ports": [
              "CH2_multiplier_breakout/OFFSET",
              "feedback_combined_0/CH2_offset"
            ]
          },
          "CH1_multiplier_breakout_OFFSET": {
            "ports": [
              "CH1_multiplier_breakout/OFFSET",
              "feedback_combined_0/CH1_offset"
            ]
          },
          "CH2_multiplier_breakout_OP7": {
            "ports": [
              "CH2_multiplier_breakout/OP7",
              "feedback_combined_0/CH2_product_1"
            ]
          },
          "CH1_multiplier_breakout_OP7": {
            "ports": [
              "CH1_multiplier_breakout/OP7",
              "feedback_combined_0/CH1_product_1"
            ]
          }
        }
      },
      "axis_red_pitaya_dac_0": {
        "vlnv": "xilinx.com:user:axis_red_pitaya_dac:2.0",
        "xci_name": "system_axis_red_pitaya_dac_0_0",
        "xci_path": "ip/system_axis_red_pitaya_dac_0_0_3/system_axis_red_pitaya_dac_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_dac_0"
      },
      "downsampling": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "select1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_compiler_0_0",
            "xci_path": "ip/system_fir_compiler_0_0/system_fir_compiler_0_0.xci",
            "inst_hier_path": "downsampling/fir_compiler_0",
            "parameters": {
              "BestPrecision": {
                "value": "false"
              },
              "Clock_Frequency": {
                "value": "125"
              },
              "CoefficientVector": {
                "value": "1799,  1777,  1754,  1731,  1708,  1684,  1661,  1637,  1613,         1589,  1565,  1541,  1516,  1491,  1466,  1441,  1416,  1391,         1365,  1340,  1314,  1288,  1262,  1235,  1209,  1183,  1156,         1129,  1103,  1076,  1049,  1022,   994,   967,   940,   912,          884,   857,   829,   801,   773,   745,   717,   689,   661,          633,   605,   577,   548,   520,   492,   463,   435,   406,          378,   349,   321,   292,   264,   236,   207,   179,   150,          122,    93,    65,    37,     9,   -20,   -48,   -76,  -104,         -132,  -160,  -188,  -216,  -243,  -271,  -299,  -326,  -354,         -381,  -408,  -435,  -462,  -489,  -516,  -542,  -569,  -595,         -622,  -648,  -674,  -700,  -725,  -751,  -776,  -802,  -827,         -851,  -876,  -901,  -925,  -949,  -973,  -997, -1021, -1044,        -1067, -1090, -1113, -1136, -1158, -1180, -1202, -1224, -1245,        -1267, -1288, -1308, -1329, -1349, -1369, -1389, -1408, -1428,        -1446, -1465, -1484, -1502, -1520, -1537, -1554, -1571, -1588,        -1604, -1621, -1636, -1652, -1667, -1682, -1696, -1711, -1724,        -1738, -1751, -1764, -1777, -1789, -1801, -1813, -1824, -1835,        -1845, -1855, -1865, -1875, -1884, -1892, -1901, -1909, -1917,        -1924, -1931, -1937, -1943, -1949, -1955, -1960, -1964, -1968,        -1972, -1976, -1979, -1981, -1984, -1986, -1987, -1988, -1989,        -1989, -1989, -1988, -1987, -1986, -1984, -1982, -1979, -1976,        -1973, -1969, -1965, -1960, -1955, -1949, -1943, -1937, -1930,        -1923, -1915, -1907, -1899, -1890, -1880, -1870, -1860, -1850,        -1838, -1827, -1815, -1803, -1790, -1777, -1763, -1749, -1734,        -1719, -1704, -1688, -1672, -1655, -1638, -1621, -1603, -1584,        -1565, -1546, -1527, -1507, -1486, -1465, -1444, -1422, -1400,        -1377, -1354, -1331, -1307, -1283, -1258, -1233, -1208, -1182,        -1155, -1129, -1102, -1074, -1046, -1018,  -989,  -960,  -931,         -901,  -871,  -840,  -809,  -778,  -746,  -714,  -681,  -648,         -615,  -581,  -547,  -513,  -478,  -443,  -408,  -372,  -336,         -299,  -262,  -225,  -188,  -150,  -111,   -73,   -34,     5,           45,    84,   125,   165,   206,   247,   288,   330,   372,          414,   457,   499,   543,   586,   630,   673,   718,   762,          807,   852,   897,   942,   988,  1034,  1080,  1127,  1173,         1220,  1267,  1315,  1362,  1410,  1458,  1506,  1554,  1603,         1651,  1700,  1749,  1798,  1848,  1897,  1947,  1997,  2047,         2097,  2147,  2198,  2248,  2299,  2350,  2401,  2452,  2503,         2554,  2606,  2657,  2709,  2760,  2812,  2864,  2915,  2967,         3019,  3071,  3123,  3176,  3228,  3280,  3332,  3384,  3437,         3489,  3541,  3594,  3646,  3698,  3750,  3803,  3855,  3907,         3959,  4012,  4064,  4116,  4168,  4220,  4272,  4324,  4376,         4427,  4479,  4530,  4582,  4633,  4685,  4736,  4787,  4838,         4889,  4939,  4990,  5040,  5091,  5141,  5191,  5241,  5291,         5340,  5389,  5439,  5488,  5537,  5585,  5634,  5682,  5730,         5778,  5826,  5873,  5920,  5967,  6014,  6061,  6107,  6153,         6199,  6244,  6290,  6335,  6379,  6424,  6468,  6512,  6556,         6599,  6642,  6685,  6728,  6770,  6812,  6853,  6894,  6935,         6976,  7016,  7056,  7096,  7135,  7174,  7212,  7251,  7288,         7326,  7363,  7400,  7436,  7472,  7508,  7543,  7578,  7612,         7646,  7680,  7713,  7746,  7779,  7811,  7842,  7874,  7905,         7935,  7965,  7994,  8023,  8052,  8080,  8108,  8135,  8162,         8189,  8215,  8240,  8265,  8290,  8314,  8338,  8361,  8384,         8406,  8428,  8449,  8470,  8490,  8510,  8530,  8549,  8567,         8585,  8603,  8619,  8636,  8652,  8667,  8682,  8697,  8711,         8724,  8737,  8750,  8762,  8773,  8784,  8794,  8804,  8814,         8822,  8831,  8839,  8846,  8853,  8859,  8865,  8870,  8875,         8879,  8882,  8886,  8888,  8890,  8892,  8893,  8893,  8893,         8893,  8892,  8890,  8888,  8886,  8882,  8879,  8875,  8870,         8865,  8859,  8853,  8846,  8839,  8831,  8822,  8814,  8804,         8794,  8784,  8773,  8762,  8750,  8737,  8724,  8711,  8697,         8682,  8667,  8652,  8636,  8619,  8603,  8585,  8567,  8549,         8530,  8510,  8490,  8470,  8449,  8428,  8406,  8384,  8361,         8338,  8314,  8290,  8265,  8240,  8215,  8189,  8162,  8135,         8108,  8080,  8052,  8023,  7994,  7965,  7935,  7905,  7874,         7842,  7811,  7779,  7746,  7713,  7680,  7646,  7612,  7578,         7543,  7508,  7472,  7436,  7400,  7363,  7326,  7288,  7251,         7212,  7174,  7135,  7096,  7056,  7016,  6976,  6935,  6894,         6853,  6812,  6770,  6728,  6685,  6642,  6599,  6556,  6512,         6468,  6424,  6379,  6335,  6290,  6244,  6199,  6153,  6107,         6061,  6014,  5967,  5920,  5873,  5826,  5778,  5730,  5682,         5634,  5585,  5537,  5488,  5439,  5389,  5340,  5291,  5241,         5191,  5141,  5091,  5040,  4990,  4939,  4889,  4838,  4787,         4736,  4685,  4633,  4582,  4530,  4479,  4427,  4376,  4324,         4272,  4220,  4168,  4116,  4064,  4012,  3959,  3907,  3855,         3803,  3750,  3698,  3646,  3594,  3541,  3489,  3437,  3384,         3332,  3280,  3228,  3176,  3123,  3071,  3019,  2967,  2915,         2864,  2812,  2760,  2709,  2657,  2606,  2554,  2503,  2452,         2401,  2350,  2299,  2248,  2198,  2147,  2097,  2047,  1997,         1947,  1897,  1848,  1798,  1749,  1700,  1651,  1603,  1554,         1506,  1458,  1410,  1362,  1315,  1267,  1220,  1173,  1127,         1080,  1034,   988,   942,   897,   852,   807,   762,   718,          673,   630,   586,   543,   499,   457,   414,   372,   330,          288,   247,   206,   165,   125,    84,    45,     5,   -34,          -73,  -111,  -150,  -188,  -225,  -262,  -299,  -336,  -372,         -408,  -443,  -478,  -513,  -547,  -581,  -615,  -648,  -681,         -714,  -746,  -778,  -809,  -840,  -871,  -901,  -931,  -960,         -989, -1018, -1046, -1074, -1102, -1129, -1155, -1182, -1208,        -1233, -1258, -1283, -1307, -1331, -1354, -1377, -1400, -1422,        -1444, -1465, -1486, -1507, -1527, -1546, -1565, -1584, -1603,        -1621, -1638, -1655, -1672, -1688, -1704, -1719, -1734, -1749,        -1763, -1777, -1790, -1803, -1815, -1827, -1838, -1850, -1860,        -1870, -1880, -1890, -1899, -1907, -1915, -1923, -1930, -1937,        -1943, -1949, -1955, -1960, -1965, -1969, -1973, -1976, -1979,        -1982, -1984, -1986, -1987, -1988, -1989, -1989, -1989, -1988,        -1987, -1986, -1984, -1981, -1979, -1976, -1972, -1968, -1964,        -1960, -1955, -1949, -1943, -1937, -1931, -1924, -1917, -1909,        -1901, -1892, -1884, -1875, -1865, -1855, -1845, -1835, -1824,        -1813, -1801, -1789, -1777, -1764, -1751, -1738, -1724, -1711,        -1696, -1682, -1667, -1652, -1636, -1621, -1604, -1588, -1571,        -1554, -1537, -1520, -1502, -1484, -1465, -1446, -1428, -1408,        -1389, -1369, -1349, -1329, -1308, -1288, -1267, -1245, -1224,        -1202, -1180, -1158, -1136, -1113, -1090, -1067, -1044, -1021,         -997,  -973,  -949,  -925,  -901,  -876,  -851,  -827,  -802,         -776,  -751,  -725,  -700,  -674,  -648,  -622,  -595,  -569,         -542,  -516,  -489,  -462,  -435,  -408,  -381,  -354,  -326,         -299,  -271,  -243,  -216,  -188,  -160,  -132,  -104,   -76,          -48,   -20,     9,    37,    65,    93,   122,   150,   179,          207,   236,   264,   292,   321,   349,   378,   406,   435,          463,   492,   520,   548,   577,   605,   633,   661,   689,          717,   745,   773,   801,   829,   857,   884,   912,   940,          967,   994,  1022,  1049,  1076,  1103,  1129,  1156,  1183,         1209,  1235,  1262,  1288,  1314,  1340,  1365,  1391,  1416,         1441,  1466,  1491,  1516,  1541,  1565,  1589,  1613,  1637,         1661,  1684,  1708,  1731,  1754,  1777,  1799"
              },
              "Coefficient_Fanout": {
                "value": "true"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Symmetric"
              },
              "Coefficient_Width": {
                "value": "17"
              },
              "ColumnConfig": {
                "value": "2"
              },
              "Control_Broadcast_Fanout": {
                "value": "true"
              },
              "Control_Column_Fanout": {
                "value": "true"
              },
              "Control_LUT_Pipeline": {
                "value": "true"
              },
              "Control_Path_Fanout": {
                "value": "true"
              },
              "Data_Path_Broadcast": {
                "value": "false"
              },
              "Data_Path_Fanout": {
                "value": "true"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "256"
              },
              "Disable_Half_Band_Centre_Tap": {
                "value": "false"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "No_BRAM_Read_First_Mode": {
                "value": "true"
              },
              "No_SRL_Attributes": {
                "value": "false"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "4"
              },
              "Optimal_Column_Lengths": {
                "value": "true"
              },
              "Optimization_Goal": {
                "value": "Speed"
              },
              "Optimization_List": {
                "value": "Data_Path_Fanout,Pre-Adder_Pipeline,Coefficient_Fanout,Control_Path_Fanout,Control_Column_Fanout,Control_Broadcast_Fanout,Control_LUT_Pipeline,No_BRAM_Read_First_Mode,Optimal_Column_Lengths,Other"
              },
              "Optimization_Selection": {
                "value": "All"
              },
              "Other": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "38"
              },
              "Passband_Max": {
                "value": "0.002"
              },
              "Pre_Adder_Pipeline": {
                "value": "true"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "125"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "axis_combiner_1": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "system_axis_combiner_0_1",
            "xci_path": "ip/system_axis_combiner_0_1/system_axis_combiner_0_1.xci",
            "inst_hier_path": "downsampling/axis_combiner_1",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "axis_combiner_2": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "system_axis_combiner_1_0",
            "xci_path": "ip/system_axis_combiner_1_0/system_axis_combiner_1_0.xci",
            "inst_hier_path": "downsampling/axis_combiner_2",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          },
          "fir_compiler_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_compiler_0_1",
            "xci_path": "ip/system_fir_compiler_0_1/system_fir_compiler_0_1.xci",
            "inst_hier_path": "downsampling/fir_compiler_1",
            "parameters": {
              "BestPrecision": {
                "value": "true"
              },
              "Clock_Frequency": {
                "value": "125"
              },
              "CoefficientVector": {
                "value": "-0.001538539891099612944361241240187609947,-0.001732974212636380914945299913654253032,-0.001902862797118008058097626822302572691,-0.002045385950219367858504693202803537133,-0.002158011851507008610484561472731002141,-0.002238539166871130088598551566292371717,-0.002285136518755096282640160154642217094,-0.002296378191776754160158269257863139501,-0.002271275485008297095879115090610866901,-0.002209303164642681133883472810452985868,-0.002110420521640382369304989040870168537,-0.001975086597725283794196871056669806421,-0.001804269209160933636754142739277995133,-0.001599447470359002549528115721955146   ,-0.001362607597719929595353471896146402287,-0.001096231857250658508345919628368392296,-0.000803280606439147671672673656217966709,-0.000487167470508927168224705406274210873,-0.000151727784389552895890837524994765317, 0.000198819476656289154505377614334804548, 0.000559915964023554907531832203204658072, 0.000926714017899261856964221450994045881, 0.001294132036571549529413438506253442029, 0.001656914583897016457481043971711187623, 0.002009696590466429708815576660185797664, 0.002347070935273969528173099163836923253, 0.002663658633702458301134585738623172801, 0.00295418080533746624585789142258818174 , 0.003213531552369019821113749202368126134, 0.003436850846872575512835901179187203525, 0.003619596503700080441373598816312551207, 0.00375761430554326673544873749222006154 , 0.003847205348300724876003942043212191493, 0.003885189688385093983308271603505090752, 0.003868965399091290648103669269630700001, 0.003796562180501584018998961767010769108, 0.003666688716360277499467512640762834053, 0.00347877303148971589105697965749186551 , 0.003232995174064644001293844510769304179, 0.002930311627695773944030088742351836117, 0.002572470947935633946157540918875383795, 0.002162020215522944717456699237345674192, 0.001702302003318282002525263507664021745, 0.001197441664242327851591651821649975318, 0.000652324862304007086107049406820124204, 0.000072565386621145533288350371048380794,-0.000535536592247198850458289598464034498,-0.001165045544797333300704456071628101199,-0.001808450486883495184411985157169056038,-0.002457733253519754808291697401045894367,-0.003104444518955281999417206151292702998,-0.003739786834695935351796647339028822898,-0.004354703859253449341193409338757192018,-0.004939974864046592709088123740457376698,-0.005486313520284733305509838885427598143,-0.005984469902956325235154899644385295687,-0.006425334591221396919602515396263697767,-0.006800043700428044964045870557356465724,-0.00710008365034925544023725052511508693 ,-0.007317394457616788715215161431615342735,-0.007444470338092781108718654081712884363,-0.007474456417272238445415055707599094603,-0.007401240373771308944661484474636381492,-0.007219537882371280905491328638845516252,-0.006924970778611934385526893720452790149,-0.006514136936042587422424077203686465509,-0.005984670929248911419584544546523829922,-0.005335294649814420996081221204576650052,-0.004565857147432616884585865335566268186,-0.003677363083288121524405678286484544515,-0.002671989306279337009902841160169373325,-0.001553089193243087015594561250964034116,-0.000325184530551354486222620510105230096, 0.001006055145319038326631733148985858861, 0.002433845688046476149479779849116312107, 0.003950333759097458818931869473090046085, 0.005546654177075693338549999822362224222, 0.007212998713708732717586613603089062963, 0.008938695716450192549351605464380554622, 0.010712299808865574993199665243537310744, 0.012521690798881990325241986283799633384, 0.014354180813122190477071349334892147454, 0.016196628574314569232184268798846460413, 0.01803555964944611109124217307453363901 , 0.019857291420051884772712824656082375441, 0.021648061463791511832566172301994811278, 0.023394157989074310793897737426050298382, 0.025082050932598895509606506948330206797, 0.026698522313728226262874443364125909284, 0.028230794439885763258413220455622649752, 0.029666654573702121167055878458995721303, 0.030994574705331921771200853754635318182, 0.032203825121862303393349691305047599599, 0.03328458052953377904747966908871603664 , 0.034228017562872400936235806057084118947, 0.03502640260690375456631429074150219094 , 0.035673168963321545688049951650100410916, 0.036162982507611581006745637978383456357, 0.036491795110314466377143816089301253669, 0.036656885230386355989384838949263212271, 0.036656885230386355989384838949263212271, 0.036491795110314466377143816089301253669, 0.036162982507611581006745637978383456357, 0.035673168963321545688049951650100410916, 0.03502640260690375456631429074150219094 , 0.034228017562872400936235806057084118947, 0.03328458052953377904747966908871603664 , 0.032203825121862303393349691305047599599, 0.030994574705331921771200853754635318182, 0.029666654573702121167055878458995721303, 0.028230794439885763258413220455622649752, 0.026698522313728226262874443364125909284, 0.025082050932598895509606506948330206797, 0.023394157989074310793897737426050298382, 0.021648061463791511832566172301994811278, 0.019857291420051884772712824656082375441, 0.01803555964944611109124217307453363901 , 0.016196628574314569232184268798846460413, 0.014354180813122190477071349334892147454, 0.012521690798881990325241986283799633384, 0.010712299808865574993199665243537310744, 0.008938695716450192549351605464380554622, 0.007212998713708732717586613603089062963, 0.005546654177075693338549999822362224222, 0.003950333759097458818931869473090046085, 0.002433845688046476149479779849116312107, 0.001006055145319038326631733148985858861,-0.000325184530551354486222620510105230096,-0.001553089193243087015594561250964034116,-0.002671989306279337009902841160169373325,-0.003677363083288121524405678286484544515,-0.004565857147432616884585865335566268186,-0.005335294649814420996081221204576650052,-0.005984670929248911419584544546523829922,-0.006514136936042587422424077203686465509,-0.006924970778611934385526893720452790149,-0.007219537882371280905491328638845516252,-0.007401240373771308944661484474636381492,-0.007474456417272238445415055707599094603,-0.007444470338092781108718654081712884363,-0.007317394457616788715215161431615342735,-0.00710008365034925544023725052511508693 ,-0.006800043700428044964045870557356465724,-0.006425334591221396919602515396263697767,-0.005984469902956325235154899644385295687,-0.005486313520284733305509838885427598143,-0.004939974864046592709088123740457376698,-0.004354703859253449341193409338757192018,-0.003739786834695935351796647339028822898,-0.003104444518955281999417206151292702998,-0.002457733253519754808291697401045894367,-0.001808450486883495184411985157169056038,-0.001165045544797333300704456071628101199,-0.000535536592247198850458289598464034498, 0.000072565386621145533288350371048380794, 0.000652324862304007086107049406820124204, 0.001197441664242327851591651821649975318, 0.001702302003318282002525263507664021745, 0.002162020215522944717456699237345674192, 0.002572470947935633946157540918875383795, 0.002930311627695773944030088742351836117, 0.003232995174064644001293844510769304179, 0.00347877303148971589105697965749186551 , 0.003666688716360277499467512640762834053, 0.003796562180501584018998961767010769108, 0.003868965399091290648103669269630700001, 0.003885189688385093983308271603505090752, 0.003847205348300724876003942043212191493, 0.00375761430554326673544873749222006154 , 0.003619596503700080441373598816312551207, 0.003436850846872575512835901179187203525, 0.003213531552369019821113749202368126134, 0.00295418080533746624585789142258818174 , 0.002663658633702458301134585738623172801, 0.002347070935273969528173099163836923253, 0.002009696590466429708815576660185797664, 0.001656914583897016457481043971711187623, 0.001294132036571549529413438506253442029, 0.000926714017899261856964221450994045881, 0.000559915964023554907531832203204658072, 0.000198819476656289154505377614334804548,-0.000151727784389552895890837524994765317,-0.000487167470508927168224705406274210873,-0.000803280606439147671672673656217966709,-0.001096231857250658508345919628368392296,-0.001362607597719929595353471896146402287,-0.001599447470359002549528115721955146   ,-0.001804269209160933636754142739277995133,-0.001975086597725283794196871056669806421,-0.002110420521640382369304989040870168537,-0.002209303164642681133883472810452985868,-0.002271275485008297095879115090610866901,-0.002296378191776754160158269257863139501,-0.002285136518755096282640160154642217094,-0.002238539166871130088598551566292371717,-0.002158011851507008610484561472731002141,-0.002045385950219367858504693202803537133,-0.001902862797118008058097626822302572691,-0.001732974212636380914945299913654253032,-0.001538539891099612944361241240187609947"
              },
              "Coefficient_Fanout": {
                "value": "true"
              },
              "Coefficient_Fractional_Bits": {
                "value": "19"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Symmetric"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "2"
              },
              "Control_Broadcast_Fanout": {
                "value": "true"
              },
              "Control_Column_Fanout": {
                "value": "true"
              },
              "Control_LUT_Pipeline": {
                "value": "true"
              },
              "Control_Path_Fanout": {
                "value": "true"
              },
              "Data_Path_Broadcast": {
                "value": "false"
              },
              "Data_Path_Fanout": {
                "value": "true"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "50"
              },
              "Disable_Half_Band_Centre_Tap": {
                "value": "false"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Selection": {
                "value": "1"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "No_BRAM_Read_First_Mode": {
                "value": "true"
              },
              "No_SRL_Attributes": {
                "value": "false"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "4"
              },
              "Optimal_Column_Lengths": {
                "value": "true"
              },
              "Optimization_Goal": {
                "value": "Speed"
              },
              "Optimization_List": {
                "value": "Data_Path_Fanout,Pre-Adder_Pipeline,Coefficient_Fanout,Control_Path_Fanout,Control_Column_Fanout,Control_Broadcast_Fanout,Control_LUT_Pipeline,No_BRAM_Read_First_Mode,Optimal_Column_Lengths,Other"
              },
              "Optimization_Selection": {
                "value": "All"
              },
              "Other": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Convergent_Rounding_to_Even"
              },
              "Output_Width": {
                "value": "16"
              },
              "Passband_Max": {
                "value": "0.02"
              },
              "Pre_Adder_Pipeline": {
                "value": "true"
              },
              "Quantization": {
                "value": "Quantize_Only"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "125"
              },
              "Stopband_Max": {
                "value": "1.0"
              },
              "Stopband_Min": {
                "value": "0.02"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "axis_broadcaster_0": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "system_axis_broadcaster_0_1",
            "xci_path": "ip/system_axis_broadcaster_0_1/system_axis_broadcaster_0_1.xci",
            "inst_hier_path": "downsampling/axis_broadcaster_0"
          },
          "AXI_mux_0": {
            "vlnv": "xilinx.com:module_ref:AXI_mux:1.0",
            "xci_name": "system_AXI_mux_0_0",
            "xci_path": "ip/system_AXI_mux_0_0/system_AXI_mux_0_0.xci",
            "inst_hier_path": "downsampling/AXI_mux_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "AXI_mux",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_FAST": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 4} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_FAST_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_FAST_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_SLOW": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "20",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 158} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 160} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 158} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 4} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 40} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 160 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_SLOW_tdata",
                    "direction": "I",
                    "left": "159",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_SLOW_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "sel": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS:S_AXIS_FAST:S_AXIS_SLOW",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_pll_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S01_AXIS1",
              "axis_combiner_2/S01_AXIS"
            ]
          },
          "axis_combiner_2_M_AXIS": {
            "interface_ports": [
              "axis_combiner_1/S00_AXIS",
              "axis_combiner_2/M_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXIS1",
              "axis_combiner_2/S00_AXIS"
            ]
          },
          "fir_compiler_1_M_AXIS_DATA": {
            "interface_ports": [
              "fir_compiler_1/M_AXIS_DATA",
              "AXI_mux_0/S_AXIS_FAST"
            ]
          },
          "axis_broadcaster_0_M01_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M01_AXIS",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          },
          "axis_combiner_1_M_AXIS": {
            "interface_ports": [
              "axis_combiner_1/M_AXIS",
              "axis_broadcaster_0/S_AXIS"
            ]
          },
          "axis_broadcaster_0_M00_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M00_AXIS",
              "fir_compiler_1/S_AXIS_DATA"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "fir_compiler_0/M_AXIS_DATA",
              "AXI_mux_0/S_AXIS_SLOW"
            ]
          },
          "AXI_mux_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "AXI_mux_0/M_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S01_AXIS",
              "axis_combiner_1/S01_AXIS"
            ]
          }
        },
        "nets": {
          "pll_0_clk_out1": {
            "ports": [
              "aclk",
              "axis_combiner_1/aclk",
              "fir_compiler_0/aclk",
              "axis_combiner_2/aclk",
              "axis_broadcaster_0/aclk",
              "fir_compiler_1/aclk",
              "AXI_mux_0/aclk"
            ]
          },
          "slice_0_dout": {
            "ports": [
              "aresetn",
              "axis_combiner_1/aresetn",
              "fir_compiler_0/aresetn",
              "axis_combiner_2/aresetn",
              "axis_broadcaster_0/aresetn",
              "fir_compiler_1/aresetn"
            ]
          },
          "select1_1": {
            "ports": [
              "select1",
              "AXI_mux_0/sel"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "ch1_mem_fb_split_M04_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M04_AXIS",
          "feedback_and_generation/S_AXIS_ADC3"
        ]
      },
      "feedback_and_generation_M00_AXIS": {
        "interface_ports": [
          "downsampling/S01_AXIS",
          "feedback_and_generation/M00_AXIS"
        ]
      },
      "ps_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "Core/M00_AXI",
          "Memory_IO/S_AXI1"
        ]
      },
      "ps_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "Core/FIXED_IO"
        ]
      },
      "ps_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "Core/M01_AXI",
          "Memory_IO/S_AXI"
        ]
      },
      "S_AXIS_RNG2_1": {
        "interface_ports": [
          "Reg_Brakeout/M_AXIS5",
          "feedback_and_generation/S_AXIS_RNG2"
        ]
      },
      "conv_0_M_AXIS": {
        "interface_ports": [
          "Memory_IO/S_AXIS",
          "downsampling/M_AXIS"
        ]
      },
      "ps_0_DDR": {
        "interface_ports": [
          "DDR",
          "Core/DDR"
        ]
      },
      "ch1_mem_fb_split_M06_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M06_AXIS",
          "feedback_and_generation/S_AXIS_ADC5"
        ]
      },
      "axis_red_pitaya_adc_0_M_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/S_AXIS",
          "axis_red_pitaya_adc_0/M_AXIS"
        ]
      },
      "Reg_Brakeout_M_AXIS3": {
        "interface_ports": [
          "Reg_Brakeout/M_AXIS3",
          "feedback_and_generation/S_AXIS_CFG1"
        ]
      },
      "Reg_Brakeout_M_AXIS4": {
        "interface_ports": [
          "Reg_Brakeout/M_AXIS4",
          "feedback_and_generation/S_AXIS_RNG1"
        ]
      },
      "S_AXIS_CFG2_1": {
        "interface_ports": [
          "Reg_Brakeout/M_AXIS1",
          "feedback_and_generation/S_AXIS_CFG2"
        ]
      },
      "ch1_mem_fb_split_M01_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M01_AXIS",
          "downsampling/S01_AXIS1"
        ]
      },
      "ch1_mem_fb_split_M05_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M05_AXIS",
          "feedback_and_generation/S_AXIS_ADC4"
        ]
      },
      "ch1_mem_fb_split_M07_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M07_AXIS",
          "feedback_and_generation/S_AXIS_ADC6"
        ]
      },
      "S_AXIS_CFG_1": {
        "interface_ports": [
          "Reg_Brakeout/M_AXIS2",
          "feedback_and_generation/S_AXIS_CFG"
        ]
      },
      "ch1_mem_fb_split_M00_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M00_AXIS",
          "downsampling/S00_AXIS1"
        ]
      },
      "feedback_and_generation_M01_AXIS": {
        "interface_ports": [
          "axis_red_pitaya_dac_0/S_AXIS",
          "feedback_and_generation/M01_AXIS"
        ]
      },
      "S_AXIS_ADC2_1": {
        "interface_ports": [
          "ch1_mem_fb_split/M03_AXIS",
          "feedback_and_generation/S_AXIS_ADC2"
        ]
      },
      "ch1_mem_fb_split_M02_AXIS": {
        "interface_ports": [
          "ch1_mem_fb_split/M02_AXIS",
          "feedback_and_generation/S_AXIS_ADC1"
        ]
      },
      "writer_0_M_AXI": {
        "interface_ports": [
          "Memory_IO/M_AXI",
          "Core/S_AXI_ACP"
        ]
      }
    },
    "nets": {
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "Core/adc_clk_p_i"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "Core/adc_clk_n_i"
        ]
      },
      "rst_0_peripheral_aresetn": {
        "ports": [
          "Core/S00_ARESETN",
          "Memory_IO/aresetn",
          "Reg_Brakeout/aresetn",
          "ch1_mem_fb_split/aresetn",
          "feedback_and_generation/aresetn"
        ]
      },
      "slice_0_dout": {
        "ports": [
          "Reg_Brakeout/dout6",
          "downsampling/aresetn"
        ]
      },
      "slice_3_dout": {
        "ports": [
          "Reg_Brakeout/dout1",
          "Memory_IO/cfg_data1"
        ]
      },
      "pll_0_clk_out1": {
        "ports": [
          "Core/clk_out1",
          "Memory_IO/aclk",
          "Reg_Brakeout/aclk",
          "axis_red_pitaya_adc_0/aclk",
          "ch1_mem_fb_split/aclk",
          "feedback_and_generation/aclk",
          "axis_red_pitaya_dac_0/aclk",
          "downsampling/aclk"
        ]
      },
      "slice_1_dout": {
        "ports": [
          "Reg_Brakeout/dout5",
          "Memory_IO/aresetn1"
        ]
      },
      "const_0_dout": {
        "ports": [
          "Reg_Brakeout/dout2",
          "Core/ext_reset_in"
        ]
      },
      "feedback_combined_0_trig_out": {
        "ports": [
          "feedback_and_generation/exp_p_tri_io",
          "led_o",
          "exp_p_tri_io"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "axis_red_pitaya_adc_0/adc_dat_a"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "axis_red_pitaya_adc_0/adc_dat_b"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "axis_red_pitaya_adc_0/adc_csn",
          "adc_csn_o"
        ]
      },
      "Reg_Brakeout_dout4": {
        "ports": [
          "Reg_Brakeout/dout4",
          "feedback_and_generation/trig_in"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_dat",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_rst",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_sel",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_wrt",
          "dac_wrt_o"
        ]
      },
      "Core_locked": {
        "ports": [
          "Core/locked",
          "axis_red_pitaya_dac_0/locked"
        ]
      },
      "Core_clk_out2": {
        "ports": [
          "Core/clk_out2",
          "axis_red_pitaya_dac_0/ddr_clk"
        ]
      },
      "Core_clk_out3": {
        "ports": [
          "Core/clk_out3",
          "axis_red_pitaya_dac_0/wrt_clk"
        ]
      },
      "sts_data_1": {
        "ports": [
          "Reg_Brakeout/dout3",
          "Memory_IO/sts_data"
        ]
      },
      "Memory_IO_sts_data1": {
        "ports": [
          "Memory_IO/sts_data1",
          "Reg_Brakeout/In2"
        ]
      },
      "Reg_Brakeout_Dout9": {
        "ports": [
          "Reg_Brakeout/Dout9",
          "feedback_and_generation/CH2_sel"
        ]
      },
      "Reg_Brakeout_Dout": {
        "ports": [
          "Reg_Brakeout/Dout",
          "feedback_and_generation/sel"
        ]
      },
      "Memory_IO_cfg_data": {
        "ports": [
          "Memory_IO/cfg_data",
          "Reg_Brakeout/Din"
        ]
      },
      "polynomial_target_1": {
        "ports": [
          "Reg_Brakeout/Dout13",
          "feedback_and_generation/polynomial_target"
        ]
      },
      "displacement_int_ext_1": {
        "ports": [
          "Reg_Brakeout/Dout14",
          "feedback_and_generation/displacement_int_ext"
        ]
      },
      "velocity_int_ext_1": {
        "ports": [
          "Reg_Brakeout/Dout12",
          "feedback_and_generation/velocity_int_ext"
        ]
      },
      "input_select2_1": {
        "ports": [
          "Reg_Brakeout/Dout11",
          "feedback_and_generation/input_select2"
        ]
      },
      "input_select1_1": {
        "ports": [
          "Reg_Brakeout/Dout10",
          "feedback_and_generation/input_select1"
        ]
      },
      "input_select_1": {
        "ports": [
          "Reg_Brakeout/Dout7",
          "feedback_and_generation/input_select"
        ]
      },
      "continuous_output_in_1": {
        "ports": [
          "Reg_Brakeout/Dout8",
          "feedback_and_generation/continuous_output_in"
        ]
      },
      "Reg_Brakeout_Dout15": {
        "ports": [
          "Reg_Brakeout/Dout15",
          "downsampling/select1"
        ]
      }
    },
    "addressing": {
      "/Core/ps_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_cfg_register_0_reg0": {
                "address_block": "/Memory_IO/axi_cfg_register_0/s_axi/reg0",
                "offset": "0x40001000",
                "range": "4K"
              },
              "SEG_axi_sts_register_0_reg0": {
                "address_block": "/Memory_IO/axi_sts_register_0/s_axi/reg0",
                "offset": "0x40000000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/Memory_IO/axis_ram_writer_1": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_ps_0_ACP_DDR_LOWOCM": {
                "address_block": "/Core/ps_0/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_ps_0_ACP_IOP": {
                "address_block": "/Core/ps_0/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M"
              },
              "SEG_ps_0_ACP_M_AXI_GP0": {
                "address_block": "/Core/ps_0/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}