# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
dataset reload -f
# Dataset not found: 
# Compile of ahb_slave.v failed with 8 errors.
# Compile of ahb_slave.v failed with 8 errors.
# Compile of ahb_slave.v failed with 8 errors.
# Compile of ahb_slave.v failed with 8 errors.
# Compile of ahb_slave.v failed with 8 errors.
clear
# invalid command name "clear"
# Compile of ahb_slave.v failed with 8 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 6 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 18 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 17 errors.
# Compile of ahb_slave.v failed with 5 errors.
# Compile of ahb_slave.v failed with 5 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
clear
# invalid command name "clear"
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
vsim -gui work.ahb_slave
# vsim -gui work.ahb_slave 
# Start time: 19:24:17 on Aug 06,2020
# Loading work.ahb_slave
add wave  \
sim:/ahb_slave/Hwdata \
sim:/ahb_slave/Haddr \
sim:/ahb_slave/Htrans \
sim:/ahb_slave/Hreadyin \
sim:/ahb_slave/Hwrite \
sim:/ahb_slave/Hclk \
sim:/ahb_slave/Hreset \
sim:/ahb_slave/Valid \
sim:/ahb_slave/Hdata1 \
sim:/ahb_slave/Hdata2 \
sim:/ahb_slave/Haddr1 \
sim:/ahb_slave/Haddr2
add wave  \
sim:/ahb_slave/Tempselx
force -freeze sim:/ahb_slave/Hclk 1 0, 0 {5 ps} -r 10
force Hwdata 0 32'h55, 10 32'h 80
# Invalid time value: 32'h55
force Hwdata 0 55, 20 88
# Invalid binary digit: 2.
# ** UI-Msg: (vsim-4011) Invalid force value: 0 55, 20 88.
# 
force Hwdata 0 H55, 20 H88
# Invalid time value: H55
force Hwdata 0 55, 20 88
# Invalid binary digit: 2.
# ** UI-Msg: (vsim-4011) Invalid force value: 0 55, 20 88.
# 
quit -sim
# End time: 20:00:59 on Aug 06,2020, Elapsed time: 0:36:42
# Errors: 0, Warnings: 47
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
clear
# invalid command name "clear"
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of fsm.v failed with 15 errors.
# Compile of fsm.v failed with 13 errors.
# Compile of fsm.v failed with 12 errors.
# Compile of fsm.v failed with 11 errors.
# Compile of fsm.v failed with 5 errors.
# Compile of fsm.v failed with 1 errors.
# Compile of fsm.v was successful.
# UVM Details: design does not contain any  UVM components, UVM debugging is disabled, or an  unknown questa_uvm_pkg has been loaded.
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Error: Source code annotation feature requires a dataflow License.
# No dataflow License exists
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave_tb.v failed with 1 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful with warnings.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 12 errors.
# Compile of fsm.v failed with 12 errors.
# Compile of fsm.v failed with 12 errors.
# Compile of fsm.v failed with 12 errors.
clear
# invalid command name "clear"
# Compile of fsm.v failed with 12 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave.v failed with 1 errors.
# Compile of ahb_slave.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of ahb_slave.v failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of bridge_top.v failed with 2 errors.
# Compile of bridge_top.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 3 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
clear
# invalid command name "clear"
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of fsm.v was successful.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
clear
# invalid command name "clear"
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 1 errors.
xlear
# invalid command name "xlear"
# Compile of file_dec.v failed with 1 errors.
# Compile of file_dec.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
clea
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 3 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of apb_interface.v failed with 3 errors.
# Compile of apb_interface.v failed with 1 errors.
# Compile of apb_interface.v failed with 3 errors.
# Compile of apb_interface.v failed with 1 errors.
# Compile of apb_interface.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of fsm.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 9 errors.
# Compile of ahb_master.v failed with 9 errors.
# Compile of ahb_master.v failed with 5 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of fsm_tb.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of bridge_top_tb.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of bridge_top_tb.v failed with 2 errors.
# Compile of bridge_top_tb.v was successful.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 18:02:10 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-3043) Unresolved reference to 'a_s'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 37
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'a_m'.  Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/a_m File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 13
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(13): [TFMPC] - Missing connection for port 'Hsize'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(13): [TFMPC] - Missing connection for port 'Hburst'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'apb_int'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/apb_int File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'Pselx_out'. The port definition is at: D:/VLSI_Project/RTL/apb_interface.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/apb_int File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 15
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(15): [TFMPC] - Missing connection for port 'Pwdata_out'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Hwrite'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'a_s'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/a_s File: D:/VLSI_Project/RTL/bridge_top.v Line: 14
# ** Warning: (vsim-3722) D:/VLSI_Project/RTL/bridge_top.v(14): [TFMPC] - Missing connection for port 'Hwrite'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pselx'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Paddr'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwdata'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Penable'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwrite'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Hreadyout'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 18:02:13 on Aug 18,2020, Elapsed time: 0:00:03
# Errors: 7, Warnings: 190
# Compile of bridge_top_tb.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of bridge_top_tb.v was successful.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 18:12:36 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'Pselx_out'. The port definition is at: D:/VLSI_Project/RTL/apb_interface.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/apb_int File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 15
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Hwrite'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'a_s'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/a_s File: D:/VLSI_Project/RTL/bridge_top.v Line: 14
# ** Warning: (vsim-3722) D:/VLSI_Project/RTL/bridge_top.v(14): [TFMPC] - Missing connection for port 'Hwrite'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pselx'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Paddr'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwdata'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Penable'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwrite'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Hreadyout'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 18:12:38 on Aug 18,2020, Elapsed time: 0:00:02
# Errors: 6, Warnings: 12
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:10:16 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'a_s'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/a_s File: D:/VLSI_Project/RTL/bridge_top.v Line: 14
# ** Warning: (vsim-3722) D:/VLSI_Project/RTL/bridge_top.v(14): [TFMPC] - Missing connection for port 'Hwrite'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pselx'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Paddr'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwdata'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Penable'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwrite'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Hreadyout'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 23:10:18 on Aug 18,2020, Elapsed time: 0:00:02
# Errors: 6, Warnings: 4
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:19:16 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'Pselx'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Paddr'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Pwdata'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error: (vsim-3063) Port 'pwrite' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 23:19:18 on Aug 18,2020, Elapsed time: 0:00:02
# Errors: 1, Warnings: 7
# Compile of bridge_top_tb.v was successful.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:20:52 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'Pselx'. The port definition is at: D:/VLSI_Project/RTL/bridge_top.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Paddr'. The port definition is at: D:/VLSI_Project/RTL/bridge_top.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Pwdata'. The port definition is at: D:/VLSI_Project/RTL/bridge_top.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error: (vsim-3063) Port 'pwrite' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'Pselx'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Paddr'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Pwdata'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error: (vsim-3063) Port 'pwrite' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 23:20:54 on Aug 18,2020, Elapsed time: 0:00:02
# Errors: 2, Warnings: 8
# Compile of fsm_tb.v was successful.
# Compile of bridge_top_tb.v was successful.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:26:43 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-3063) Port 'pselx_temp' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error: (vsim-3063) Port 'paddr_temp' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error: (vsim-3063) Port 'pwdata_temp' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error: (vsim-3063) Port 'penable_temp' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error: (vsim-3063) Port 'pwrite_temp' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error: (vsim-3063) Port 'hreadyout_temp' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'Pselx'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Paddr'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Pwdata'. The port definition is at: D:/VLSI_Project/RTL/fsm.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error: (vsim-3063) Port 'pwrite' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 23:26:44 on Aug 18,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 6
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:31:57 on Aug 18,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pselx'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Paddr'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwdata'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Penable'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwrite'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Hreadyout'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 16
# Error loading design
# End time: 23:31:59 on Aug 18,2020, Elapsed time: 0:00:02
# Errors: 6, Warnings: 4
# Printing not supported.
# Printing not supported.
# Compile of bridge_top.v failed with 1 errors.
# Compile of bridge_top.v was successful.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 05:26:11 on Aug 19,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Prdata'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pselx'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Paddr'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwdata'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Penable'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Pwrite'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Hreadyout'.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 19
# Error loading design
# End time: 05:26:13 on Aug 19,2020, Elapsed time: 0:00:02
# Errors: 6, Warnings: 6
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 05:28:57 on Aug 19,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Prdata'.
quit -sim
# End time: 05:31:37 on Aug 19,2020, Elapsed time: 0:02:40
# Errors: 0, Warnings: 5
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 05:36:09 on Aug 19,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Prdata'.
quit -aim
# unknown switch: -aim
quit -sim
# End time: 05:36:43 on Aug 19,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 6
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v failed with 4 errors.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 1 failed with 4 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 05:42:34 on Aug 19,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error (suppressible): (vsim-3389) Port 'Hrdata' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Error (suppressible): (vsim-3389) Port 'Prdata' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# Error loading design
# End time: 05:42:35 on Aug 19,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 05:44:45 on Aug 19,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 17
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(17): [TFMPC] - Missing connection for port 'Prdata'.
add wave  \
sim:/bridge_top_tb/Hclk \
sim:/bridge_top_tb/Hreset \
sim:/bridge_top_tb/Hrdata \
sim:/bridge_top_tb/Haddr \
sim:/bridge_top_tb/Hwdata \
sim:/bridge_top_tb/Paddr \
sim:/bridge_top_tb/Pwdata \
sim:/bridge_top_tb/Paddr_out \
sim:/bridge_top_tb/Pwdata_out \
sim:/bridge_top_tb/Prdata \
sim:/bridge_top_tb/Hresp \
sim:/bridge_top_tb/Htrans \
sim:/bridge_top_tb/Hreadyout \
sim:/bridge_top_tb/Hreadyin \
sim:/bridge_top_tb/Hwrite \
sim:/bridge_top_tb/Pwrite \
sim:/bridge_top_tb/Penable \
sim:/bridge_top_tb/Pwrite_out \
sim:/bridge_top_tb/Penable_out \
sim:/bridge_top_tb/Pselx \
sim:/bridge_top_tb/Pselx_out
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(51)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 51
# WARNING: No extended dataflow license exists
quit -sim
# End time: 05:56:57 on Aug 19,2020, Elapsed time: 0:12:12
# Errors: 0, Warnings: 6
# Compile of define.v was successful.
# Compile of define.v was successful.
# Compile of ahb_slave.v failed with 4 errors.
# Compile of define.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of define.v was successful.
# Compile of ahb_slave.v failed with 3 errors.
# Compile of ahb_slave.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v failed with 2 errors.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v failed with 2 errors.
# Compile of fsm.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 06:16:55 on Aug 20,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
add wave  \
sim:/bridge_top_tb/Hclk \
sim:/bridge_top_tb/Hreset \
sim:/bridge_top_tb/Hrdata \
sim:/bridge_top_tb/Haddr \
sim:/bridge_top_tb/Hwdata \
sim:/bridge_top_tb/Paddr \
sim:/bridge_top_tb/Pwdata \
sim:/bridge_top_tb/Paddr_out \
sim:/bridge_top_tb/Pwdata_out \
sim:/bridge_top_tb/Prdata \
sim:/bridge_top_tb/Hresp \
sim:/bridge_top_tb/Htrans \
sim:/bridge_top_tb/Hreadyout \
sim:/bridge_top_tb/Hreadyin \
sim:/bridge_top_tb/Hwrite \
sim:/bridge_top_tb/Pwrite \
sim:/bridge_top_tb/Penable \
sim:/bridge_top_tb/Pwrite_out \
sim:/bridge_top_tb/Penable_out \
sim:/bridge_top_tb/Pselx \
sim:/bridge_top_tb/Pselx_out
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave  \
sim:/bridge_top_tb/top_blk/Valid
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of fsm.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_master.v failed with 1 errors.
# Compile of bridge_top_tb.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 34 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 34 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
restart
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(53)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 53
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-8220) This or another usage of 'top_blk' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 46
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fsm_blk'.  Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk/fsm_blk File: D:/VLSI_Project/RTL/bridge_top.v Line: 20
# ** Warning: (vsim-3722) D:/VLSI_Project/RTL/bridge_top.v(20): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/RTL/bridge_top.v(20): [TFMPC] - Missing connection for port 'Prdata'.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# No Design Loaded!

restart
# No Design Loaded!
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 06:16:55 on Aug 20,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-8220) This or another usage of 'top_blk' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 46
# Error loading design
# End time: 20:01:30 on Aug 20,2020, Elapsed time: 13:44:35
# Errors: 2, Warnings: 5
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# No Design Loaded!
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 20:02:35 on Aug 20,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-8220) This or another usage of 'top_blk' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 49
# Error loading design
# End time: 20:02:36 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 20:04:01 on Aug 20,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-8220) This or another usage of 'top_blk' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 49
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'top_blk'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb/top_blk File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 19
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Hrdata'.
# ** Warning: (vsim-3722) D:/VLSI_Project/TB/bridge_top_tb.v(19): [TFMPC] - Missing connection for port 'Prdata'.
# Error loading design
# End time: 20:04:02 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 2 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 20:06:26 on Aug 20,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# ** Error: (vsim-8220) This or another usage of 'top_blk' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /bridge_top_tb File: D:/VLSI_Project/TB/bridge_top_tb.v Line: 49
# Error loading design
# End time: 20:06:26 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 20:06:56 on Aug 20,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# Compile of ahb_slave.v was successful.
# Compile of fsm.v failed with 1 errors.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 1 error.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# WARNING: No extended dataflow license exists
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(55)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 55
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 12 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 12 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 8 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 8 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 7 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 7 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 4 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 4 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 4 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 4 errors.
# Compile of ahb_master.v failed with 4 errors.
# Compile of ahb_master.v failed with 4 errors.
# Compile of ahb_master.v failed with 4 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
clear
# invalid command name "clear"
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 11 errors.
# Compile of ahb_master.v failed with 10 errors.
# Compile of ahb_master.v failed with 10 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_master.v failed with 3 errors.
# Compile of ahb_master.v failed with 2 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v failed with 4 errors.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 4 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v failed with 5 errors.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 5 errors.
# Compile of ahb_master.v was successful.
# Compile of bridge_top_tb.v failed with 5 errors.
# Compile of bridge_top_tb.v failed with 5 errors.
# Compile of bridge_top_tb.v failed with 5 errors.
# Compile of bridge_top_tb.v failed with 1 errors.
# Compile of bridge_top_tb.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v failed with 4 errors.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 4 errors.
# Compile of bridge_top_tb.v failed with 5 errors.
# Compile of bridge_top_tb.v failed with 5 errors.
# Compile of bridge_top_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of bridge_top_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
run
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of bridge_top_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 2 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 2 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart.
# invalid command name "restart."
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 2 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ahb_master
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ahb_master
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
restart
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 1 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ahb_master
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ahb_master
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 61
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v failed with 4 errors.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 1 failed with 4 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_master.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
restart
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of ahb_slave.v was successful with warnings.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
restart
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ahb_master
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_master.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ahb_master
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of ahb_slave.v was successful with warnings.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of ahb_slave.v was successful with warnings.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of ahb_slave.v failed with 0 errors.
# Compile of fsm.v failed with 1 errors.
# Compile of ahb_slave_tb.v failed with 1 errors.
# Compile of fsm_tb.v failed with 1 errors.
# Compile of bridge_top.v failed with 1 errors.
# Compile of ahb_master.v failed with 1 errors.
# Compile of apb_interface.v failed with 1 errors.
# Compile of bridge_top_tb.v failed with 1 errors.
# Compile of define.v failed with 1 errors.
# 9 compiles, 9 failed with 8 errors.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of define.v failed with 1 errors.
quit -sim
# End time: 17:39:46 on Aug 25,2020, Elapsed time: 117:32:50
# Errors: 0, Warnings: 6
# Compile of define.v was successful.
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:14:54 on Aug 25,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
add wave sim:/bridge_top_tb/top_blk/*
add wave  \
sim:/bridge_top_tb/top_blk/Hwdata
quit -sim
# End time: 23:17:41 on Aug 25,2020, Elapsed time: 0:02:47
# Errors: 0, Warnings: 3
vsim -gui work.bridge_top_tb
# vsim -gui work.bridge_top_tb 
# Start time: 23:17:55 on Aug 25,2020
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
add wave  \
sim:/bridge_top_tb/Hclk \
sim:/bridge_top_tb/Hreset \
sim:/bridge_top_tb/Hrdata \
sim:/bridge_top_tb/Haddr \
sim:/bridge_top_tb/Hwdata \
sim:/bridge_top_tb/Paddr \
sim:/bridge_top_tb/Pwdata \
sim:/bridge_top_tb/Paddr_out \
sim:/bridge_top_tb/Pwdata_out \
sim:/bridge_top_tb/Prdata \
sim:/bridge_top_tb/Hresp \
sim:/bridge_top_tb/Htrans \
sim:/bridge_top_tb/Hreadyout \
sim:/bridge_top_tb/Hreadyin \
sim:/bridge_top_tb/Hwrite \
sim:/bridge_top_tb/Pwrite \
sim:/bridge_top_tb/Penable \
sim:/bridge_top_tb/Pwrite_out \
sim:/bridge_top_tb/Penable_out \
sim:/bridge_top_tb/Pselx \
sim:/bridge_top_tb/Pselx_out
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of fsm.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
restart
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
# Compile of ahb_slave.v was successful.
# Compile of fsm.v was successful.
# Compile of ahb_slave_tb.v was successful.
# Compile of fsm_tb.v was successful.
# Compile of bridge_top.v was successful.
# Compile of ahb_master.v was successful.
# Compile of apb_interface.v was successful.
# Compile of bridge_top_tb.v was successful.
# Compile of define.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.bridge_top_tb
# Loading work.ahb_master
# Loading work.apb_interface
# Loading work.bridge_top
# Loading work.ahb_slave
# Loading work.fsm
run
# ** Note: $finish    : D:/VLSI_Project/TB/bridge_top_tb.v(64)
#    Time: 1 ns  Iteration: 0  Instance: /bridge_top_tb
# 1
# Break in Module bridge_top_tb at D:/VLSI_Project/TB/bridge_top_tb.v line 64
quit -sim
# End time: 00:35:23 on Aug 26,2020, Elapsed time: 1:17:28
# Errors: 0, Warnings: 1
