# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab_3.srcs/sources_1/new/lab_3_src.vhd"

# Do not sort compile order
nosort
