// Seed: 2094773964
module module_0;
  tri0 id_1;
  tri1 id_2;
  assign id_1 = 1;
  module_2(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2
  ); id_3 :
  assert property (@(posedge id_1++) 1 - id_2)
  else $display(1);
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wire id_2
);
  assign id_0 = 1'b0 + 1'b0;
  always_comb @(id_1) begin
    if (id_1) begin
      id_0 = 1;
    end
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_8;
endmodule
