

================================================================
== Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1'
================================================================
* Date:           Fri Aug  2 15:04:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    85247|    85247|  0.852 ms|  0.852 ms|  85247|  85247|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_57_1  |    85245|    85245|        11|          5|          1|  17048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.78>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 0, i1 %inStream_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 15 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_V_last_V, i8 %inStream_V_strb_V, i8 %inStream_V_keep_V, i64 %inStream_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln57 = store i15 0, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 17 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 19 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%icmp_ln57 = icmp_eq  i15 %i_3, i15 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 20 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.94ns)   --->   "%add_ln57 = add i15 %i_3, i15 1" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 21 'add' 'add_ln57' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split, void %VITIS_LOOP_66_2.exitStub" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 22 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i15 %i_3" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 23 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:58]   --->   Operation 24 'read' 'empty' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_in_data = extractvalue i81 %empty" [sparsefpgaimp/loop_uhat_sparse.cpp:58]   --->   Operation 25 'extractvalue' 'data_in_data' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %data_in_data" [sparsefpgaimp/loop_uhat_sparse.cpp:59]   --->   Operation 26 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_data_rowStart_addr = getelementptr i32 %input_data_rowStart, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:59]   --->   Operation 27 'getelementptr' 'input_data_rowStart_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %trunc_ln59, i15 %input_data_rowStart_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:59]   --->   Operation 28 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17048> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln57 = store i15 %add_ln57, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 29 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%empty_71 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 30 'read' 'empty_71' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_s = extractvalue i81 %empty_71" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 31 'extractvalue' 'p_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %p_s" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 32 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_data_colIndex_addr = getelementptr i15 %input_data_colIndex, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 33 'getelementptr' 'input_data_colIndex_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln60 = store i15 %trunc_ln60, i15 %input_data_colIndex_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:60]   --->   Operation 34 'store' 'store_ln60' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 17048> <RAM>

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 35 [1/1] (1.00ns)   --->   "%empty_72 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 35 'read' 'empty_72' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i81 %empty_72" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 36 'extractvalue' 'p_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 37 [6/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 37 'sitodp' 'conv9' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 38 [5/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 38 'sitodp' 'conv9' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.00ns)   --->   "%empty_73 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 39 'read' 'empty_73' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i81 %empty_73" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 40 'extractvalue' 'p_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 41 [6/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 41 'sitodp' 'conv' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 42 [4/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 42 'sitodp' 'conv9' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 43 [5/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 43 'sitodp' 'conv' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%empty_74 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i1 %inStream_V_last_V" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 44 'read' 'empty_74' <Predicate = (!icmp_ln57)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i81 %empty_74" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 45 'extractvalue' 'p_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 46 [6/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 46 'sitodp' 'conv1' <Predicate = (!icmp_ln57)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 47 [3/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 47 'sitodp' 'conv9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 48 [4/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 48 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 49 [5/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 49 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 50 [2/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 50 'sitodp' 'conv9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 51 [3/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 51 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 52 [4/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 52 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 53 [1/6] (6.28ns)   --->   "%conv9 = sitodp i64 %p_1" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 53 'sitodp' 'conv9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 54 [2/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 54 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 55 [3/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 55 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%input_data_value_addr = getelementptr i64 %input_data_value, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 56 'getelementptr' 'input_data_value_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln61 = store i64 %conv9, i15 %input_data_value_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:61]   --->   Operation 57 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_9 : Operation 58 [1/6] (6.28ns)   --->   "%conv = sitodp i64 %p_2" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 58 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 59 [2/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 59 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%input_data_L_addr = getelementptr i64 %input_data_L, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 60 'getelementptr' 'input_data_L_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln62 = store i64 %conv, i15 %input_data_L_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:62]   --->   Operation 61 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_10 : Operation 62 [1/6] (6.28ns)   --->   "%conv1 = sitodp i64 %p_3" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 62 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 63 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17048, i64 17048, i64 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 65 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%input_data_R_addr = getelementptr i64 %input_data_R, i64 0, i64 %zext_ln57" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 66 'getelementptr' 'input_data_R_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln63 = store i64 %conv1, i15 %input_data_R_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:63]   --->   Operation 67 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [sparsefpgaimp/loop_uhat_sparse.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_rowStart]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_data_colIndex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_data_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_data_L]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_data_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca             ) [ 010000000000]
specaxissidechannel_ln0  (specaxissidechannel) [ 000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000]
store_ln57               (store              ) [ 000000000000]
br_ln0                   (br                 ) [ 000000000000]
i_3                      (load               ) [ 000000000000]
icmp_ln57                (icmp               ) [ 011111100000]
add_ln57                 (add                ) [ 000000000000]
br_ln57                  (br                 ) [ 000000000000]
zext_ln57                (zext               ) [ 011111111111]
empty                    (read               ) [ 000000000000]
data_in_data             (extractvalue       ) [ 000000000000]
trunc_ln59               (trunc              ) [ 000000000000]
input_data_rowStart_addr (getelementptr      ) [ 000000000000]
store_ln59               (store              ) [ 000000000000]
store_ln57               (store              ) [ 000000000000]
empty_71                 (read               ) [ 000000000000]
p_s                      (extractvalue       ) [ 000000000000]
trunc_ln60               (trunc              ) [ 000000000000]
input_data_colIndex_addr (getelementptr      ) [ 000000000000]
store_ln60               (store              ) [ 000000000000]
empty_72                 (read               ) [ 000000000000]
p_1                      (extractvalue       ) [ 011111111000]
empty_73                 (read               ) [ 000000000000]
p_2                      (extractvalue       ) [ 011111111100]
empty_74                 (read               ) [ 000000000000]
p_3                      (extractvalue       ) [ 011111111110]
conv9                    (sitodp             ) [ 000010000100]
input_data_value_addr    (getelementptr      ) [ 000000000000]
store_ln61               (store              ) [ 000000000000]
conv                     (sitodp             ) [ 000001000010]
input_data_L_addr        (getelementptr      ) [ 000000000000]
store_ln62               (store              ) [ 000000000000]
conv1                    (sitodp             ) [ 010000000001]
specpipeline_ln57        (specpipeline       ) [ 000000000000]
speclooptripcount_ln57   (speclooptripcount  ) [ 000000000000]
specloopname_ln57        (specloopname       ) [ 000000000000]
input_data_R_addr        (getelementptr      ) [ 000000000000]
store_ln63               (store              ) [ 000000000000]
br_ln57                  (br                 ) [ 000000000000]
ret_ln0                  (ret                ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_rowStart">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_rowStart"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_colIndex">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_colIndex"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_value">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_data_L">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_L"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_data_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="81" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="0" index="3" bw="8" slack="0"/>
<pin id="67" dir="0" index="4" bw="1" slack="0"/>
<pin id="68" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_71/2 empty_72/3 empty_73/4 empty_74/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_data_rowStart_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_rowStart_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln59_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input_data_colIndex_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="15" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="15" slack="1"/>
<pin id="91" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_colIndex_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln60_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_data_value_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="8"/>
<pin id="104" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_value_addr/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln61_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="input_data_L_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="15" slack="9"/>
<pin id="117" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_L_addr/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln62_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_data_R_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="10"/>
<pin id="130" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_R_addr/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln63_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="15" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv9/3 conv/4 conv1/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="81" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_in_data/1 p_s/2 p_1/3 p_2/4 p_3/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv9 conv conv1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln57_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="15" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_3_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln57_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="0"/>
<pin id="164" dir="0" index="1" bw="15" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln57_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="15" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln57_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln59_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln57_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln60_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln57_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="205" class="1005" name="zext_ln57_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="p_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="p_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="62" pin="5"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="139" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="182"><net_src comp="142" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="188"><net_src comp="168" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="142" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="197"><net_src comp="58" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="204"><net_src comp="162" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="174" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="216"><net_src comp="142" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="221"><net_src comp="142" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="226"><net_src comp="142" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_data_rowStart | {1 }
	Port: input_data_colIndex | {2 }
	Port: input_data_value | {9 }
	Port: input_data_L | {10 }
	Port: input_data_R | {11 }
 - Input state : 
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 : inStream_V_data_V | {1 2 3 4 5 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 : inStream_V_keep_V | {1 2 3 4 5 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 : inStream_V_strb_V | {1 2 3 4 5 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 : inStream_V_last_V | {1 2 3 4 5 }
  - Chain level:
	State 1
		store_ln57 : 1
		i_3 : 1
		icmp_ln57 : 2
		add_ln57 : 2
		br_ln57 : 3
		zext_ln57 : 2
		trunc_ln59 : 1
		input_data_rowStart_addr : 3
		store_ln59 : 4
		store_ln57 : 3
	State 2
		trunc_ln60 : 1
		store_ln60 : 2
	State 3
		conv9 : 1
	State 4
		conv : 1
	State 5
		conv1 : 1
	State 6
	State 7
	State 8
	State 9
		store_ln61 : 1
	State 10
		store_ln62 : 1
	State 11
		store_ln63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln57_fu_162 |    0    |    20   |
|----------|-------------------|---------|---------|
|    add   |  add_ln57_fu_168  |    0    |    20   |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_62  |    0    |    0    |
|----------|-------------------|---------|---------|
|  sitodp  |     grp_fu_139    |    0    |    0    |
|----------|-------------------|---------|---------|
|extractvalue|     grp_fu_142    |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln57_fu_174 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln59_fu_179 |    0    |    0    |
|          | trunc_ln60_fu_189 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    40   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_reg_194    |   15   |
|icmp_ln57_reg_201|    1   |
|   p_1_reg_213   |   64   |
|   p_2_reg_218   |   64   |
|   p_3_reg_223   |   64   |
|     reg_147     |   64   |
|zext_ln57_reg_205|   64   |
+-----------------+--------+
|      Total      |   336  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_139 |  p0  |   4  |  64  |   256  ||    20   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  1.8266 ||    20   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   20   |
|  Register |    -   |   336  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   336  |   60   |
+-----------+--------+--------+--------+
