from alung megatest com aaron lung subject re ic packag organ megatest corpor line in articl apr sol ctr columbia edu seema madvlsi columbia edu seema varma write hi look help choos packag for high speed silicon adc mhz current fabric thi phd research project test the chip speed pcb expect roughli packag circuit dc low speed high speed test use differ set up test chip know sure dip work the long lead line high induct get custom made packag expens so tri choos flatpak leadless chip carrier the flatpack would hard to test sinc solder test setup would spend load time solder as kept chang test chip the leadless chip carrier socket also long lead line may not work high speed doe anyon experi knowledg of field would greatli appreci help ani idea name compani manufactur holder socket packag would help the multi layer fanci gaa packag seem like bit of overkil seema varma you mention whether cost issu where exactli run mhz the digit side ttl ecl we run mhz mhz ic test equip all day long ecl domain use dip along with plcc mil mil pitch pin qfp name few see problem packag long as adher sound engin practic good sourc inform motorola mecl system design handbook the latest ed date that consid to one bibl high speed design the fact need build test fixtur mean you re like go need socket it itself ha far induct per pin packag are test mention imped discontinu don see big concern packag it probabl go make much differ if tri get ttl run mhz fun ttl never design run mhz environ aaron my opinion noth compani the standard disclaim appli