// Seed: 2055990526
module module_0 (
    input tri   id_0,
    input tri   id_1,
    input wor   id_2,
    input uwire id_3,
    input tri1  id_4
);
  reg id_6;
  initial id_6 <= 1 || id_0;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input wire id_9
    , id_15,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    output wand id_13
);
  wire id_16;
  wire id_17;
  module_0(
      id_3, id_11, id_3, id_5, id_1
  );
endmodule
