{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624458627292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624458627316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 20:00:26 2021 " "Processing started: Wed Jun 23 20:00:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624458627316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624458627316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRAM -c IRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRAM -c IRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624458627316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624458628366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624458628366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624458653891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624458653891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRAM " "Elaborating entity \"IRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624458653971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[0\] GND " "Pin \"instr_out\[0\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[1\] VCC " "Pin \"instr_out\[1\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[2\] GND " "Pin \"instr_out\[2\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[3\] VCC " "Pin \"instr_out\[3\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[4\] VCC " "Pin \"instr_out\[4\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[5\] GND " "Pin \"instr_out\[5\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[6\] VCC " "Pin \"instr_out\[6\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[7\] GND " "Pin \"instr_out\[7\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[8\] GND " "Pin \"instr_out\[8\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[9\] VCC " "Pin \"instr_out\[9\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[10\] VCC " "Pin \"instr_out\[10\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[11\] GND " "Pin \"instr_out\[11\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[12\] VCC " "Pin \"instr_out\[12\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[13\] GND " "Pin \"instr_out\[13\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[14\] GND " "Pin \"instr_out\[14\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[15\] GND " "Pin \"instr_out\[15\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[16\] GND " "Pin \"instr_out\[16\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[17\] VCC " "Pin \"instr_out\[17\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[18\] GND " "Pin \"instr_out\[18\]\" is stuck at GND" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[19\] VCC " "Pin \"instr_out\[19\]\" is stuck at VCC" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624458654759 "|IRAM|instr_out[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624458654759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624458655137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624458655137 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624458655195 "|IRAM|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624458655195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624458655195 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624458655195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624458655195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624458655227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 20:00:55 2021 " "Processing ended: Wed Jun 23 20:00:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624458655227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624458655227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624458655227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624458655227 ""}
