#!/usr/bin/env python3
# SPDX-License-Identifier: GPL-3.0-or-later
# Copyright 2026 the ScarletNX contributors
"""Scalar VFPv2 native AOT vs Unicorn's explicit ARM11 MPCore, no tolerances."""

import argparse
import ctypes as C
import re
import subprocess
import tempfile
from pathlib import Path

import arm_checked_matrix as M
import arm_vector_test as V
from arm_test import CPU, PC, SIZE


def catalogue():
    names = []
    for width, prefix in [(32, 's'), (64, 'd')]:
        for op in ['vadd', 'vsub', 'vmul', 'vdiv', 'vmla', 'vmls', 'vnmla', 'vnmls', 'vnmul']:
            for d, n, m in [(0, 2, 4), (2, 2, 4), (4, 2, 4), (15, 15, 14)]:
                names.append(f'{op}.f{width} {prefix}{d},{prefix}{n},{prefix}{m}')
        for op in ['vmov', 'vabs', 'vneg', 'vsqrt']:
            names.append(f'{op}.f{width} {prefix}0,{prefix}2')
        for op in ['vcmp', 'vcmpe']:
            names.extend([f'{op}.f{width} {prefix}0,{prefix}2', f'{op}.f{width} {prefix}0,#0'])
        for signed in ['s', 'u']:
            names.extend(
                [
                    f'vcvt.f{width}.{signed}32 {prefix}0,s2',
                    f'vcvt.{signed}32.f{width} s0,{prefix}2',
                    f'vcvtr.{signed}32.f{width} s0,{prefix}2',
                ]
            )
    names.extend(
        [
            'vcvt.f64.f32 d0,s2',
            'vcvt.f32.f64 s0,d2',
            'vmov s31,r0',
            'vmov r0,s31',
            'vmov d15,r0,r1',
            'vmov r0,r1,d15',
            'vmov s30,s31,r0,r1',
            'vmov r0,r1,s30,s31',
            'vmrs r0,fpscr',
            'vmrs APSR_nzcv,fpscr',
            'vmsr fpscr,r0',
            'vldr d15,[r4,#4]',
            'vstr d15,[r4,#4]',
            'vldr s31,[r4,#4]',
            'vstr s31,[r4,#4]',
            'vldr d0,[pc,#8]',
            'vpush {d8-d15}',
            'vpop {d8-d15}',
            'vldmia r4!,{s16-s31}',
            'vstmia r4!,{s16-s31}',
            'vldmdb r4!,{d0-d3}',
            'vstmdb r4!,{d0-d3}',
            'vpush {d0-d15}',
        ]
    )
    return names


def bus(memory, fail=False):
    events = []

    @M.Access
    def access(context, operation, address, size, data):
        events.append((operation, address, size))
        if operation not in (3, 0x101, 0x102) or not 0 < size <= 64 or address + size > SIZE:
            return 1
        if fail and operation != 3:
            return 1
        if operation == 0x102:
            C.memmove(C.addressof(memory) + address, data, size)
        else:
            C.memmove(data, C.addressof(memory) + address, size)
        return 0

    return access, events


def main():
    import unicorn as U
    from unicorn import arm_const as R

    assert U.__version__ == '2.1.4'
    parser = argparse.ArgumentParser(description=__doc__)
    for option in ['emitter', 'runtime', 'mc', 'cc']:
        parser.add_argument('--' + option, required=True)
    args = parser.parse_args()
    names = catalogue()
    assembled = subprocess.run(
        [args.mc, '-triple=armv6k-linux-gnueabi', '-mcpu=mpcore', '-mattr=+vfp2', '-show-encoding'],
        input='.syntax unified\n.arm\n' + '\n'.join(names),
        text=True,
        capture_output=True,
        check=True,
    )
    words = [
        int.from_bytes(bytes(int(x.strip(), 16) for x in raw.split(',')), 'little')
        for raw in re.findall(r'encoding: \[([^\]]+)\]', assembled.stdout)
    ]
    assert len(words) == len(names)
    words.append(words[names.index('vldmdb r4!,{d0-d3}')] | 1)
    names.append('unsupported legacy FLDMX format word')
    # ARM condition codes must precede VFP guards and memory access.
    for index in [0, names.index('vmov s31,r0'), names.index('vstr d15,[r4,#4]')]:
        for cond in range(14):
            words.append((words[index] & 0x0FFFFFFF) | cond << 28)
            names.append(f'condition={cond} {names[index]}')
    u = U.Uc(U.UC_ARCH_ARM, U.UC_MODE_ARM)
    u.ctl_set_cpu_model(R.UC_CPU_ARM_11MPCORE)
    u.mem_map(0, SIZE)
    regs = [getattr(R, f'UC_ARM_REG_R{i}') for i in range(13)] + [R.UC_ARM_REG_SP, R.UC_ARM_REG_LR, R.UC_ARM_REG_PC]
    with tempfile.TemporaryDirectory(prefix='snx-arm11-vfp-') as temporary:
        root = Path(temporary)
        source = root / 'words.txt'
        source.write_text(''.join(f'{PC:x} {word:x}\n' for word in words))
        for opt in ['0', '2']:
            for mode in ['flat', 'checked']:
                obj, dll = root / f'{opt}-{mode}.o', root / f'{opt}-{mode}.so'
                subprocess.run([args.emitter, str(source), str(obj), opt, 'arm11', mode], check=True)
                subprocess.run([args.cc, '-shared', str(obj), args.runtime, '-o', str(dll)], check=True)
                library = C.CDLL(str(dll))
                functions = [getattr(library, f'block_{i}') for i in range(len(words))]
                for fn in functions:
                    fn.argtypes, fn.restype = [C.POINTER(CPU)], None
                total = 0
                for index, (word, text) in enumerate(zip(words, names)):
                    for seed in range(80):
                        cpu, memory = V.initial(word, seed)
                        cpu.fpscr &= 0xF3C0009F
                        if text == 'vmsr fpscr,r0':
                            cpu.r[0] = cpu.fpscr
                        upper = list(cpu.d)[16:]
                        before = bytes(cpu)
                        u.mem_write(0, bytes(memory))
                        u.ctl_remove_cache(PC, PC + 4)
                        u.reg_write(R.UC_ARM_REG_CPSR, cpu.cpsr)
                        u.reg_write(R.UC_ARM_REG_FPEXC, 0x40000000)
                        u.reg_write(R.UC_ARM_REG_FPSCR, cpu.fpscr)
                        for reg, value in zip(regs, cpu.r):
                            u.reg_write(reg, value)
                        for i in range(16):
                            u.reg_write(R.UC_ARM_REG_D0 + i, cpu.d[i])
                        access, accesses = bus(memory)
                        state = M.Checked()
                        C.memmove(C.byref(state.cpu), C.byref(cpu), C.sizeof(cpu))
                        state.abi, state.access = 1, access
                        actual = cpu if mode == 'flat' else state.cpu
                        if mode == 'checked':
                            actual.mem = C.cast(1, C.POINTER(C.c_uint8))
                            actual.mem_size = 2**64 - 1
                        functions[index](C.byref(actual))
                        label = f'O{opt} {mode} {text} seed={seed}'
                        if text == 'vpush {d0-d15}' or text.startswith('unsupported legacy'):
                            assert actual.exit == 10 and actual.r[15] == PC, label
                            assert list(actual.d) == list(CPU.from_buffer_copy(before).d), label
                            assert all(op == 3 for op, _, _ in accesses), label
                            continue
                        u.emu_start(PC, SIZE, count=1)
                        expected = [u.reg_read(reg) for reg in regs] + [
                            u.reg_read(R.UC_ARM_REG_D0 + i) for i in range(16)
                        ]
                        expected += [u.reg_read(R.UC_ARM_REG_CPSR), u.reg_read(R.UC_ARM_REG_FPSCR)]
                        values = list(actual.r) + list(actual.d)[:16] + [actual.cpsr, actual.fpscr]
                        assert actual.exit == 0 and values == expected, (
                            label,
                            actual.exit,
                            [(i, hex(x), hex(y)) for i, (x, y) in enumerate(zip(values, expected)) if x != y],
                        )
                        assert list(actual.d)[16:] == upper and bytes(memory) == bytes(u.mem_read(0, SIZE)), label
                        total += 1
                # Rejected vector length/stride/trap controls cannot alter FP state.
                for control in [0x10000, 0x70000, 0x100000, 0x300000, 0x100, 0x8000]:
                    cpu, memory = V.initial(words[0], 0)
                    cpu.fpscr = control
                    old = bytes(cpu)
                    if mode == 'checked':
                        state = M.Checked()
                        C.memmove(C.byref(state.cpu), C.byref(cpu), C.sizeof(cpu))
                        access, accesses = bus(memory)
                        state.abi, state.access = 1, access
                        actual = state.cpu
                    else:
                        actual = cpu
                    functions[0](C.byref(actual))
                    assert actual.exit == 10 and actual.r[15] == PC and actual.fpscr == control
                    assert list(actual.d) == list(CPU.from_buffer_copy(old).d)
                for control in [0x10000, 0x100000, 0x100, 0x8000, 0x4000000, 0x8000000]:
                    index = names.index('vmsr fpscr,r0')
                    cpu, memory = V.initial(words[index], 0)
                    cpu.r[0], cpu.fpscr = control, 0
                    if mode == 'checked':
                        state = M.Checked()
                        C.memmove(C.byref(state.cpu), C.byref(cpu), C.sizeof(cpu))
                        access, accesses = bus(memory)
                        state.abi, state.access = 1, access
                        actual = state.cpu
                    else:
                        actual = cpu
                    functions[index](C.byref(actual))
                    assert actual.exit == 10 and actual.r[15] == PC and actual.fpscr == 0
                for text in ['condition=0 vadd.f32 s0,s2,s4', 'condition=0 vstr d15,[r4,#4]']:
                    index = names.index(text)
                    cpu, memory = V.initial(words[index], 0)
                    cpu.fpscr = 0x10000
                    cpu.r[4] = SIZE + 4  # EQ is false: no guard or bad data access
                    old_d, old_memory = list(cpu.d), bytes(memory)
                    if mode == 'checked':
                        state = M.Checked()
                        C.memmove(C.byref(state.cpu), C.byref(cpu), C.sizeof(cpu))
                        access, accesses = bus(memory, True)
                        state.abi, state.access = 1, access
                        actual = state.cpu
                    else:
                        actual = cpu
                    functions[index](C.byref(actual))
                    assert actual.exit == 0 and actual.r[15] == PC + 4 and actual.fpscr == 0x10000
                    assert list(actual.d) == old_d and bytes(memory) == old_memory
                    if mode == 'checked':
                        assert all(op == 3 for op, _, _ in accesses)
                if mode == 'checked':
                    for text, register in [('vldr d15,[r4,#4]', 4), ('vstr d15,[r4,#4]', 4), ('vpop {d8-d15}', 13)]:
                        index = names.index(text)
                        for failure in ['range', 'permission', 'alignment']:
                            cpu, memory = V.initial(words[index], 0)
                            cpu.fpscr = 0
                            if failure == 'range':
                                cpu.r[register] = SIZE - 8 if register == 4 else SIZE - 32
                            if failure == 'alignment':
                                cpu.r[register] += 2
                            old_regs, old_d, old_memory = list(cpu.r), list(cpu.d), bytes(memory)
                            state = M.Checked()
                            C.memmove(C.byref(state.cpu), C.byref(cpu), C.sizeof(cpu))
                            access, accesses = bus(memory, failure == 'permission')
                            state.abi, state.access = 1, access
                            state.cpu.mem = C.cast(1, C.POINTER(C.c_uint8))
                            state.cpu.mem_size = 2**64 - 1
                            functions[index](C.byref(state.cpu))
                            assert state.cpu.exit == (7 if failure == 'alignment' else 6), (
                                text,
                                failure,
                                state.cpu.exit,
                            )
                            assert list(state.cpu.r) == old_regs and list(state.cpu.d) == old_d and not state.cpu.fpscr
                            assert bytes(memory) == old_memory
                            assert accesses[0][0] == 3 and all(op in (0x101, 0x102) for op, _, _ in accesses[1:])
                print(
                    f'ARM11 VFPv2 O{opt} {mode}: {total} exact comparisons; unsupported controls/wide transfers stop',
                    flush=True,
                )


if __name__ == '__main__':
    main()
