

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row_a01_sum01'
================================================================
* Date:           Wed Feb 14 00:39:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.951 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_a01_sum01  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     89|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     81|    -|
|Register         |        -|   -|     22|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     22|    170|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_115_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln63_fu_127_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln64_fu_174_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln65_fu_198_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln63_fu_109_p2      |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln64_fu_133_p2      |      icmp|   0|  0|  13|           3|           4|
    |select_ln65_1_fu_147_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln65_fu_139_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_155_p2       |       xor|   0|  0|   4|           3|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  89|          33|          31|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_a_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_a_load              |   9|          2|    3|          6|
    |empty_fu_50                            |   9|          2|    8|         16|
    |i_a_fu_58                              |   9|          2|    3|          6|
    |indvar_flatten7_fu_62                  |   9|          2|    5|         10|
    |j_a_fu_54                              |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_fu_50              |  8|   0|    8|          0|
    |i_a_fu_58                |  3|   0|    3|          0|
    |indvar_flatten7_fu_62    |  5|   0|    5|          0|
    |j_a_fu_54                |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 22|   0|   22|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_a01_sum01|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_a01_sum01|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_a01_sum01|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_a01_sum01|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_a01_sum01|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_a01_sum01|  return value|
|a_address0    |  out|    6|   ap_memory|                                 a|         array|
|a_ce0         |  out|    1|   ap_memory|                                 a|         array|
|a_q0          |   in|    8|   ap_memory|                                 a|         array|
|p_out         |  out|    8|      ap_vld|                             p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                             p_out|       pointer|
+--------------+-----+-----+------------+----------------------------------+--------------+

