# VHDLetor
May become a verilator kind of equivalent for VHDL.
Generate C++ code from a VHDL model.

## Current Status
[ ] Write VHDL parser using python and the C++ equivalent
[ ] Write a C++ parser

## Later on
[ ] Add a parser for verilog
[ ] Call GHDL for less permissive analysis.
