INFO: [VRFC 10-163] Analyzing VHDL file "C:/VivadoProjects/Exercise4/Task 3/Exercise4.srcs/sources_1/new/Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VivadoProjects/Exercise4/Task 3/Exercise4.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
