// Seed: 520338995
`default_nettype wire
module module_0 (
    output id_0
);
  logic id_1;
  type_4(
      (1 < id_0)
  );
  assign id_1 = id_1 - 1'd0;
  always id_0 <= 1 * id_1;
  type_5 id_2 (.id_0(1));
endmodule
