{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1628035476384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coco3fpga_dw EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"coco3fpga_dw\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628035476712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628035476790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628035476790 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "disk02_02:disk02_03_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated\|ram_block1a7 " "Atom \"disk02_02:disk02_03_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1628035476853 "|coco3fpga_dw|disk02_02:disk02_03_inst|altsyncram:altsyncram_component|altsyncram_3fn1:auto_generated|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1628035476853 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1628035477431 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1628035477431 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628035477447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628035478134 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628035478134 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628035478275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628035478275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628035478275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628035478275 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628035478275 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628035478306 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1628035485525 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 214 " "No exact pin location assignment(s) for 2 pins of 214 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1628035487431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1628035494119 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_14i1 " "Entity dcfifo_14i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m6m1 " "Entity dcfifo_m6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s6m1 " "Entity dcfifo_s6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628035494151 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1628035494151 ""}
{ "Info" "ISTA_SDC_FOUND" "coco3fpga_dw.sdc " "Reading SDC File: 'coco3fpga_dw.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 18 RAM0_DATA* port " "Ignored filter at CoCo3FPGA_dw.sdc(18): RAM0_DATA* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -max -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\] " "set_input_delay -fall -max -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 19 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -min -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\] " "set_input_delay -fall -min -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 20 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -min -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\] " "set_output_delay -fall -min -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 21 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -max -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\] " "set_output_delay -fall -max -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 22 RAM0_ADDRESS* port " "Ignored filter at CoCo3FPGA_dw.sdc(22): RAM0_ADDRESS* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM0_ADDRESS*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM0_ADDRESS*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 23 RAM0_RW* port " "Ignored filter at CoCo3FPGA_dw.sdc(23): RAM0_RW* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 23 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_RW*\] " "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_RW*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 24 RAM0_BE* port " "Ignored filter at CoCo3FPGA_dw.sdc(24): RAM0_BE* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_BE*\] " "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_BE*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 26 RAM1_DATA* port " "Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\] " "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494244 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 27 RAM1_ADDRESS* port " "Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494260 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 28 RAM1_RW* port " "Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494260 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 29 RAM1_BE* port " "Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 29 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\] " "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494260 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 31 PH_2 port " "Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035494260 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1628035494260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494416 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494416 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO1 PH_2_RAW " "Register COCO1 is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[5\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[5\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY_TRIGGER0 MCLOCK\[6\] " "Register JOY_TRIGGER0 is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HALT_100_09 MCLOCK\[2\] " "Register HALT_100_09 is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK " "Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6850:COM1\|UART_RX:RX\|READY COM1_CLOCK " "Register glb6850:COM1\|UART_RX:RX\|READY is being clocked by COM1_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COM1_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|VLPR\[2\]~5 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|VLPR\[2\]~5 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P_SWITCH\[0\] " "Node: P_SWITCH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_FIRQ_STAT_N P_SWITCH\[0\] " "Register KEY3_FIRQ_STAT_N is being clocked by P_SWITCH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|P_SWITCH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY4_COUNT\[0\] PADDLE_CLK\[3\] " "Register JOY4_COUNT\[0\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY3_COUNT\[0\] PADDLE_CLK\[2\] " "Register JOY3_COUNT\[0\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY1_COUNT\[0\] PADDLE_CLK\[0\] " "Register JOY1_COUNT\[0\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM1_CLOCK COM1_CLOCK_X " "Register COM1_CLOCK is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_FIRQ_STAT_N TIMER_INT_N " "Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a16 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a16 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|RESET " "Node: COCOKEY:coco_keyboard\|RESET was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS COCOKEY:coco_keyboard\|RESET " "Latch MUGS is being clocked by COCOKEY:coco_keyboard\|RESET" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035494432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628035494432 "|coco3fpga_dw|COCOKEY:coco_keyboard|RESET"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1628035494807 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1628035494822 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628035494822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628035494822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLK50MHZ " "  20.000     CLK50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628035494822 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1628035494822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "MCLOCK\[2\]  " "Promoted node MCLOCK\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "PH2_CLK:PH2_02_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 Global Clock " "Automatically promoted PH2_CLK:PH2_02_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[2\]~11 " "Destination node MCLOCK\[2\]~11" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 46528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497963 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PH_2_RAW  " "Promoted node PH_2_RAW " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 Global Clock " "Automatically promoted PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 3759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497963 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50MHZ~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK50MHZ~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[6\] " "Destination node MCLOCK\[6\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[9\] " "Destination node MCLOCK\[9\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Destination node COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[2\] " "Destination node MCLOCK\[2\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[0\] " "Destination node MCLOCK\[0\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PH_2_RAW " "Destination node PH_2_RAW" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM1_CLOCK_X " "Destination node COM1_CLOCK_X" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 616 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_14 " "Destination node DIV_14" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3223 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_CLK~output " "Destination node SDRAM_CLK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497963 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DACLRCLK " "Destination node DACLRCLK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497963 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLOCK\[0\]  " "Automatically promoted node MCLOCK\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "V_SYNC~reg0 " "Destination node V_SYNC~reg0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4706 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[1\]~9 " "Destination node MCLOCK\[1\]~9" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 46526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|HSYNC_N " "Destination node COCO3VIDEO:COCOVID\|HSYNC_N" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|SYNC_FLAG " "Destination node COCO3VIDEO:COCOVID\|SYNC_FLAG" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[0\]~27 " "Destination node MCLOCK\[0\]~27" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 54225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_XCK~output " "Destination node AUD_XCK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 358 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497963 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCOKEY:coco_keyboard\|KB_CLK\[4\]  " "Automatically promoted node COCOKEY:coco_keyboard\|KB_CLK\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|SHIFT " "Destination node COCOKEY:coco_keyboard\|SHIFT" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[55\] " "Destination node COCOKEY:coco_keyboard\|KEY\[55\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KB_CLK\[4\]~10 " "Destination node COCOKEY:coco_keyboard\|KB_CLK\[4\]~10" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[51\] " "Destination node COCOKEY:coco_keyboard\|KEY\[51\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[53\] " "Destination node COCOKEY:coco_keyboard\|KEY\[53\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[29\] " "Destination node COCOKEY:coco_keyboard\|KEY\[29\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[1\] " "Destination node COCOKEY:coco_keyboard\|KEY\[1\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[0\] " "Destination node COCOKEY:coco_keyboard\|KEY\[0\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[3\] " "Destination node COCOKEY:coco_keyboard\|KEY\[3\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[2\] " "Destination node COCOKEY:coco_keyboard\|KEY\[2\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLOCK\[6\]  " "Automatically promoted node MCLOCK\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[6\]~19 " "Destination node MCLOCK\[6\]~19" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 46536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PADDLE_MCLK~output " "Destination node PADDLE_MCLK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCO3VIDEO:COCOVID\|HSYNC_N  " "Automatically promoted node COCO3VIDEO:COCOVID\|HSYNC_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|VBLANKING " "Destination node COCO3VIDEO:COCOVID\|VBLANKING" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|VSYNC_N " "Destination node COCO3VIDEO:COCOVID\|VSYNC_N" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|Selector124~0 " "Destination node COCO3VIDEO:COCOVID\|Selector124~0" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1782 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 46857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TMR_CLK~0 " "Destination node TMR_CLK~0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 613 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 53528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HSYNC_INT_N " "Destination node HSYNC_INT_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 881 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "H_SYNC~0 " "Destination node H_SYNC~0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 324 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 54224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCO3VIDEO:COCOVID\|VBLANKING  " "Automatically promoted node COCO3VIDEO:COCOVID\|VBLANKING " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA_IN~639 " "Destination node DATA_IN~639" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 480 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 32261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|Selector133~0 " "Destination node COCO3VIDEO:COCOVID\|Selector133~0" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2261 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 46613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|CCOLOR\[4\]~0 " "Destination node COCO3VIDEO:COCOVID\|CCOLOR\[4\]~0" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|CCOLOR~1 " "Destination node COCO3VIDEO:COCOVID\|CCOLOR~1" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|CCOLOR\[5\]~38 " "Destination node COCO3VIDEO:COCOVID\|CCOLOR\[5\]~38" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|CCOLOR\[6\]~49 " "Destination node COCO3VIDEO:COCOVID\|CCOLOR\[6\]~49" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|CCOLOR\[7\]~60 " "Destination node COCO3VIDEO:COCOVID\|CCOLOR\[7\]~60" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~24 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~24" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~28 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~28" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~32 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~32" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6551:RS232\|RX_CLK  " "Automatically promoted node glb6551:RS232\|RX_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6551:RS232\|TX_CLK  " "Automatically promoted node glb6551:RS232\|TX_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|RX_CLK " "Destination node glb6551:RS232\|RX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM1\|RX_CLK_X  " "Automatically promoted node glb6850:COM1\|RX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 2078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM2\|RX_CLK_X  " "Automatically promoted node glb6850:COM2\|RX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "V_SYNC~reg0  " "Automatically promoted node V_SYNC~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA_IN~74 " "Destination node DATA_IN~74" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 480 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 8614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "V_SYNC~output " "Destination node V_SYNC~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 58671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4706 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLOCK\[9\]  " "Automatically promoted node MCLOCK\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[9\]~25 " "Destination node MCLOCK\[9\]~25" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 48351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1047 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM1\|TX_CLK_X  " "Automatically promoted node glb6850:COM1\|TX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 2077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM2\|TX_CLK_X  " "Automatically promoted node glb6850:COM2\|TX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TMR_CLK  " "Automatically promoted node TMR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TIMER_INT_N " "Destination node TIMER_INT_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 882 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 613 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM2_STATE\[2\]  " "Automatically promoted node COM2_STATE\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|TX_CLK_REG " "Destination node glb6551:RS232\|TX_CLK_REG" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|TX_CLK " "Destination node glb6551:RS232\|TX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM2_STATE\[2\]~0 " "Destination node COM2_STATE\[2\]~0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2105 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 49637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|RX_CLK " "Destination node glb6551:RS232\|RX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2105 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 4461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCO3VIDEO:COCOVID\|VSYNC_N  " "Automatically promoted node COCO3VIDEO:COCOVID\|VSYNC_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "V_SYNC~reg0 " "Destination node V_SYNC~reg0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4706 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|Selector135~0 " "Destination node COCO3VIDEO:COCOVID\|Selector135~0" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2261 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 46860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VSYNC1_CLK_N " "Destination node VSYNC1_CLK_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 906 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628035497994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628035497994 ""}  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628035497994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628035503197 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628035503229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628035503229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628035503260 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628035503291 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628035503369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628035503369 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628035503385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628035504572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628035504604 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628035504604 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1628035504744 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1628035504744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1628035504744 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 23 33 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 66 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 56 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 15 50 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 5 53 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 34 37 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628035504744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1628035504744 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1628035504744 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[0\] " "Node \"BUTTON_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[1\] " "Node \"BUTTON_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[2\] " "Node \"BUTTON_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[3\] " "Node \"BUTTON_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[0\] " "Node \"FLASH_ADDRESS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[10\] " "Node \"FLASH_ADDRESS\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[11\] " "Node \"FLASH_ADDRESS\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[12\] " "Node \"FLASH_ADDRESS\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[13\] " "Node \"FLASH_ADDRESS\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[14\] " "Node \"FLASH_ADDRESS\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[15\] " "Node \"FLASH_ADDRESS\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[16\] " "Node \"FLASH_ADDRESS\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[17\] " "Node \"FLASH_ADDRESS\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[18\] " "Node \"FLASH_ADDRESS\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[19\] " "Node \"FLASH_ADDRESS\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[1\] " "Node \"FLASH_ADDRESS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[20\] " "Node \"FLASH_ADDRESS\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[21\] " "Node \"FLASH_ADDRESS\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[22\] " "Node \"FLASH_ADDRESS\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[2\] " "Node \"FLASH_ADDRESS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[3\] " "Node \"FLASH_ADDRESS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[4\] " "Node \"FLASH_ADDRESS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[5\] " "Node \"FLASH_ADDRESS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[6\] " "Node \"FLASH_ADDRESS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[7\] " "Node \"FLASH_ADDRESS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[8\] " "Node \"FLASH_ADDRESS\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDRESS\[9\] " "Node \"FLASH_ADDRESS\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDRESS\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CE_N " "Node \"FLASH_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[0\] " "Node \"FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[1\] " "Node \"FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[2\] " "Node \"FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[3\] " "Node \"FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[4\] " "Node \"FLASH_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[5\] " "Node \"FLASH_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[6\] " "Node \"FLASH_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[7\] " "Node \"FLASH_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_OE_N " "Node \"FLASH_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RESET_N " "Node \"FLASH_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RY " "Node \"FLASH_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_WE_N " "Node \"FLASH_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_WP_N " "Node \"FLASH_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM0_CS_N " "Node \"RAM0_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[0\] " "Node \"SWITCH\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[1\] " "Node \"SWITCH\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[2\] " "Node \"SWITCH\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[3\] " "Node \"SWITCH\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[4\] " "Node \"SWITCH\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[5\] " "Node \"SWITCH\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[6\] " "Node \"SWITCH\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[7\] " "Node \"SWITCH\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[8\] " "Node \"SWITCH\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH\[9\] " "Node \"SWITCH\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628035512510 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1628035512510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:35 " "Fitter preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628035512526 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628035512604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628035519526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628035528510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628035528901 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628035603761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:15 " "Fitter placement operations ending: elapsed time is 00:01:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628035603761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628035612264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628035699499 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628035699499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:11 " "Fitter routing operations ending: elapsed time is 00:02:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628035747655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 55.77 " "Total time spent on timing analysis during the Fitter is 55.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628035749515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628035749780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628035754359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628035754390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628035759156 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628035766453 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1628035775344 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "64 Cyclone IV E " "64 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK27MHZ 3.3-V LVTTL B14 " "Pin CLK27MHZ uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK27MHZ } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK27MHZ" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[0\] 3.3-V LVTTL W3 " "Pin SDRAM_DATA\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[1\] 3.3-V LVTTL W2 " "Pin SDRAM_DATA\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[2\] 3.3-V LVTTL V4 " "Pin SDRAM_DATA\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[3\] 3.3-V LVTTL W1 " "Pin SDRAM_DATA\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[4\] 3.3-V LVTTL V3 " "Pin SDRAM_DATA\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[5\] 3.3-V LVTTL V2 " "Pin SDRAM_DATA\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[6\] 3.3-V LVTTL V1 " "Pin SDRAM_DATA\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[7\] 3.3-V LVTTL U3 " "Pin SDRAM_DATA\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[8\] 3.3-V LVTTL Y3 " "Pin SDRAM_DATA\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[8\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[9\] 3.3-V LVTTL Y4 " "Pin SDRAM_DATA\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[9\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[10\] 3.3-V LVTTL AB1 " "Pin SDRAM_DATA\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[10\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[11\] 3.3-V LVTTL AA3 " "Pin SDRAM_DATA\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[11\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[12\] 3.3-V LVTTL AB2 " "Pin SDRAM_DATA\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[12\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[13\] 3.3-V LVTTL AC1 " "Pin SDRAM_DATA\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[13\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[14\] 3.3-V LVTTL AB3 " "Pin SDRAM_DATA\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[14\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[15\] 3.3-V LVTTL AC2 " "Pin SDRAM_DATA\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[15\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[16\] 3.3-V LVTTL M8 " "Pin SDRAM_DATA\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[16\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[17\] 3.3-V LVTTL L8 " "Pin SDRAM_DATA\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[17\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[18\] 3.3-V LVTTL P2 " "Pin SDRAM_DATA\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[18\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[19\] 3.3-V LVTTL N3 " "Pin SDRAM_DATA\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[19\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[20\] 3.3-V LVTTL N4 " "Pin SDRAM_DATA\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[20\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[21\] 3.3-V LVTTL M4 " "Pin SDRAM_DATA\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[21\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[22\] 3.3-V LVTTL M7 " "Pin SDRAM_DATA\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[22\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[23\] 3.3-V LVTTL L7 " "Pin SDRAM_DATA\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[23\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[24\] 3.3-V LVTTL U5 " "Pin SDRAM_DATA\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[24\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[25\] 3.3-V LVTTL R7 " "Pin SDRAM_DATA\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[25\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[26\] 3.3-V LVTTL R1 " "Pin SDRAM_DATA\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[26\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[27\] 3.3-V LVTTL R2 " "Pin SDRAM_DATA\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[27\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[28\] 3.3-V LVTTL R3 " "Pin SDRAM_DATA\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[28\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[29\] 3.3-V LVTTL T3 " "Pin SDRAM_DATA\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[29\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[30\] 3.3-V LVTTL U4 " "Pin SDRAM_DATA\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[30\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[31\] 3.3-V LVTTL U1 " "Pin SDRAM_DATA\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[31\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_DAT 3.3-V LVTTL A8 " "Pin I2C_DAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_DAT" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CK_CLK 3.3-V LVTTL AD15 " "Pin CK_CLK uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CK_CLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CK_CLK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 438 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CK_DAT 3.3-V LVTTL AG25 " "Pin CK_DAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CK_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CK_DAT" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 439 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK50MHZ 3.3-V LVTTL Y2 " "Pin CLK50MHZ uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK50MHZ } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK50MHZ" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DE1RXD 3.3-V LVTTL G12 " "Pin DE1RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DE1RXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE1RXD" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[3\] 3.3-V LVTTL AF21 " "Pin P_SWITCH\[3\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[0\] 3.3-V LVTTL AF25 " "Pin P_SWITCH\[0\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[2\] 3.3-V LVTTL AE22 " "Pin P_SWITCH\[2\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[1\] 3.3-V LVTTL AC22 " "Pin P_SWITCH\[1\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[0\] 3.3-V LVTTL AF16 " "Pin PADDLE_CLK\[0\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[1\] 3.3-V LVTTL AC19 " "Pin PADDLE_CLK\[1\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[2\] 3.3-V LVTTL AF15 " "Pin PADDLE_CLK\[2\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[3\] 3.3-V LVTTL AD19 " "Pin PADDLE_CLK\[3\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO 3.3-V LVTTL AE14 " "Pin MISO uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OPTRXD 3.3-V LVTTL AE21 " "Pin OPTRXD uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { OPTRXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTRXD" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 353 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL G6 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data 3.3-V LVTTL H5 " "Pin ps2_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "WF_RXD 3.3-V LVTTL AD25 " "Pin WF_RXD uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { WF_RXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WF_RXD" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628035776109 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1628035776109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/COCO3_Mister/CoCo3FPGA/coco3fpga_dw.fit.smsg " "Generated suppressed messages file X:/COCO3_Mister/CoCo3FPGA/coco3fpga_dw.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628035779844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 106 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6890 " "Peak virtual memory: 6890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628035794532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 17:09:54 2021 " "Processing ended: Tue Aug 03 17:09:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628035794532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:20 " "Elapsed time: 00:05:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628035794532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:38 " "Total CPU time (on all processors): 00:11:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628035794532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628035794532 ""}
