
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nmavuso' on host 'big14.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.14-default) on Fri Nov 15 12:53:51 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/lzw_hls/lzw_fpga'
Sourcing Tcl script 'lzw_fpga.tcl'
INFO: [HLS 200-1510] Running: open_project lzw_fpga 
INFO: [HLS 200-10] Creating and opening project '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/lzw_hls/lzw_fpga/lzw_fpga'.
INFO: [HLS 200-1510] Running: set_top lzw_fpga 
INFO: [HLS 200-1510] Running: add_files /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp -cflags  -g -I /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls  
INFO: [HLS 200-10] Adding design file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/lzw_hls/lzw_fpga/lzw_fpga/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: create_clock -period 150.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 206.150 MB.
INFO: [HLS 200-10] Analyzing design file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.31 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.65 seconds; current allocated memory: 207.923 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'decoding(int const*, int, char*)' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.14 seconds; current allocated memory: 210.028 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.030 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 211.926 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 211.140 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:472) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_493_3' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_4' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:506) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:402) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 232.653 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_423_3' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:423:36) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_435_4' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:435:40) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_411_2' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:412:14) in function 'encoding' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_456_5' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:456:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_486_2' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:484:10) in function 'decoding' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:403:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:404:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:405:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:408:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:369:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:371:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:418:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:419:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:445:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:450:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:451:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:473:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:474:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494:26)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:497:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:498:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:513:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:514:48)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 247.725 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_402_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_1', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_1', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_3', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_2', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_5', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 249.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.67 seconds; current allocated memory: 252.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_6', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_493_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln493', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:493)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_493_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_8', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_505_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln505', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:505)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_505_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_10', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389_1', /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.98 seconds; current allocated memory: 253.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.42 seconds; current allocated memory: 256.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 256.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 257.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 261.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 272.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 279.174 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.57 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.48 seconds; current allocated memory: 287.893 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
INFO: [VLOG 209-307] Generating Verilog RTL for lzw_fpga.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.48 seconds. CPU system time: 1.17 seconds. Elapsed time: 36.83 seconds; current allocated memory: 288.808 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2302.926 ; gain = 0.000 ; free physical = 477 ; free virtual = 4656
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 12:55:15 2024...
INFO: [HLS 200-802] Generated output file lzw_fpga/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.53 seconds. CPU system time: 2.91 seconds. Elapsed time: 52.31 seconds; current allocated memory: 293.693 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 57.3 seconds. Total CPU system time: 5.15 seconds. Total elapsed time: 94.86 seconds; peak allocated memory: 287.893 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Nov 15 12:55:25 2024...
