#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56288f7f44a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56288f8c1640 .scope module, "and_tb" "and_tb" 3 1;
 .timescale 0 0;
v0x56288f8ef210_0 .net "active", 0 0, L_0x56288f909d60;  1 drivers
v0x56288f8ef2d0_0 .var "clk", 0 0;
v0x56288f8ef370_0 .var "clk_enable", 0 0;
v0x56288f8ef460_0 .net "data_address", 31 0, L_0x56288f907930;  1 drivers
v0x56288f8ef500_0 .net "data_read", 0 0, L_0x56288f9054b0;  1 drivers
v0x56288f8ef5f0_0 .var "data_readdata", 31 0;
v0x56288f8ef6c0_0 .net "data_write", 0 0, L_0x56288f9052d0;  1 drivers
v0x56288f8ef790_0 .net "data_writedata", 31 0, L_0x56288f907620;  1 drivers
v0x56288f8ef860_0 .net "instr_address", 31 0, L_0x56288f908c90;  1 drivers
v0x56288f8ef9c0_0 .var "instr_readdata", 31 0;
v0x56288f8efa60_0 .net "register_v0", 31 0, L_0x56288f9075b0;  1 drivers
v0x56288f8efb50_0 .var "reset", 0 0;
S_0x56288f8aeac0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x56288f8c1640;
 .timescale 0 0;
v0x56288f8bdc90_0 .var "expected", 31 0;
v0x56288f8c23c0_0 .var "funct", 5 0;
v0x56288f8c7680_0 .var "i", 4 0;
v0x56288f8c79b0_0 .var "imm", 15 0;
v0x56288f8c88c0_0 .var "imm_instr", 31 0;
v0x56288f8ca8e0_0 .var "opcode", 5 0;
v0x56288f8e1400_0 .var "r_instr", 31 0;
v0x56288f8e14e0_0 .var "rd", 4 0;
v0x56288f8e15c0_0 .var "rs", 4 0;
v0x56288f8e16a0_0 .var "rt", 4 0;
v0x56288f8e1780_0 .var "shamt", 4 0;
E_0x56288f83e910 .event posedge, v0x56288f8e36b0_0;
S_0x56288f8aeef0 .scope module, "dut" "mips_cpu_harvard" 3 119, 4 1 0, S_0x56288f8c1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56288f8bdb70 .functor OR 1, L_0x56288f900cb0, L_0x56288f900f30, C4<0>, C4<0>;
L_0x56288f829a00 .functor BUFZ 1, L_0x56288f900710, C4<0>, C4<0>, C4<0>;
L_0x56288f8c7890 .functor BUFZ 1, L_0x56288f9008b0, C4<0>, C4<0>, C4<0>;
L_0x56288f8c8720 .functor BUFZ 1, L_0x56288f9008b0, C4<0>, C4<0>, C4<0>;
L_0x56288f901470 .functor AND 1, L_0x56288f900710, L_0x56288f901770, C4<1>, C4<1>;
L_0x56288f8ca7c0 .functor OR 1, L_0x56288f901470, L_0x56288f901350, C4<0>, C4<0>;
L_0x56288f86c7a0 .functor OR 1, L_0x56288f8ca7c0, L_0x56288f901580, C4<0>, C4<0>;
L_0x56288f901a10 .functor OR 1, L_0x56288f86c7a0, L_0x56288f903070, C4<0>, C4<0>;
L_0x56288f901b20 .functor OR 1, L_0x56288f901a10, L_0x56288f9027d0, C4<0>, C4<0>;
L_0x56288f901be0 .functor BUFZ 1, L_0x56288f9009d0, C4<0>, C4<0>, C4<0>;
L_0x56288f9026c0 .functor AND 1, L_0x56288f902130, L_0x56288f902490, C4<1>, C4<1>;
L_0x56288f9027d0 .functor OR 1, L_0x56288f901e30, L_0x56288f9026c0, C4<0>, C4<0>;
L_0x56288f903070 .functor AND 1, L_0x56288f902ba0, L_0x56288f902e50, C4<1>, C4<1>;
L_0x56288f903820 .functor OR 1, L_0x56288f9032c0, L_0x56288f9035e0, C4<0>, C4<0>;
L_0x56288f902930 .functor OR 1, L_0x56288f903d90, L_0x56288f904090, C4<0>, C4<0>;
L_0x56288f903f70 .functor AND 1, L_0x56288f903aa0, L_0x56288f902930, C4<1>, C4<1>;
L_0x56288f904890 .functor OR 1, L_0x56288f904520, L_0x56288f9047a0, C4<0>, C4<0>;
L_0x56288f904b90 .functor OR 1, L_0x56288f904890, L_0x56288f9049a0, C4<0>, C4<0>;
L_0x56288f904d40 .functor AND 1, L_0x56288f900710, L_0x56288f904b90, C4<1>, C4<1>;
L_0x56288f904ef0 .functor AND 1, L_0x56288f900710, L_0x56288f904e00, C4<1>, C4<1>;
L_0x56288f905210 .functor AND 1, L_0x56288f900710, L_0x56288f904ca0, C4<1>, C4<1>;
L_0x56288f9054b0 .functor BUFZ 1, L_0x56288f8c7890, C4<0>, C4<0>, C4<0>;
L_0x56288f906140 .functor AND 1, L_0x56288f909d60, L_0x56288f901b20, C4<1>, C4<1>;
L_0x56288f906250 .functor OR 1, L_0x56288f9027d0, L_0x56288f903070, C4<0>, C4<0>;
L_0x56288f907620 .functor BUFZ 32, L_0x56288f9074a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288f9076e0 .functor BUFZ 32, L_0x56288f906430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288f907830 .functor BUFZ 32, L_0x56288f9074a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288f907930 .functor BUFZ 32, v0x56288f8e2740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288f908930 .functor AND 1, v0x56288f8ef370_0, L_0x56288f904d40, C4<1>, C4<1>;
L_0x56288f9089a0 .functor AND 1, L_0x56288f908930, v0x56288f8ec3a0_0, C4<1>, C4<1>;
L_0x56288f908c90 .functor BUFZ 32, v0x56288f8e3770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288f909d60 .functor BUFZ 1, v0x56288f8ec3a0_0, C4<0>, C4<0>, C4<0>;
L_0x56288f909ee0 .functor AND 1, v0x56288f8ef370_0, v0x56288f8ec3a0_0, C4<1>, C4<1>;
v0x56288f8e6490_0 .net *"_ivl_100", 31 0, L_0x56288f9029a0;  1 drivers
L_0x7f8bd14e8498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e6590_0 .net *"_ivl_103", 25 0, L_0x7f8bd14e8498;  1 drivers
L_0x7f8bd14e84e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e6670_0 .net/2u *"_ivl_104", 31 0, L_0x7f8bd14e84e0;  1 drivers
v0x56288f8e6730_0 .net *"_ivl_106", 0 0, L_0x56288f902ba0;  1 drivers
v0x56288f8e67f0_0 .net *"_ivl_109", 5 0, L_0x56288f902db0;  1 drivers
L_0x7f8bd14e8528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56288f8e68d0_0 .net/2u *"_ivl_110", 5 0, L_0x7f8bd14e8528;  1 drivers
v0x56288f8e69b0_0 .net *"_ivl_112", 0 0, L_0x56288f902e50;  1 drivers
v0x56288f8e6a70_0 .net *"_ivl_116", 31 0, L_0x56288f9031d0;  1 drivers
L_0x7f8bd14e8570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e6b50_0 .net *"_ivl_119", 25 0, L_0x7f8bd14e8570;  1 drivers
L_0x7f8bd14e80a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56288f8e6c30_0 .net/2u *"_ivl_12", 5 0, L_0x7f8bd14e80a8;  1 drivers
L_0x7f8bd14e85b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56288f8e6d10_0 .net/2u *"_ivl_120", 31 0, L_0x7f8bd14e85b8;  1 drivers
v0x56288f8e6df0_0 .net *"_ivl_122", 0 0, L_0x56288f9032c0;  1 drivers
v0x56288f8e6eb0_0 .net *"_ivl_124", 31 0, L_0x56288f9034f0;  1 drivers
L_0x7f8bd14e8600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e6f90_0 .net *"_ivl_127", 25 0, L_0x7f8bd14e8600;  1 drivers
L_0x7f8bd14e8648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56288f8e7070_0 .net/2u *"_ivl_128", 31 0, L_0x7f8bd14e8648;  1 drivers
v0x56288f8e7150_0 .net *"_ivl_130", 0 0, L_0x56288f9035e0;  1 drivers
v0x56288f8e7210_0 .net *"_ivl_134", 31 0, L_0x56288f9039b0;  1 drivers
L_0x7f8bd14e8690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e7400_0 .net *"_ivl_137", 25 0, L_0x7f8bd14e8690;  1 drivers
L_0x7f8bd14e86d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e74e0_0 .net/2u *"_ivl_138", 31 0, L_0x7f8bd14e86d8;  1 drivers
v0x56288f8e75c0_0 .net *"_ivl_140", 0 0, L_0x56288f903aa0;  1 drivers
v0x56288f8e7680_0 .net *"_ivl_143", 5 0, L_0x56288f903cf0;  1 drivers
L_0x7f8bd14e8720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56288f8e7760_0 .net/2u *"_ivl_144", 5 0, L_0x7f8bd14e8720;  1 drivers
v0x56288f8e7840_0 .net *"_ivl_146", 0 0, L_0x56288f903d90;  1 drivers
v0x56288f8e7900_0 .net *"_ivl_149", 5 0, L_0x56288f903ff0;  1 drivers
L_0x7f8bd14e8768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e79e0_0 .net/2u *"_ivl_150", 5 0, L_0x7f8bd14e8768;  1 drivers
v0x56288f8e7ac0_0 .net *"_ivl_152", 0 0, L_0x56288f904090;  1 drivers
v0x56288f8e7b80_0 .net *"_ivl_155", 0 0, L_0x56288f902930;  1 drivers
v0x56288f8e7c40_0 .net *"_ivl_159", 1 0, L_0x56288f904430;  1 drivers
L_0x7f8bd14e80f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56288f8e7d20_0 .net/2u *"_ivl_16", 5 0, L_0x7f8bd14e80f0;  1 drivers
L_0x7f8bd14e87b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56288f8e7e00_0 .net/2u *"_ivl_160", 1 0, L_0x7f8bd14e87b0;  1 drivers
v0x56288f8e7ee0_0 .net *"_ivl_162", 0 0, L_0x56288f904520;  1 drivers
L_0x7f8bd14e87f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56288f8e7fa0_0 .net/2u *"_ivl_164", 5 0, L_0x7f8bd14e87f8;  1 drivers
v0x56288f8e8080_0 .net *"_ivl_166", 0 0, L_0x56288f9047a0;  1 drivers
v0x56288f8e8350_0 .net *"_ivl_169", 0 0, L_0x56288f904890;  1 drivers
L_0x7f8bd14e8840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56288f8e8410_0 .net/2u *"_ivl_170", 5 0, L_0x7f8bd14e8840;  1 drivers
v0x56288f8e84f0_0 .net *"_ivl_172", 0 0, L_0x56288f9049a0;  1 drivers
v0x56288f8e85b0_0 .net *"_ivl_175", 0 0, L_0x56288f904b90;  1 drivers
L_0x7f8bd14e8888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e8670_0 .net/2u *"_ivl_178", 5 0, L_0x7f8bd14e8888;  1 drivers
v0x56288f8e8750_0 .net *"_ivl_180", 0 0, L_0x56288f904e00;  1 drivers
L_0x7f8bd14e88d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56288f8e8810_0 .net/2u *"_ivl_184", 5 0, L_0x7f8bd14e88d0;  1 drivers
v0x56288f8e88f0_0 .net *"_ivl_186", 0 0, L_0x56288f904ca0;  1 drivers
L_0x7f8bd14e8918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56288f8e89b0_0 .net/2u *"_ivl_190", 0 0, L_0x7f8bd14e8918;  1 drivers
v0x56288f8e8a90_0 .net *"_ivl_20", 31 0, L_0x56288f900b70;  1 drivers
L_0x7f8bd14e8960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56288f8e8b70_0 .net/2u *"_ivl_200", 4 0, L_0x7f8bd14e8960;  1 drivers
v0x56288f8e8c50_0 .net *"_ivl_203", 4 0, L_0x56288f9059d0;  1 drivers
v0x56288f8e8d30_0 .net *"_ivl_205", 4 0, L_0x56288f905bf0;  1 drivers
v0x56288f8e8e10_0 .net *"_ivl_206", 4 0, L_0x56288f905c90;  1 drivers
v0x56288f8e8ef0_0 .net *"_ivl_213", 0 0, L_0x56288f906250;  1 drivers
L_0x7f8bd14e89a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56288f8e8fb0_0 .net/2u *"_ivl_214", 31 0, L_0x7f8bd14e89a8;  1 drivers
v0x56288f8e9090_0 .net *"_ivl_216", 31 0, L_0x56288f906390;  1 drivers
v0x56288f8e9170_0 .net *"_ivl_218", 31 0, L_0x56288f906640;  1 drivers
v0x56288f8e9250_0 .net *"_ivl_220", 31 0, L_0x56288f9067d0;  1 drivers
v0x56288f8e9330_0 .net *"_ivl_222", 31 0, L_0x56288f906b10;  1 drivers
L_0x7f8bd14e8138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e9410_0 .net *"_ivl_23", 25 0, L_0x7f8bd14e8138;  1 drivers
v0x56288f8e94f0_0 .net *"_ivl_235", 0 0, L_0x56288f908930;  1 drivers
L_0x7f8bd14e8ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56288f8e95b0_0 .net/2u *"_ivl_238", 31 0, L_0x7f8bd14e8ac8;  1 drivers
L_0x7f8bd14e8180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56288f8e9690_0 .net/2u *"_ivl_24", 31 0, L_0x7f8bd14e8180;  1 drivers
v0x56288f8e9770_0 .net *"_ivl_243", 15 0, L_0x56288f908df0;  1 drivers
v0x56288f8e9850_0 .net *"_ivl_244", 17 0, L_0x56288f909060;  1 drivers
L_0x7f8bd14e8b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288f8e9930_0 .net *"_ivl_247", 1 0, L_0x7f8bd14e8b10;  1 drivers
v0x56288f8e9a10_0 .net *"_ivl_250", 15 0, L_0x56288f9091a0;  1 drivers
L_0x7f8bd14e8b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288f8e9af0_0 .net *"_ivl_252", 1 0, L_0x7f8bd14e8b58;  1 drivers
v0x56288f8e9bd0_0 .net *"_ivl_255", 0 0, L_0x56288f9095b0;  1 drivers
L_0x7f8bd14e8ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56288f8e9cb0_0 .net/2u *"_ivl_256", 13 0, L_0x7f8bd14e8ba0;  1 drivers
L_0x7f8bd14e8be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e9d90_0 .net/2u *"_ivl_258", 13 0, L_0x7f8bd14e8be8;  1 drivers
v0x56288f8ea280_0 .net *"_ivl_26", 0 0, L_0x56288f900cb0;  1 drivers
v0x56288f8ea340_0 .net *"_ivl_260", 13 0, L_0x56288f909890;  1 drivers
v0x56288f8ea420_0 .net *"_ivl_28", 31 0, L_0x56288f900e40;  1 drivers
L_0x7f8bd14e81c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8ea500_0 .net *"_ivl_31", 25 0, L_0x7f8bd14e81c8;  1 drivers
L_0x7f8bd14e8210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56288f8ea5e0_0 .net/2u *"_ivl_32", 31 0, L_0x7f8bd14e8210;  1 drivers
v0x56288f8ea6c0_0 .net *"_ivl_34", 0 0, L_0x56288f900f30;  1 drivers
v0x56288f8ea780_0 .net *"_ivl_4", 31 0, L_0x56288f8f05b0;  1 drivers
v0x56288f8ea860_0 .net *"_ivl_45", 2 0, L_0x56288f901220;  1 drivers
L_0x7f8bd14e8258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56288f8ea940_0 .net/2u *"_ivl_46", 2 0, L_0x7f8bd14e8258;  1 drivers
v0x56288f8eaa20_0 .net *"_ivl_51", 2 0, L_0x56288f9014e0;  1 drivers
L_0x7f8bd14e82a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56288f8eab00_0 .net/2u *"_ivl_52", 2 0, L_0x7f8bd14e82a0;  1 drivers
v0x56288f8eabe0_0 .net *"_ivl_57", 0 0, L_0x56288f901770;  1 drivers
v0x56288f8eaca0_0 .net *"_ivl_59", 0 0, L_0x56288f901470;  1 drivers
v0x56288f8ead60_0 .net *"_ivl_61", 0 0, L_0x56288f8ca7c0;  1 drivers
v0x56288f8eae20_0 .net *"_ivl_63", 0 0, L_0x56288f86c7a0;  1 drivers
v0x56288f8eaee0_0 .net *"_ivl_65", 0 0, L_0x56288f901a10;  1 drivers
L_0x7f8bd14e8018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8eafa0_0 .net *"_ivl_7", 25 0, L_0x7f8bd14e8018;  1 drivers
v0x56288f8eb080_0 .net *"_ivl_70", 31 0, L_0x56288f901d00;  1 drivers
L_0x7f8bd14e82e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8eb160_0 .net *"_ivl_73", 25 0, L_0x7f8bd14e82e8;  1 drivers
L_0x7f8bd14e8330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56288f8eb240_0 .net/2u *"_ivl_74", 31 0, L_0x7f8bd14e8330;  1 drivers
v0x56288f8eb320_0 .net *"_ivl_76", 0 0, L_0x56288f901e30;  1 drivers
v0x56288f8eb3e0_0 .net *"_ivl_78", 31 0, L_0x56288f901fa0;  1 drivers
L_0x7f8bd14e8060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8eb4c0_0 .net/2u *"_ivl_8", 31 0, L_0x7f8bd14e8060;  1 drivers
L_0x7f8bd14e8378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8eb5a0_0 .net *"_ivl_81", 25 0, L_0x7f8bd14e8378;  1 drivers
L_0x7f8bd14e83c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56288f8eb680_0 .net/2u *"_ivl_82", 31 0, L_0x7f8bd14e83c0;  1 drivers
v0x56288f8eb760_0 .net *"_ivl_84", 0 0, L_0x56288f902130;  1 drivers
v0x56288f8eb820_0 .net *"_ivl_87", 0 0, L_0x56288f9022a0;  1 drivers
v0x56288f8eb900_0 .net *"_ivl_88", 31 0, L_0x56288f902040;  1 drivers
L_0x7f8bd14e8408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8eb9e0_0 .net *"_ivl_91", 30 0, L_0x7f8bd14e8408;  1 drivers
L_0x7f8bd14e8450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56288f8ebac0_0 .net/2u *"_ivl_92", 31 0, L_0x7f8bd14e8450;  1 drivers
v0x56288f8ebba0_0 .net *"_ivl_94", 0 0, L_0x56288f902490;  1 drivers
v0x56288f8ebc60_0 .net *"_ivl_97", 0 0, L_0x56288f9026c0;  1 drivers
v0x56288f8ebd20_0 .net "active", 0 0, L_0x56288f909d60;  alias, 1 drivers
v0x56288f8ebde0_0 .net "alu_op1", 31 0, L_0x56288f9076e0;  1 drivers
v0x56288f8ebea0_0 .net "alu_op2", 31 0, L_0x56288f907830;  1 drivers
v0x56288f8ebf60_0 .net "alui_instr", 0 0, L_0x56288f901350;  1 drivers
v0x56288f8ec020_0 .net "b_flag", 0 0, v0x56288f8e2270_0;  1 drivers
v0x56288f8ec0c0_0 .net "b_imm", 17 0, L_0x56288f909470;  1 drivers
v0x56288f8ec180_0 .net "b_offset", 31 0, L_0x56288f909a20;  1 drivers
v0x56288f8ec260_0 .net "clk", 0 0, v0x56288f8ef2d0_0;  1 drivers
v0x56288f8ec300_0 .net "clk_enable", 0 0, v0x56288f8ef370_0;  1 drivers
v0x56288f8ec3a0_0 .var "cpu_active", 0 0;
v0x56288f8ec440_0 .net "curr_addr", 31 0, v0x56288f8e3770_0;  1 drivers
v0x56288f8ec530_0 .net "curr_addr_p4", 31 0, L_0x56288f908bf0;  1 drivers
v0x56288f8ec5f0_0 .net "data_address", 31 0, L_0x56288f907930;  alias, 1 drivers
v0x56288f8ec6d0_0 .net "data_read", 0 0, L_0x56288f9054b0;  alias, 1 drivers
v0x56288f8ec790_0 .net "data_readdata", 31 0, v0x56288f8ef5f0_0;  1 drivers
v0x56288f8ec870_0 .net "data_write", 0 0, L_0x56288f9052d0;  alias, 1 drivers
v0x56288f8ec930_0 .net "data_writedata", 31 0, L_0x56288f907620;  alias, 1 drivers
v0x56288f8eca10_0 .net "funct_code", 5 0, L_0x56288f8f0480;  1 drivers
v0x56288f8ecaf0_0 .net "hi_out", 31 0, v0x56288f8e3e30_0;  1 drivers
v0x56288f8ecbe0_0 .net "hl_reg_enable", 0 0, L_0x56288f9089a0;  1 drivers
v0x56288f8ecc80_0 .net "instr_address", 31 0, L_0x56288f908c90;  alias, 1 drivers
v0x56288f8ecd40_0 .net "instr_opcode", 5 0, L_0x56288f8f03e0;  1 drivers
v0x56288f8ece20_0 .net "instr_readdata", 31 0, v0x56288f8ef9c0_0;  1 drivers
v0x56288f8ecee0_0 .net "j_imm", 0 0, L_0x56288f903820;  1 drivers
v0x56288f8ecf80_0 .net "j_reg", 0 0, L_0x56288f903f70;  1 drivers
v0x56288f8ed040_0 .net "l_type", 0 0, L_0x56288f901580;  1 drivers
v0x56288f8ed100_0 .net "link_const", 0 0, L_0x56288f9027d0;  1 drivers
v0x56288f8ed1c0_0 .net "link_reg", 0 0, L_0x56288f903070;  1 drivers
v0x56288f8ed280_0 .net "lo_out", 31 0, v0x56288f8e4680_0;  1 drivers
v0x56288f8ed370_0 .net "lw", 0 0, L_0x56288f9008b0;  1 drivers
v0x56288f8ed410_0 .net "mem_read", 0 0, L_0x56288f8c7890;  1 drivers
v0x56288f8ed4d0_0 .net "mem_to_reg", 0 0, L_0x56288f8c8720;  1 drivers
v0x56288f8edda0_0 .net "mem_write", 0 0, L_0x56288f901be0;  1 drivers
v0x56288f8ede60_0 .net "memaddroffset", 31 0, v0x56288f8e2740_0;  1 drivers
v0x56288f8edf50_0 .net "mfhi", 0 0, L_0x56288f904ef0;  1 drivers
v0x56288f8edff0_0 .net "mflo", 0 0, L_0x56288f905210;  1 drivers
v0x56288f8ee0b0_0 .net "movefrom", 0 0, L_0x56288f8bdb70;  1 drivers
v0x56288f8ee170_0 .net "muldiv", 0 0, L_0x56288f904d40;  1 drivers
v0x56288f8ee230_0 .var "next_instr_addr", 31 0;
v0x56288f8ee320_0 .net "pc_enable", 0 0, L_0x56288f909ee0;  1 drivers
v0x56288f8ee3f0_0 .net "r_format", 0 0, L_0x56288f900710;  1 drivers
v0x56288f8ee490_0 .net "reg_a_read_data", 31 0, L_0x56288f906430;  1 drivers
v0x56288f8ee560_0 .net "reg_a_read_index", 4 0, L_0x56288f905680;  1 drivers
v0x56288f8ee630_0 .net "reg_b_read_data", 31 0, L_0x56288f9074a0;  1 drivers
v0x56288f8ee700_0 .net "reg_b_read_index", 4 0, L_0x56288f9058e0;  1 drivers
v0x56288f8ee7d0_0 .net "reg_dst", 0 0, L_0x56288f829a00;  1 drivers
v0x56288f8ee870_0 .net "reg_write", 0 0, L_0x56288f901b20;  1 drivers
v0x56288f8ee930_0 .net "reg_write_data", 31 0, L_0x56288f906ca0;  1 drivers
v0x56288f8eea20_0 .net "reg_write_enable", 0 0, L_0x56288f906140;  1 drivers
v0x56288f8eeaf0_0 .net "reg_write_index", 4 0, L_0x56288f905fb0;  1 drivers
v0x56288f8eebc0_0 .net "register_v0", 31 0, L_0x56288f9075b0;  alias, 1 drivers
v0x56288f8eec90_0 .net "reset", 0 0, v0x56288f8efb50_0;  1 drivers
v0x56288f8eedc0_0 .net "result", 31 0, v0x56288f8e2ba0_0;  1 drivers
v0x56288f8eee90_0 .net "result_hi", 31 0, v0x56288f8e24a0_0;  1 drivers
v0x56288f8eef30_0 .net "result_lo", 31 0, v0x56288f8e2660_0;  1 drivers
v0x56288f8eefd0_0 .net "sw", 0 0, L_0x56288f9009d0;  1 drivers
E_0x56288f83d1b0/0 .event anyedge, v0x56288f8e2270_0, v0x56288f8ec530_0, v0x56288f8ec180_0, v0x56288f8ecee0_0;
E_0x56288f83d1b0/1 .event anyedge, v0x56288f8e2580_0, v0x56288f8ecf80_0, v0x56288f8e5470_0;
E_0x56288f83d1b0 .event/or E_0x56288f83d1b0/0, E_0x56288f83d1b0/1;
L_0x56288f8f03e0 .part v0x56288f8ef9c0_0, 26, 6;
L_0x56288f8f0480 .part v0x56288f8ef9c0_0, 0, 6;
L_0x56288f8f05b0 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8018;
L_0x56288f900710 .cmp/eq 32, L_0x56288f8f05b0, L_0x7f8bd14e8060;
L_0x56288f9008b0 .cmp/eq 6, L_0x56288f8f03e0, L_0x7f8bd14e80a8;
L_0x56288f9009d0 .cmp/eq 6, L_0x56288f8f03e0, L_0x7f8bd14e80f0;
L_0x56288f900b70 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8138;
L_0x56288f900cb0 .cmp/eq 32, L_0x56288f900b70, L_0x7f8bd14e8180;
L_0x56288f900e40 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e81c8;
L_0x56288f900f30 .cmp/eq 32, L_0x56288f900e40, L_0x7f8bd14e8210;
L_0x56288f901220 .part L_0x56288f8f03e0, 3, 3;
L_0x56288f901350 .cmp/eq 3, L_0x56288f901220, L_0x7f8bd14e8258;
L_0x56288f9014e0 .part L_0x56288f8f03e0, 3, 3;
L_0x56288f901580 .cmp/eq 3, L_0x56288f9014e0, L_0x7f8bd14e82a0;
L_0x56288f901770 .reduce/nor L_0x56288f904d40;
L_0x56288f901d00 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e82e8;
L_0x56288f901e30 .cmp/eq 32, L_0x56288f901d00, L_0x7f8bd14e8330;
L_0x56288f901fa0 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8378;
L_0x56288f902130 .cmp/eq 32, L_0x56288f901fa0, L_0x7f8bd14e83c0;
L_0x56288f9022a0 .part v0x56288f8ef9c0_0, 20, 1;
L_0x56288f902040 .concat [ 1 31 0 0], L_0x56288f9022a0, L_0x7f8bd14e8408;
L_0x56288f902490 .cmp/eq 32, L_0x56288f902040, L_0x7f8bd14e8450;
L_0x56288f9029a0 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8498;
L_0x56288f902ba0 .cmp/eq 32, L_0x56288f9029a0, L_0x7f8bd14e84e0;
L_0x56288f902db0 .part v0x56288f8ef9c0_0, 0, 6;
L_0x56288f902e50 .cmp/eq 6, L_0x56288f902db0, L_0x7f8bd14e8528;
L_0x56288f9031d0 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8570;
L_0x56288f9032c0 .cmp/eq 32, L_0x56288f9031d0, L_0x7f8bd14e85b8;
L_0x56288f9034f0 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8600;
L_0x56288f9035e0 .cmp/eq 32, L_0x56288f9034f0, L_0x7f8bd14e8648;
L_0x56288f9039b0 .concat [ 6 26 0 0], L_0x56288f8f03e0, L_0x7f8bd14e8690;
L_0x56288f903aa0 .cmp/eq 32, L_0x56288f9039b0, L_0x7f8bd14e86d8;
L_0x56288f903cf0 .part v0x56288f8ef9c0_0, 0, 6;
L_0x56288f903d90 .cmp/eq 6, L_0x56288f903cf0, L_0x7f8bd14e8720;
L_0x56288f903ff0 .part v0x56288f8ef9c0_0, 0, 6;
L_0x56288f904090 .cmp/eq 6, L_0x56288f903ff0, L_0x7f8bd14e8768;
L_0x56288f904430 .part L_0x56288f8f0480, 3, 2;
L_0x56288f904520 .cmp/eq 2, L_0x56288f904430, L_0x7f8bd14e87b0;
L_0x56288f9047a0 .cmp/eq 6, L_0x56288f8f0480, L_0x7f8bd14e87f8;
L_0x56288f9049a0 .cmp/eq 6, L_0x56288f8f0480, L_0x7f8bd14e8840;
L_0x56288f904e00 .cmp/eq 6, L_0x56288f8f0480, L_0x7f8bd14e8888;
L_0x56288f904ca0 .cmp/eq 6, L_0x56288f8f0480, L_0x7f8bd14e88d0;
L_0x56288f9052d0 .functor MUXZ 1, L_0x7f8bd14e8918, L_0x56288f901be0, L_0x56288f909d60, C4<>;
L_0x56288f905680 .part v0x56288f8ef9c0_0, 21, 5;
L_0x56288f9058e0 .part v0x56288f8ef9c0_0, 16, 5;
L_0x56288f9059d0 .part v0x56288f8ef9c0_0, 11, 5;
L_0x56288f905bf0 .part v0x56288f8ef9c0_0, 16, 5;
L_0x56288f905c90 .functor MUXZ 5, L_0x56288f905bf0, L_0x56288f9059d0, L_0x56288f829a00, C4<>;
L_0x56288f905fb0 .functor MUXZ 5, L_0x56288f905c90, L_0x7f8bd14e8960, L_0x56288f9027d0, C4<>;
L_0x56288f906390 .arith/sum 32, L_0x56288f908bf0, L_0x7f8bd14e89a8;
L_0x56288f906640 .functor MUXZ 32, v0x56288f8e2ba0_0, v0x56288f8ef5f0_0, L_0x56288f8c8720, C4<>;
L_0x56288f9067d0 .functor MUXZ 32, L_0x56288f906640, v0x56288f8e4680_0, L_0x56288f905210, C4<>;
L_0x56288f906b10 .functor MUXZ 32, L_0x56288f9067d0, v0x56288f8e3e30_0, L_0x56288f904ef0, C4<>;
L_0x56288f906ca0 .functor MUXZ 32, L_0x56288f906b10, L_0x56288f906390, L_0x56288f906250, C4<>;
L_0x56288f908bf0 .arith/sum 32, v0x56288f8e3770_0, L_0x7f8bd14e8ac8;
L_0x56288f908df0 .part v0x56288f8ef9c0_0, 0, 16;
L_0x56288f909060 .concat [ 16 2 0 0], L_0x56288f908df0, L_0x7f8bd14e8b10;
L_0x56288f9091a0 .part L_0x56288f909060, 0, 16;
L_0x56288f909470 .concat [ 2 16 0 0], L_0x7f8bd14e8b58, L_0x56288f9091a0;
L_0x56288f9095b0 .part L_0x56288f909470, 17, 1;
L_0x56288f909890 .functor MUXZ 14, L_0x7f8bd14e8be8, L_0x7f8bd14e8ba0, L_0x56288f9095b0, C4<>;
L_0x56288f909a20 .concat [ 18 14 0 0], L_0x56288f909470, L_0x56288f909890;
S_0x56288f8c1270 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x56288f8aeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56288f8e1c00_0 .net *"_ivl_10", 15 0, L_0x56288f9082f0;  1 drivers
L_0x7f8bd14e8a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288f8e1d00_0 .net/2u *"_ivl_14", 15 0, L_0x7f8bd14e8a80;  1 drivers
v0x56288f8e1de0_0 .net *"_ivl_17", 15 0, L_0x56288f908560;  1 drivers
v0x56288f8e1ea0_0 .net *"_ivl_5", 0 0, L_0x56288f907bd0;  1 drivers
v0x56288f8e1f80_0 .net *"_ivl_6", 15 0, L_0x56288f907c70;  1 drivers
v0x56288f8e20b0_0 .net *"_ivl_9", 15 0, L_0x56288f908040;  1 drivers
v0x56288f8e2190_0 .net "addr_rt", 4 0, L_0x56288f908890;  1 drivers
v0x56288f8e2270_0 .var "b_flag", 0 0;
v0x56288f8e2330_0 .net "funct", 5 0, L_0x56288f907b30;  1 drivers
v0x56288f8e24a0_0 .var "hi", 31 0;
v0x56288f8e2580_0 .net "instructionword", 31 0, v0x56288f8ef9c0_0;  alias, 1 drivers
v0x56288f8e2660_0 .var "lo", 31 0;
v0x56288f8e2740_0 .var "memaddroffset", 31 0;
v0x56288f8e2820_0 .var "multresult", 63 0;
v0x56288f8e2900_0 .net "op1", 31 0, L_0x56288f9076e0;  alias, 1 drivers
v0x56288f8e29e0_0 .net "op2", 31 0, L_0x56288f907830;  alias, 1 drivers
v0x56288f8e2ac0_0 .net "opcode", 5 0, L_0x56288f907a90;  1 drivers
v0x56288f8e2ba0_0 .var "result", 31 0;
v0x56288f8e2c80_0 .net "shamt", 4 0, L_0x56288f908790;  1 drivers
v0x56288f8e2d60_0 .net/s "sign_op1", 31 0, L_0x56288f9076e0;  alias, 1 drivers
v0x56288f8e2e20_0 .net/s "sign_op2", 31 0, L_0x56288f907830;  alias, 1 drivers
v0x56288f8e2ec0_0 .net "simmediatedata", 31 0, L_0x56288f9083d0;  1 drivers
v0x56288f8e2f80_0 .net "simmediatedatas", 31 0, L_0x56288f9083d0;  alias, 1 drivers
v0x56288f8e3040_0 .net "uimmediatedata", 31 0, L_0x56288f908650;  1 drivers
v0x56288f8e3100_0 .net "unsign_op1", 31 0, L_0x56288f9076e0;  alias, 1 drivers
v0x56288f8e31c0_0 .net "unsign_op2", 31 0, L_0x56288f907830;  alias, 1 drivers
v0x56288f8e32d0_0 .var "unsigned_result", 31 0;
E_0x56288f8167b0/0 .event anyedge, v0x56288f8e2ac0_0, v0x56288f8e2330_0, v0x56288f8e29e0_0, v0x56288f8e2c80_0;
E_0x56288f8167b0/1 .event anyedge, v0x56288f8e2900_0, v0x56288f8e2820_0, v0x56288f8e2190_0, v0x56288f8e2ec0_0;
E_0x56288f8167b0/2 .event anyedge, v0x56288f8e3040_0, v0x56288f8e32d0_0;
E_0x56288f8167b0 .event/or E_0x56288f8167b0/0, E_0x56288f8167b0/1, E_0x56288f8167b0/2;
L_0x56288f907a90 .part v0x56288f8ef9c0_0, 26, 6;
L_0x56288f907b30 .part v0x56288f8ef9c0_0, 0, 6;
L_0x56288f907bd0 .part v0x56288f8ef9c0_0, 15, 1;
LS_0x56288f907c70_0_0 .concat [ 1 1 1 1], L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0;
LS_0x56288f907c70_0_4 .concat [ 1 1 1 1], L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0;
LS_0x56288f907c70_0_8 .concat [ 1 1 1 1], L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0;
LS_0x56288f907c70_0_12 .concat [ 1 1 1 1], L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0, L_0x56288f907bd0;
L_0x56288f907c70 .concat [ 4 4 4 4], LS_0x56288f907c70_0_0, LS_0x56288f907c70_0_4, LS_0x56288f907c70_0_8, LS_0x56288f907c70_0_12;
L_0x56288f908040 .part v0x56288f8ef9c0_0, 0, 16;
L_0x56288f9082f0 .concat [ 16 0 0 0], L_0x56288f908040;
L_0x56288f9083d0 .concat [ 16 16 0 0], L_0x56288f9082f0, L_0x56288f907c70;
L_0x56288f908560 .part v0x56288f8ef9c0_0, 0, 16;
L_0x56288f908650 .concat [ 16 16 0 0], L_0x56288f908560, L_0x7f8bd14e8a80;
L_0x56288f908790 .part v0x56288f8ef9c0_0, 6, 5;
L_0x56288f908890 .part v0x56288f8ef9c0_0, 16, 5;
S_0x56288f8e3500 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x56288f8aeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56288f8e36b0_0 .net "clk", 0 0, v0x56288f8ef2d0_0;  alias, 1 drivers
v0x56288f8e3770_0 .var "curr_addr", 31 0;
v0x56288f8e3850_0 .net "enable", 0 0, L_0x56288f909ee0;  alias, 1 drivers
v0x56288f8e38f0_0 .net "next_addr", 31 0, v0x56288f8ee230_0;  1 drivers
v0x56288f8e39d0_0 .net "reset", 0 0, v0x56288f8efb50_0;  alias, 1 drivers
S_0x56288f8e3b80 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x56288f8aeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56288f8e3d60_0 .net "clk", 0 0, v0x56288f8ef2d0_0;  alias, 1 drivers
v0x56288f8e3e30_0 .var "data", 31 0;
v0x56288f8e3ef0_0 .net "data_in", 31 0, v0x56288f8e24a0_0;  alias, 1 drivers
v0x56288f8e3ff0_0 .net "data_out", 31 0, v0x56288f8e3e30_0;  alias, 1 drivers
v0x56288f8e40b0_0 .net "enable", 0 0, L_0x56288f9089a0;  alias, 1 drivers
v0x56288f8e41c0_0 .net "reset", 0 0, v0x56288f8efb50_0;  alias, 1 drivers
S_0x56288f8e4310 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x56288f8aeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56288f8e4570_0 .net "clk", 0 0, v0x56288f8ef2d0_0;  alias, 1 drivers
v0x56288f8e4680_0 .var "data", 31 0;
v0x56288f8e4760_0 .net "data_in", 31 0, v0x56288f8e2660_0;  alias, 1 drivers
v0x56288f8e4830_0 .net "data_out", 31 0, v0x56288f8e4680_0;  alias, 1 drivers
v0x56288f8e48f0_0 .net "enable", 0 0, L_0x56288f9089a0;  alias, 1 drivers
v0x56288f8e49e0_0 .net "reset", 0 0, v0x56288f8efb50_0;  alias, 1 drivers
S_0x56288f8e4b50 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x56288f8aeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56288f906430 .functor BUFZ 32, L_0x56288f907040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288f9074a0 .functor BUFZ 32, L_0x56288f9072c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56288f8e58d0_2 .array/port v0x56288f8e58d0, 2;
L_0x56288f9075b0 .functor BUFZ 32, v0x56288f8e58d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56288f8e4d80_0 .net *"_ivl_0", 31 0, L_0x56288f907040;  1 drivers
v0x56288f8e4e80_0 .net *"_ivl_10", 6 0, L_0x56288f907360;  1 drivers
L_0x7f8bd14e8a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288f8e4f60_0 .net *"_ivl_13", 1 0, L_0x7f8bd14e8a38;  1 drivers
v0x56288f8e5020_0 .net *"_ivl_2", 6 0, L_0x56288f9070e0;  1 drivers
L_0x7f8bd14e89f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288f8e5100_0 .net *"_ivl_5", 1 0, L_0x7f8bd14e89f0;  1 drivers
v0x56288f8e5230_0 .net *"_ivl_8", 31 0, L_0x56288f9072c0;  1 drivers
v0x56288f8e5310_0 .net "r_clk", 0 0, v0x56288f8ef2d0_0;  alias, 1 drivers
v0x56288f8e53b0_0 .net "r_clk_enable", 0 0, v0x56288f8ef370_0;  alias, 1 drivers
v0x56288f8e5470_0 .net "read_data1", 31 0, L_0x56288f906430;  alias, 1 drivers
v0x56288f8e5550_0 .net "read_data2", 31 0, L_0x56288f9074a0;  alias, 1 drivers
v0x56288f8e5630_0 .net "read_reg1", 4 0, L_0x56288f905680;  alias, 1 drivers
v0x56288f8e5710_0 .net "read_reg2", 4 0, L_0x56288f9058e0;  alias, 1 drivers
v0x56288f8e57f0_0 .net "register_v0", 31 0, L_0x56288f9075b0;  alias, 1 drivers
v0x56288f8e58d0 .array "registers", 0 31, 31 0;
v0x56288f8e5ea0_0 .net "reset", 0 0, v0x56288f8efb50_0;  alias, 1 drivers
v0x56288f8e5f40_0 .net "write_control", 0 0, L_0x56288f906140;  alias, 1 drivers
v0x56288f8e6000_0 .net "write_data", 31 0, L_0x56288f906ca0;  alias, 1 drivers
v0x56288f8e61f0_0 .net "write_reg", 4 0, L_0x56288f905fb0;  alias, 1 drivers
L_0x56288f907040 .array/port v0x56288f8e58d0, L_0x56288f9070e0;
L_0x56288f9070e0 .concat [ 5 2 0 0], L_0x56288f905680, L_0x7f8bd14e89f0;
L_0x56288f9072c0 .array/port v0x56288f8e58d0, L_0x56288f907360;
L_0x56288f907360 .concat [ 5 2 0 0], L_0x56288f9058e0, L_0x7f8bd14e8a38;
S_0x56288f89be00 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f8bd1534198 .functor BUFZ 1, C4<z>; HiZ drive
v0x56288f8efbf0_0 .net "clk", 0 0, o0x7f8bd1534198;  0 drivers
o0x7f8bd15341c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56288f8efc90_0 .net "data_address", 31 0, o0x7f8bd15341c8;  0 drivers
o0x7f8bd15341f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56288f8efd70_0 .net "data_read", 0 0, o0x7f8bd15341f8;  0 drivers
v0x56288f8efe10_0 .var "data_readdata", 31 0;
o0x7f8bd1534258 .functor BUFZ 1, C4<z>; HiZ drive
v0x56288f8efef0_0 .net "data_write", 0 0, o0x7f8bd1534258;  0 drivers
o0x7f8bd1534288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56288f8f0000_0 .net "data_writedata", 31 0, o0x7f8bd1534288;  0 drivers
S_0x56288f8ae6f0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f8bd15343d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56288f8f01a0_0 .net "instr_address", 31 0, o0x7f8bd15343d8;  0 drivers
v0x56288f8f02a0_0 .var "instr_readdata", 31 0;
    .scope S_0x56288f8e4b50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288f8e58d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56288f8e4b50;
T_1 ;
    %wait E_0x56288f83e910;
    %load/vec4 v0x56288f8e5ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56288f8e53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56288f8e5f40_0;
    %load/vec4 v0x56288f8e61f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56288f8e6000_0;
    %load/vec4 v0x56288f8e61f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288f8e58d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56288f8c1270;
T_2 ;
    %wait E_0x56288f8167b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %load/vec4 v0x56288f8e2ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56288f8e2330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x56288f8e2e20_0;
    %ix/getv 4, v0x56288f8e2c80_0;
    %shiftl 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x56288f8e2e20_0;
    %ix/getv 4, v0x56288f8e2c80_0;
    %shiftr 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x56288f8e2e20_0;
    %ix/getv 4, v0x56288f8e2c80_0;
    %shiftr/s 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x56288f8e2e20_0;
    %load/vec4 v0x56288f8e3100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x56288f8e2e20_0;
    %load/vec4 v0x56288f8e3100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x56288f8e2e20_0;
    %load/vec4 v0x56288f8e3100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x56288f8e2d60_0;
    %pad/s 64;
    %load/vec4 v0x56288f8e2e20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56288f8e2820_0, 0, 64;
    %load/vec4 v0x56288f8e2820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56288f8e24a0_0, 0, 32;
    %load/vec4 v0x56288f8e2820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56288f8e2660_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x56288f8e3100_0;
    %pad/u 64;
    %load/vec4 v0x56288f8e31c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56288f8e2820_0, 0, 64;
    %load/vec4 v0x56288f8e2820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56288f8e24a0_0, 0, 32;
    %load/vec4 v0x56288f8e2820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56288f8e2660_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2e20_0;
    %mod/s;
    %store/vec4 v0x56288f8e24a0_0, 0, 32;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2e20_0;
    %div/s;
    %store/vec4 v0x56288f8e2660_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %mod;
    %store/vec4 v0x56288f8e24a0_0, 0, 32;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %div;
    %store/vec4 v0x56288f8e2660_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x56288f8e2900_0;
    %store/vec4 v0x56288f8e24a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x56288f8e2900_0;
    %store/vec4 v0x56288f8e2660_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2e20_0;
    %add;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %add;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %sub;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %and;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %or;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %xor;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %or;
    %inv;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e31c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56288f8e2190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x56288f8e2d60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x56288f8e2d60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x56288f8e2d60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x56288f8e2d60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2e20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e29e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56288f8e2d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56288f8e2d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8e2270_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e2f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e3040_0;
    %and;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e3040_0;
    %or;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56288f8e3100_0;
    %load/vec4 v0x56288f8e3040_0;
    %xor;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56288f8e3040_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56288f8e32d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56288f8e2d60_0;
    %load/vec4 v0x56288f8e2ec0_0;
    %add;
    %store/vec4 v0x56288f8e2740_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56288f8e32d0_0;
    %store/vec4 v0x56288f8e2ba0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56288f8e4310;
T_3 ;
    %wait E_0x56288f83e910;
    %load/vec4 v0x56288f8e49e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288f8e4680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56288f8e48f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56288f8e4760_0;
    %assign/vec4 v0x56288f8e4680_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56288f8e3b80;
T_4 ;
    %wait E_0x56288f83e910;
    %load/vec4 v0x56288f8e41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288f8e3e30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56288f8e40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56288f8e3ef0_0;
    %assign/vec4 v0x56288f8e3e30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56288f8e3500;
T_5 ;
    %wait E_0x56288f83e910;
    %load/vec4 v0x56288f8e39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56288f8e3770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56288f8e3850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56288f8e38f0_0;
    %assign/vec4 v0x56288f8e3770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56288f8aeef0;
T_6 ;
    %wait E_0x56288f83e910;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x56288f8eec90_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56288f8ece20_0, v0x56288f8ebd20_0, v0x56288f8ee870_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56288f8ee560_0, v0x56288f8ee700_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56288f8ee490_0, v0x56288f8ee630_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56288f8ee930_0, v0x56288f8eedc0_0, v0x56288f8eeaf0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56288f8ee170_0, v0x56288f8eef30_0, v0x56288f8eee90_0, v0x56288f8ed280_0, v0x56288f8ecaf0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x56288f8ec440_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56288f8aeef0;
T_7 ;
    %wait E_0x56288f83d1b0;
    %load/vec4 v0x56288f8ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56288f8ec530_0;
    %load/vec4 v0x56288f8ec180_0;
    %add;
    %store/vec4 v0x56288f8ee230_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56288f8ecee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56288f8ec530_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56288f8ece20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56288f8ee230_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56288f8ecf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56288f8ee490_0;
    %store/vec4 v0x56288f8ee230_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56288f8ec530_0;
    %store/vec4 v0x56288f8ee230_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56288f8aeef0;
T_8 ;
    %wait E_0x56288f83e910;
    %load/vec4 v0x56288f8eec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8ec3a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56288f8ec440_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56288f8ec3a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56288f8c1640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8ef2d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56288f8ef2d0_0;
    %inv;
    %store/vec4 v0x56288f8ef2d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56288f8c1640;
T_10 ;
    %fork t_1, S_0x56288f8aeac0;
    %jmp t_0;
    .scope S_0x56288f8aeac0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8efb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288f8ef370_0, 0, 1;
    %wait E_0x56288f83e910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288f8efb50_0, 0, 1;
    %wait E_0x56288f83e910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56288f8c7680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56288f8ca8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56288f8e15c0_0, 0, 5;
    %load/vec4 v0x56288f8c7680_0;
    %store/vec4 v0x56288f8e16a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56288f8c79b0_0, 0, 16;
    %load/vec4 v0x56288f8ca8e0_0;
    %load/vec4 v0x56288f8e15c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8e16a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8c79b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56288f8c88c0_0, 0, 32;
    %load/vec4 v0x56288f8c88c0_0;
    %store/vec4 v0x56288f8ef9c0_0, 0, 32;
    %load/vec4 v0x56288f8c7680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x56288f8ef5f0_0, 0, 32;
    %wait E_0x56288f83e910;
    %delay 2, 0;
    %load/vec4 v0x56288f8ef6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x56288f8ef500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x56288f8c7680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56288f8c7680_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56288f8c7680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56288f8ca8e0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x56288f8c23c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56288f8e1780_0, 0, 5;
    %load/vec4 v0x56288f8c7680_0;
    %subi 1, 0, 5;
    %store/vec4 v0x56288f8e15c0_0, 0, 5;
    %load/vec4 v0x56288f8c7680_0;
    %store/vec4 v0x56288f8e16a0_0, 0, 5;
    %load/vec4 v0x56288f8c7680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56288f8e14e0_0, 0, 5;
    %load/vec4 v0x56288f8ca8e0_0;
    %load/vec4 v0x56288f8e15c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8e16a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8e14e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8e1780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8c23c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56288f8e1400_0, 0, 32;
    %load/vec4 v0x56288f8e1400_0;
    %store/vec4 v0x56288f8ef9c0_0, 0, 32;
    %wait E_0x56288f83e910;
    %delay 2, 0;
    %load/vec4 v0x56288f8c7680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56288f8c7680_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56288f8c7680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56288f8ca8e0_0, 0, 6;
    %load/vec4 v0x56288f8c7680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56288f8e15c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56288f8e16a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56288f8c79b0_0, 0, 16;
    %load/vec4 v0x56288f8ca8e0_0;
    %load/vec4 v0x56288f8e15c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8e16a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288f8c79b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56288f8c88c0_0, 0, 32;
    %load/vec4 v0x56288f8c88c0_0;
    %store/vec4 v0x56288f8ef9c0_0, 0, 32;
    %wait E_0x56288f83e910;
    %delay 2, 0;
    %load/vec4 v0x56288f8c7680_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x56288f8c7680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x56288f8bdc90_0, 0, 32;
    %load/vec4 v0x56288f8efa60_0;
    %load/vec4 v0x56288f8bdc90_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56288f8bdc90_0, v0x56288f8efa60_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x56288f8c7680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56288f8c7680_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56288f8c1640;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
