// Seed: 1971918778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd60,
    parameter id_16 = 32'd63,
    parameter id_17 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    _id_17
);
  input wire _id_17;
  inout wire _id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire _id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output tri0 id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  always @(id_17 * "" - -1);
  assign id_6 = -1'b0;
  wire [(  id_16  ) : -1  ^  1] id_18, id_19, id_20, id_21;
  wire id_22;
  localparam id_23 = 1;
  assign id_1[id_17&id_10] = id_7;
  wire id_24;
  ;
  assign id_8 = id_11;
  module_0 modCall_1 (
      id_24,
      id_19,
      id_18,
      id_8,
      id_3,
      id_21,
      id_18,
      id_21,
      id_18,
      id_2,
      id_18,
      id_19,
      id_15,
      id_15,
      id_12,
      id_23
  );
  wire id_25;
endmodule
