/* AXPbox Alpha Emulator
 * Copyright (C) 2020 Tomáš Glozar
 * Website: https://github.com/lenticularis39/axpbox
 *
 * Forked from: ES40 emulator
 * Copyright (C) 2007-2008 by the ES40 Emulator Project
 * Copyright (C) 2007 by Camiel Vanderhoeven
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301,
 * USA.
 *
 * Although this is not required, the author would appreciate being notified of,
 * and receiving any modifications you may make to the source code that might
 * serve the general public.
 */

#if !defined(INCLUDED_S3Trio64_H_)
#define INCLUDED_S3Trio64_H_

#include "VGA.hpp"
#include "gui/vga.hpp"

/* video card has 4M of ram */
#define VIDEO_RAM_SIZE 22
#define CRTC_MAX 0x57

/**
 * \brief S3 Trio 64 Video Card
 *
 * Documentation consulted:
 *  - VGADOC4b
 *   (http://home.worldonline.dk/~finth/)
 *  .
 **/
class CS3Trio64 : public CVGA {
public:
  virtual int SaveState(FILE *f);
  virtual int RestoreState(FILE *f);
  virtual void check_state();
  virtual void WriteMem_Legacy(int index, u32 address, int dsize, u32 data);
  virtual u32 ReadMem_Legacy(int index, u32 address, int dsize);

  virtual void WriteMem_Bar(int func, int bar, u32 address, int dsize,
                            u32 data);
  virtual u32 ReadMem_Bar(int func, int bar, u32 address, int dsize);

  CS3Trio64(CConfigurator *cfg, class CSystem *c, int pcibus, int pcidev);
  virtual ~CS3Trio64();

  void update(void);
  void run(void);

  virtual u8 get_actl_palette_idx(u8 index);
  virtual void redraw_area(unsigned x0, unsigned y0, unsigned width,
                           unsigned height);

  virtual void init();
  virtual void start_threads();
  virtual void stop_threads();

private:
  u32 mem_read(u32 address, int dsize);
  void mem_write(u32 address, int dsize, u32 data);

  u32 io_read(u32 address, int dsize);
  void io_write(u32 address, int dsize, u32 data);

  void io_write_b(u32 address, u8 data);

  void write_b_3c0(u8 data);
  void write_b_3c2(u8 data);
  void write_b_3c4(u8 data);
  void write_b_3c5(u8 data);
  void write_b_3c6(u8 data);
  void write_b_3c7(u8 data);
  void write_b_3c8(u8 data);
  void write_b_3c9(u8 data);
  void write_b_3ce(u8 data);
  void write_b_3cf(u8 data);
  void write_b_3d4(u8 data);
  void write_b_3d5(u8 data);
  void write_b_3da(u8 data);

  u8 read_b_3c0();
  u8 read_b_3c1();
  u8 read_b_3c2();
  u8 read_b_3c3();
  u8 read_b_3c4();
  u8 read_b_3c5();
  u8 read_b_3c6();
  u8 read_b_3c9();
  u8 read_b_3ca();
  u8 read_b_3cc();
  u8 read_b_3cf();
  u8 read_b_3d4();
  u8 read_b_3d5();
  u8 read_b_3da();

  u32 legacy_read(u32 address, int dsize);
  void legacy_write(u32 address, int dsize, u32 data);

  u32 rom_read(u32 address, int dsize);

  void determine_screen_dimensions(unsigned *piHeight, unsigned *piWidth);

  char bios_message[200];
  int bios_message_size;

  void vga_mem_write(u32 addr, u8 value);
  u8 vga_mem_read(u32 addr);

  std::unique_ptr<std::thread> myThread;
  std::atomic_bool myThreadDead{false};
  bool StopThread;

  /// The state structure contains all elements that need to be saved to the
  /// statefile.
  struct SS3_state {
    bool vga_enabled;
    bool vga_mem_updated;
    u16 charmap_address;
    bool x_dotclockdiv2;
    bool y_doublescan;
    unsigned line_offset;
    unsigned line_compare;
    unsigned vertical_display_end;
    u8 text_snapshot[32 * 1024]; // current text snapshot
    bool vga_tile_updated[BX_NUM_X_TILES][BX_NUM_Y_TILES];
    u8 *memory;
    u32 memsize;
    u8 last_bpp;
    u8 tile[X_TILESIZE * Y_TILESIZE *
            4]; /**< Currently allocates the tile as large as needed. */
    unsigned x_tilesize;
    unsigned y_tilesize;
    u8 port3da;

    struct SS3_attr {
      bool flip_flop;   /* 0 = address, 1 = data-write */
      unsigned address; /* register number */
      bool video_enabled;
      u8 palette_reg[16];
      u8 overscan_color;
      u8 color_plane_enable;
      u8 horiz_pel_panning;
      u8 color_select;
      struct SS3_mode {
        bool graphics_alpha;
        bool display_type;
        bool enable_line_graphics;
        bool blink_intensity;
        bool pixel_panning_compat;
        bool pixel_clock_select;
        bool internal_palette_size;
      } mode_ctrl;
    } attribute_ctrl;

    struct SS3_misc {
      bool color_emulation; // 1=color emulation, base address = 3Dx

      // 0=mono emulation,  base address = 3Bx
      bool enable_ram;       // enable CPU access to video memory if set
      u8 clock_select;       // 0=25Mhz 1=28Mhz
      bool select_high_bank; // when in odd/even modes, select

      // high 64k bank if set
      bool horiz_sync_pol; // bit6: negative if set
      bool vert_sync_pol;  // bit7: negative if set

      //   bit7,bit6 represent number of lines on display:
      //   0 = reserved
      //   1 = 400 lines
      //   2 = 350 lines
      //   3 - 480 lines
    } misc_output;

    struct SS3_seq {
      u8 index;
      u8 map_mask;
      bool map_mask_bit[4];
      bool reset1;
      bool reset2;
      u8 reg1;
      u8 char_map_select;
      bool extended_mem;
      bool odd_even;
      bool chain_four;
      u8 sr9; // Extended Sequencer Register 9 (SR9)
      u8 sr8; // unlock extended sequencer (SR8)
      u8 srA; // External Bus Request Control (SRA)
      u8 srB; // Miscellaneous Extended Sequencer Register (SRB)
      u8    sr10; // CLK Value Low Register (UNLK_EXSR) (SR10)
      u8    sr11; // MCLK Value High Register (SR11)
      u8    sr12; // DCLK Value Low Register (SR12)
      u8    sr13; // DCLK Value High Register (SR13)
      u8    sr14; // CLKSYN Control 1 Register (SR14)
      u8    sr15; // CLKSYN Control 2 Register (SR15)
      u8    sr18; // RAMDAC/CLKSYN Control Register (SR18)
      u8    sr1a; // SR1A ? -
      u8 sr1b; // SR1B ?
    } sequencer;

    struct SS3_pel {
      u8 write_data_register;
      u8 write_data_cycle; /* 0, 1, 2 */
      u8 read_data_register;
      u8 read_data_cycle; /* 0, 1, 2 */
      u8 dac_state;
      struct SS3_pel_data {
        u8 red;
        u8 green;
        u8 blue;
      } data[256];
      u8 mask;
    } pel;

    struct SS3_gfx {
      u8 index;
      u8 set_reset;
      u8 enable_set_reset;
      u8 color_compare;
      u8 data_rotate;
      u8 raster_op;
      u8 read_map_select;
      u8 write_mode;
      bool read_mode;
      bool odd_even;
      bool chain_odd_even;
      u8 shift_reg;
      bool graphics_alpha;
      u8 memory_mapping; /* 0 = use A0000-BFFFF
                          * 1 = use A0000-AFFFF EGA/VGA graphics modes
                          * 2 = use B0000-B7FFF Monochrome modes
                          * 3 = use B8000-BFFFF CGA modes
                          */
      u8 color_dont_care;
      u8 bitmask;
      u8 latch[4];
    } graphics_ctrl;

    struct SS3_crtc {
      u8 address;
      u8 reg[0x70];
      bool write_protect;
    } CRTC;
  } state;
};
#endif // !defined(INCLUDED_S3Trio64_H_)
