Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Sep 21 12:08:28 2017
| Host         : DESKTOP-FU5PHUO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gcd_control_sets_placed.rpt
| Design       : gcd
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           11 |
| Yes          | No                    | Yes                    |               3 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------+------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG     | FSM_sequential_state[2]_i_1_n_0 | reset_IBUF       |                3 |              3 |
|  C_reg[15]_i_1_n_0 |                                 |                  |                5 |             16 |
|  clk_IBUF_BUFG     | reg_b[15]_i_1_n_0               |                  |                5 |             16 |
|  clk_IBUF_BUFG     | reg_a[15]_i_1_n_0               |                  |                6 |             16 |
+--------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


