// Seed: 1031591171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri1 id_4;
  inout uwire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1 | -1;
  assign id_3 = id_2 % id_2;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri1 id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_2,
      id_7
  );
  logic id_9 = id_9;
  assign id_9[1] = 1;
  assign id_4 = 1 ? -1 & id_7 : -1;
  assign id_2 = id_9;
endmodule
