# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Hardware_serpent_cyphering.srcs/sources_1/new/Linear_transformation.vhd" \
"../../../../Hardware_serpent_cyphering.srcs/sim_1/new/Linear_transfo_tb.vhd" \

# Do not sort compile order
nosort
