// Seed: 1471453535
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd94,
    parameter id_2 = 32'd54
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout tri0 id_4;
  input wire id_3;
  input wire _id_2;
  output wire _id_1;
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign id_1 = id_3;
  logic [id_1  !=?  id_1 : id_2] id_6;
  ;
endmodule
module module_2 (
    inout tri0 id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    output tri id_7,
    output wor id_8,
    output uwire id_9,
    input wand id_10,
    output wand id_11,
    output tri1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input wire id_15,
    input wire id_16
);
  wire id_18;
  wire [-1 : -1] \id_19 ;
  module_0 modCall_1 ();
endmodule
