 # Superscalar RISC-V processor
  SystemVerilog code of a pipelined/2-way superscalar RISC-V processor
  The datapath of the processor is included as follows;
  Datapath A (1 cycle): ALU operations (RV32 except for memory operations)
  Datapath B (1 cycle): MEM + ALU operations (RV32I)
  
  ![image](https://github.com/berfinduman/riscv_superscalar/assets/64483224/c01a01d8-aa49-471c-8582-c4b12ed008aa)


