{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/lab4_cpu.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/lab4_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753559 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1426254753559 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/lab4_cpu.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/lab4_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753716 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1426254753716 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/lab4_cpu.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/lab4_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v " "Source file: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1426254753808 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1426254753808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426254755518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426254755533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:52:35 2015 " "Processing started: Fri Mar 13 06:52:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426254755533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426254755533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426254755533 ""}
{ "Critical Warning" "WQTK_QTK_RR_SDC_FILE_CHANGE" "" "Rapid Recompile may ignore modifying, adding, or deleting SDC files." { { "Info" "IQTK_QTK_RR_SDC_FILE_NAME" "deleted c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc." {  } {  } 0 12845 "SDC file was %1!s!: %2!s!." 0 0 "Quartus II" 0 -1 1426254756025 ""} { "Info" "IQTK_QTK_RR_SDC_FILE_NAME" "deleted c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc." {  } {  } 0 12845 "SDC file was %1!s!: %2!s!." 0 0 "Quartus II" 0 -1 1426254756025 ""}  } {  } 1 12819 "Rapid Recompile may ignore modifying, adding, or deleting SDC files." 0 0 "Quartus II" 0 -1 1426254756025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426254756127 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab4_cpu.qsys " "Elaborating Qsys system entity \"lab4_cpu.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254756182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:37 Progress: Loading Lab4NIOS/lab4_cpu.qsys " "2015.03.13.06:52:37 Progress: Loading Lab4NIOS/lab4_cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254757330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:37 Progress: Reading input file " "2015.03.13.06:52:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254757571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:37 Progress: Adding clk_0 \[clock_source 14.0\] " "2015.03.13.06:52:37 Progress: Adding clk_0 \[clock_source 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254757649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:37 Progress: Parameterizing module clk_0 " "2015.03.13.06:52:37 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254757907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:37 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 14.0\] " "2015.03.13.06:52:37 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254757909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module onchip_memory " "2015.03.13.06:52:38 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.0\] " "2015.03.13.06:52:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module jtag_uart " "2015.03.13.06:52:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding LEDs \[altera_avalon_pio 14.0\] " "2015.03.13.06:52:38 Progress: Adding LEDs \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module LEDs " "2015.03.13.06:52:38 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding nios2_processor \[altera_nios2_qsys 14.0\] " "2015.03.13.06:52:38 Progress: Adding nios2_processor \[altera_nios2_qsys 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module nios2_processor " "2015.03.13.06:52:38 Progress: Parameterizing module nios2_processor" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding dataToMem \[altera_avalon_pio 14.0\] " "2015.03.13.06:52:38 Progress: Adding dataToMem \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module dataToMem " "2015.03.13.06:52:38 Progress: Parameterizing module dataToMem" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding dataToSent \[altera_avalon_pio 14.0\] " "2015.03.13.06:52:38 Progress: Adding dataToSent \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module dataToSent " "2015.03.13.06:52:38 Progress: Parameterizing module dataToSent" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding charSent \[altera_avalon_pio 14.0\] " "2015.03.13.06:52:38 Progress: Adding charSent \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module charSent " "2015.03.13.06:52:38 Progress: Parameterizing module charSent" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding charReceived \[altera_avalon_pio 14.0\] " "2015.03.13.06:52:38 Progress: Adding charReceived \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module charReceived " "2015.03.13.06:52:38 Progress: Parameterizing module charReceived" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Adding transEnable \[altera_avalon_pio 14.0\] " "2015.03.13.06:52:38 Progress: Adding transEnable \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing module transEnable " "2015.03.13.06:52:38 Progress: Parameterizing module transEnable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Building connections " "2015.03.13.06:52:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Parameterizing connections " "2015.03.13.06:52:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:38 Progress: Validating " "2015.03.13.06:52:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254758501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.03.13.06:52:39 Progress: Done reading input file " "2015.03.13.06:52:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254759155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_cpu.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release. " "Lab4_cpu.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254759464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_cpu.dataToMem: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4_cpu.dataToMem: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254759464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_cpu.charSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4_cpu.charSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254759465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_cpu.charReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4_cpu.charReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254759465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_cpu: Generating lab4_cpu \"lab4_cpu\" for QUARTUS_SYNTH " "Lab4_cpu: Generating lab4_cpu \"lab4_cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254761099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'lab4_cpu_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'lab4_cpu_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_cpu_onchip_memory --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0001_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0001_onchip_memory_gen//lab4_cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_cpu_onchip_memory --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0001_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0001_onchip_memory_gen//lab4_cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'lab4_cpu_onchip_memory' " "Onchip_memory: Done RTL generation for module 'lab4_cpu_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"lab4_cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"lab4_cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab4_cpu_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab4_cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_cpu_jtag_uart --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0002_jtag_uart_gen//lab4_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_cpu_jtag_uart --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0002_jtag_uart_gen//lab4_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab4_cpu_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab4_cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab4_cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab4_cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254765991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'lab4_cpu_LEDs' " "LEDs: Starting RTL generation for module 'lab4_cpu_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254766063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_LEDs --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0003_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0003_LEDs_gen//lab4_cpu_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_LEDs --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0003_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0003_LEDs_gen//lab4_cpu_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254766063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'lab4_cpu_LEDs' " "LEDs: Done RTL generation for module 'lab4_cpu_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254766255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"lab4_cpu\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"lab4_cpu\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254766257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Starting RTL generation for module 'lab4_cpu_nios2_processor' " "Nios2_processor: Starting RTL generation for module 'lab4_cpu_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254766354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor:   Generation command is \[exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4_cpu_nios2_processor --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0004_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0004_nios2_processor_gen//lab4_cpu_nios2_processor_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_processor:   Generation command is \[exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4_cpu_nios2_processor --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0004_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0004_nios2_processor_gen//lab4_cpu_nios2_processor_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254766354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:52:46 (*) Starting Nios II generation " "Nios2_processor: # 2015.03.13 06:52:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:52:46 (*)   Checking for plaintext license. " "Nios2_processor: # 2015.03.13 06:52:46 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:52:48 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64 " "Nios2_processor: # 2015.03.13 06:52:48 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:52:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_processor: # 2015.03.13 06:52:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:08 (*)   Plaintext license not found. " "Nios2_processor: # 2015.03.13 06:53:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:08 (*)   No license required to generate encrypted Nios II/e. " "Nios2_processor: # 2015.03.13 06:53:08 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:08 (*)   Elaborating CPU configuration settings " "Nios2_processor: # 2015.03.13 06:53:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:08 (*)   Creating all objects for CPU " "Nios2_processor: # 2015.03.13 06:53:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:09 (*)   Generating RTL from CPU objects " "Nios2_processor: # 2015.03.13 06:53:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:09 (*)   Creating plain-text RTL " "Nios2_processor: # 2015.03.13 06:53:09 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.03.13 06:53:11 (*) Done Nios II generation " "Nios2_processor: # 2015.03.13 06:53:11 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Done RTL generation for module 'lab4_cpu_nios2_processor' " "Nios2_processor: Done RTL generation for module 'lab4_cpu_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: \"lab4_cpu\" instantiated altera_nios2_qsys \"nios2_processor\" " "Nios2_processor: \"lab4_cpu\" instantiated altera_nios2_qsys \"nios2_processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DataToMem: Starting RTL generation for module 'lab4_cpu_dataToMem' " "DataToMem: Starting RTL generation for module 'lab4_cpu_dataToMem'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DataToMem:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_dataToMem --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0005_dataToMem_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0005_dataToMem_gen//lab4_cpu_dataToMem_component_configuration.pl  --do_build_sim=0  \] " "DataToMem:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_dataToMem --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0005_dataToMem_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0005_dataToMem_gen//lab4_cpu_dataToMem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DataToMem: Done RTL generation for module 'lab4_cpu_dataToMem' " "DataToMem: Done RTL generation for module 'lab4_cpu_dataToMem'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DataToMem: \"lab4_cpu\" instantiated altera_avalon_pio \"dataToMem\" " "DataToMem: \"lab4_cpu\" instantiated altera_avalon_pio \"dataToMem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CharSent: Starting RTL generation for module 'lab4_cpu_charSent' " "CharSent: Starting RTL generation for module 'lab4_cpu_charSent'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CharSent:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_charSent --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0006_charSent_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0006_charSent_gen//lab4_cpu_charSent_component_configuration.pl  --do_build_sim=0  \] " "CharSent:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_charSent --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0006_charSent_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0006_charSent_gen//lab4_cpu_charSent_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CharSent: Done RTL generation for module 'lab4_cpu_charSent' " "CharSent: Done RTL generation for module 'lab4_cpu_charSent'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CharSent: \"lab4_cpu\" instantiated altera_avalon_pio \"charSent\" " "CharSent: \"lab4_cpu\" instantiated altera_avalon_pio \"charSent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TransEnable: Starting RTL generation for module 'lab4_cpu_transEnable' " "TransEnable: Starting RTL generation for module 'lab4_cpu_transEnable'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TransEnable:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_transEnable --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0007_transEnable_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0007_transEnable_gen//lab4_cpu_transEnable_component_configuration.pl  --do_build_sim=0  \] " "TransEnable:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_transEnable --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0007_transEnable_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5872474845096227462.dir/0007_transEnable_gen//lab4_cpu_transEnable_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254791870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TransEnable: Done RTL generation for module 'lab4_cpu_transEnable' " "TransEnable: Done RTL generation for module 'lab4_cpu_transEnable'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254792042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TransEnable: \"lab4_cpu\" instantiated altera_avalon_pio \"transEnable\" " "TransEnable: \"lab4_cpu\" instantiated altera_avalon_pio \"transEnable\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254792044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab4_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab4_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab4_cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab4_cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab4_cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab4_cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_data_master_translator\" " "Nios2_processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_processor_jtag_debug_module_translator\" " "Nios2_processor_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_processor_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_data_master_agent\" " "Nios2_processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_jtag_debug_module_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_processor_jtag_debug_module_agent\" " "Nios2_processor_jtag_debug_module_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_processor_jtag_debug_module_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_jtag_debug_module_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_processor_jtag_debug_module_agent_rsp_fifo\" " "Nios2_processor_jtag_debug_module_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_processor_jtag_debug_module_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254793865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_cpu: Done \"lab4_cpu\" with 27 modules, 41 files " "Lab4_cpu: Done \"lab4_cpu\" with 27 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1426254794622 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab4_cpu.qsys " "Finished elaborating Qsys system entity \"lab4_cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254795859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/lab4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu " "Found entity 1: lab4_cpu" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_transenable.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_transenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_transEnable " "Found entity 1: lab4_cpu_transEnable" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_transEnable.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_transEnable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_onchip_memory " "Found entity 1: lab4_cpu_onchip_memory" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_test_bench " "Found entity 1: lab4_cpu_nios2_processor_test_bench" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_oci_test_bench " "Found entity 1: lab4_cpu_nios2_processor_oci_test_bench" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_wrapper" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_jtag_debug_module_tck " "Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_tck" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_sysclk" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_register_bank_a_module " "Found entity 1: lab4_cpu_nios2_processor_register_bank_a_module" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_nios2_processor_register_bank_b_module " "Found entity 2: lab4_cpu_nios2_processor_register_bank_b_module" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_cpu_nios2_processor_nios2_oci_debug " "Found entity 3: lab4_cpu_nios2_processor_nios2_oci_debug" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_cpu_nios2_processor_ociram_sp_ram_module " "Found entity 4: lab4_cpu_nios2_processor_ociram_sp_ram_module" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_cpu_nios2_processor_nios2_ocimem " "Found entity 5: lab4_cpu_nios2_processor_nios2_ocimem" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_cpu_nios2_processor_nios2_avalon_reg " "Found entity 6: lab4_cpu_nios2_processor_nios2_avalon_reg" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_cpu_nios2_processor_nios2_oci_break " "Found entity 7: lab4_cpu_nios2_processor_nios2_oci_break" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_cpu_nios2_processor_nios2_oci_xbrk " "Found entity 8: lab4_cpu_nios2_processor_nios2_oci_xbrk" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_cpu_nios2_processor_nios2_oci_dbrk " "Found entity 9: lab4_cpu_nios2_processor_nios2_oci_dbrk" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_cpu_nios2_processor_nios2_oci_itrace " "Found entity 10: lab4_cpu_nios2_processor_nios2_oci_itrace" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_cpu_nios2_processor_nios2_oci_td_mode " "Found entity 11: lab4_cpu_nios2_processor_nios2_oci_td_mode" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_cpu_nios2_processor_nios2_oci_dtrace " "Found entity 12: lab4_cpu_nios2_processor_nios2_oci_dtrace" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 13: lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 14: lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 15: lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_cpu_nios2_processor_nios2_oci_fifo " "Found entity 16: lab4_cpu_nios2_processor_nios2_oci_fifo" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_cpu_nios2_processor_nios2_oci_pib " "Found entity 17: lab4_cpu_nios2_processor_nios2_oci_pib" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_cpu_nios2_processor_nios2_oci_im " "Found entity 18: lab4_cpu_nios2_processor_nios2_oci_im" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_cpu_nios2_processor_nios2_performance_monitors " "Found entity 19: lab4_cpu_nios2_processor_nios2_performance_monitors" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_cpu_nios2_processor_nios2_oci " "Found entity 20: lab4_cpu_nios2_processor_nios2_oci" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_cpu_nios2_processor " "Found entity 21: lab4_cpu_nios2_processor" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab4_cpu_mm_interconnect_0_rsp_demux_002" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_004_default_decode" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795971 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router_004 " "Found entity 2: lab4_cpu_mm_interconnect_0_router_004" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795975 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router_002 " "Found entity 2: lab4_cpu_mm_interconnect_0_router_002" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795978 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router_001 " "Found entity 2: lab4_cpu_mm_interconnect_0_router_001" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254795980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_default_decode" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795981 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router " "Found entity 2: lab4_cpu_mm_interconnect_0_router" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux_002" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254795991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254795991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0 " "Found entity 1: lab4_cpu_mm_interconnect_0" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_LEDs " "Found entity 1: lab4_cpu_LEDs" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_LEDs.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_uart_sim_scfifo_w " "Found entity 1: lab4_cpu_jtag_uart_sim_scfifo_w" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796010 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_jtag_uart_scfifo_w " "Found entity 2: lab4_cpu_jtag_uart_scfifo_w" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796010 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_cpu_jtag_uart_sim_scfifo_r " "Found entity 3: lab4_cpu_jtag_uart_sim_scfifo_r" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796010 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_cpu_jtag_uart_scfifo_r " "Found entity 4: lab4_cpu_jtag_uart_scfifo_r" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796010 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_cpu_jtag_uart " "Found entity 5: lab4_cpu_jtag_uart" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_irq_mapper " "Found entity 1: lab4_cpu_irq_mapper" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_irq_mapper.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_datatomem.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_datatomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_dataToMem " "Found entity 1: lab4_cpu_dataToMem" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_dataToMem.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_dataToMem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/lab4_cpu_charsent.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_charsent.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_charSent " "Found entity 1: lab4_cpu_charSent" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_charSent.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_charSent.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SerialComCPU1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SerialComCPU1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796043 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SerialComCPU1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitenable.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitEnable " "Found entity 1: transmitEnable" {  } { { "transmitEnable.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/transmitEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit " "Found entity 1: transmit" {  } { { "transmit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/transmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startbit.v 1 1 " "Found 1 design units, including 1 entities, in source file startbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 startBit " "Found entity 1: startBit" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcomcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialComCPU " "Found entity 1: serialComCPU" {  } { { "serialComCPU.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcom.v 1 1 " "Found 1 design units, including 1 entities, in source file serialcom.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialCom " "Found entity 1: serialCom" {  } { { "serialCom.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialCom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive.v 1 1 " "Found 1 design units, including 1 entities, in source file receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "receive.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso.v 1 1 " "Found 1 design units, including 1 entities, in source file piso.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "PISO.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/PISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboardserialcom.v 1 1 " "Found 1 design units, including 1 entities, in source file onboardserialcom.v" { { "Info" "ISGN_ENTITY_NAME" "1 onBoardSerialCom " "Found entity 1: onBoardSerialCom" {  } { { "onBoardSerialCom.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/onBoardSerialCom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop2.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop2 " "Found entity 1: DFlipFlop2" {  } { { "DFlipFlop2.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DFlipFlop2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkcounter2.v 1 1 " "Found 1 design units, including 1 entities, in source file clkcounter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkCounter2 " "Found entity 1: clkCounter2" {  } { { "clkCounter2.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/clkCounter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clkcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkCounter " "Found entity 1: clkCounter" {  } { { "clkCounter.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/clkCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsc.v 1 1 " "Found 1 design units, including 1 entities, in source file bsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BSC " "Found entity 1: BSC" {  } { { "BSC.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/BSC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bic.v 1 1 " "Found 1 design units, including 1 entities, in source file bic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIC " "Found entity 1: BIC" {  } { { "BIC.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/BIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/lab4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu " "Found entity 1: lab4_cpu" {  } { { "db/ip/lab4_cpu/lab4_cpu.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/lab4_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796095 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab4_cpu/submodules/altera_reset_controller.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_LEDs " "Found entity 1: lab4_cpu_LEDs" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_leds.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_charSent " "Found entity 1: lab4_cpu_charSent" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_dataToMem " "Found entity 1: lab4_cpu_dataToMem" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_irq_mapper " "Found entity 1: lab4_cpu_irq_mapper" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_uart_sim_scfifo_w " "Found entity 1: lab4_cpu_jtag_uart_sim_scfifo_w" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796130 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_jtag_uart_scfifo_w " "Found entity 2: lab4_cpu_jtag_uart_scfifo_w" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796130 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_cpu_jtag_uart_sim_scfifo_r " "Found entity 3: lab4_cpu_jtag_uart_sim_scfifo_r" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796130 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_cpu_jtag_uart_scfifo_r " "Found entity 4: lab4_cpu_jtag_uart_scfifo_r" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796130 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_cpu_jtag_uart " "Found entity 5: lab4_cpu_jtag_uart" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0 " "Found entity 1: lab4_cpu_mm_interconnect_0" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796155 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router " "Found entity 2: lab4_cpu_mm_interconnect_0_router" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796158 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router_001 " "Found entity 2: lab4_cpu_mm_interconnect_0_router_001" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796162 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router_002 " "Found entity 2: lab4_cpu_mm_interconnect_0_router_002" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab4_cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426254796164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab4_cpu_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796165 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_mm_interconnect_0_router_004 " "Found entity 2: lab4_cpu_mm_interconnect_0_router_004" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab4_cpu_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_register_bank_a_module " "Found entity 1: lab4_cpu_nios2_processor_register_bank_a_module" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_nios2_processor_register_bank_b_module " "Found entity 2: lab4_cpu_nios2_processor_register_bank_b_module" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_cpu_nios2_processor_nios2_oci_debug " "Found entity 3: lab4_cpu_nios2_processor_nios2_oci_debug" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_cpu_nios2_processor_ociram_sp_ram_module " "Found entity 4: lab4_cpu_nios2_processor_ociram_sp_ram_module" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_cpu_nios2_processor_nios2_ocimem " "Found entity 5: lab4_cpu_nios2_processor_nios2_ocimem" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_cpu_nios2_processor_nios2_avalon_reg " "Found entity 6: lab4_cpu_nios2_processor_nios2_avalon_reg" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_cpu_nios2_processor_nios2_oci_break " "Found entity 7: lab4_cpu_nios2_processor_nios2_oci_break" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_cpu_nios2_processor_nios2_oci_xbrk " "Found entity 8: lab4_cpu_nios2_processor_nios2_oci_xbrk" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_cpu_nios2_processor_nios2_oci_dbrk " "Found entity 9: lab4_cpu_nios2_processor_nios2_oci_dbrk" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_cpu_nios2_processor_nios2_oci_itrace " "Found entity 10: lab4_cpu_nios2_processor_nios2_oci_itrace" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_cpu_nios2_processor_nios2_oci_td_mode " "Found entity 11: lab4_cpu_nios2_processor_nios2_oci_td_mode" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_cpu_nios2_processor_nios2_oci_dtrace " "Found entity 12: lab4_cpu_nios2_processor_nios2_oci_dtrace" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 13: lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 14: lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 15: lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_cpu_nios2_processor_nios2_oci_fifo " "Found entity 16: lab4_cpu_nios2_processor_nios2_oci_fifo" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_cpu_nios2_processor_nios2_oci_pib " "Found entity 17: lab4_cpu_nios2_processor_nios2_oci_pib" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_cpu_nios2_processor_nios2_oci_im " "Found entity 18: lab4_cpu_nios2_processor_nios2_oci_im" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_cpu_nios2_processor_nios2_performance_monitors " "Found entity 19: lab4_cpu_nios2_processor_nios2_performance_monitors" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_cpu_nios2_processor_nios2_oci " "Found entity 20: lab4_cpu_nios2_processor_nios2_oci" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_cpu_nios2_processor " "Found entity 21: lab4_cpu_nios2_processor" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_sysclk" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_jtag_debug_module_tck " "Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_tck" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_wrapper" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_oci_test_bench " "Found entity 1: lab4_cpu_nios2_processor_oci_test_bench" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_nios2_processor_test_bench " "Found entity 1: lab4_cpu_nios2_processor_test_bench" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_onchip_memory " "Found entity 1: lab4_cpu_onchip_memory" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_transEnable " "Found entity 1: lab4_cpu_transEnable" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(1605) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(1605): conditional expression evaluates to a constant" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(1607) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(1607): conditional expression evaluates to a constant" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(1763) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(1763): conditional expression evaluates to a constant" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(2587) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(2587): conditional expression evaluates to a constant" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796234 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(1605) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796267 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(1607) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796267 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(1763) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu_nios2_processor.v(2587) " "Verilog HDL or VHDL warning at lab4_cpu_nios2_processor.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1426254796271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serialComCPU " "Elaborating entity \"serialComCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426254796546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cd " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cd\"" {  } { { "serialComCPU.v" "cd" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkCounter clkCounter:cc1 " "Elaborating entity \"clkCounter\" for hierarchy \"clkCounter:cc1\"" {  } { { "serialComCPU.v" "cc1" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop clkCounter:cc1\|DFlipFlop:dff0 " "Elaborating entity \"DFlipFlop\" for hierarchy \"clkCounter:cc1\|DFlipFlop:dff0\"" {  } { { "clkCounter.v" "dff0" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/clkCounter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkCounter2 clkCounter2:cc2 " "Elaborating entity \"clkCounter2\" for hierarchy \"clkCounter2:cc2\"" {  } { { "serialComCPU.v" "cc2" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu lab4_cpu:u0 " "Elaborating entity \"lab4_cpu\" for hierarchy \"lab4_cpu:u0\"" {  } { { "serialComCPU.v" "u0" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_onchip_memory lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory " "Elaborating entity \"lab4_cpu_onchip_memory\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "onchip_memory" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" "the_altsyncram" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_onchip_memory.hex " "Parameter \"init_file\" = \"lab4_cpu_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796645 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254796645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6j1 " "Found entity 1: altsyncram_t6j1" {  } { { "db/altsyncram_t6j1.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_t6j1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t6j1 lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_t6j1:auto_generated " "Elaborating entity \"altsyncram_t6j1\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_t6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_t6j1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_t6j1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_t6j1.tdf" "decode3" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_t6j1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_t6j1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_t6j1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_t6j1.tdf" "mux2" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_t6j1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_uart lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart " "Elaborating entity \"lab4_cpu_jtag_uart\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "jtag_uart" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_uart_scfifo_w lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w " "Elaborating entity \"lab4_cpu_jtag_uart_scfifo_w\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "the_lab4_cpu_jtag_uart_scfifo_w" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "wfifo" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796895 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254796895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254796960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254796960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254796961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_uart_scfifo_r lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r " "Elaborating entity \"lab4_cpu_jtag_uart_scfifo_r\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "the_lab4_cpu_jtag_uart_scfifo_r" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "lab4_cpu_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254797252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797252 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254797252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_LEDs lab4_cpu:u0\|lab4_cpu_LEDs:leds " "Elaborating entity \"lab4_cpu_LEDs\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_LEDs:leds\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "leds" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor " "Elaborating entity \"lab4_cpu_nios2_processor\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "nios2_processor" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_test_bench lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_test_bench:the_lab4_cpu_nios2_processor_test_bench " "Elaborating entity \"lab4_cpu_nios2_processor_test_bench\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_test_bench:the_lab4_cpu_nios2_processor_test_bench\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_test_bench" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_register_bank_a_module lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a " "Elaborating entity \"lab4_cpu_nios2_processor_register_bank_a_module\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "lab4_cpu_nios2_processor_register_bank_a" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_altsyncram" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_nios2_processor_rf_ram_a.mif " "Parameter \"init_file\" = \"lab4_cpu_nios2_processor_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797280 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254797280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tjn1 " "Found entity 1: altsyncram_tjn1" {  } { { "db/altsyncram_tjn1.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_tjn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tjn1 lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tjn1:auto_generated " "Elaborating entity \"altsyncram_tjn1\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_register_bank_b_module lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b " "Elaborating entity \"lab4_cpu_nios2_processor_register_bank_b_module\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "lab4_cpu_nios2_processor_register_bank_b" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_altsyncram" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_nios2_processor_rf_ram_b.mif " "Parameter \"init_file\" = \"lab4_cpu_nios2_processor_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797374 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254797374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujn1 " "Found entity 1: altsyncram_ujn1" {  } { { "db/altsyncram_ujn1.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_ujn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujn1 lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ujn1:auto_generated " "Elaborating entity \"altsyncram_ujn1\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ujn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_debug lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_debug\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_debug" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_altera_std_synchronizer" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254797477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797477 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254797477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_ocimem lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_ocimem\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_ocimem" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_ociram_sp_ram_module lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram " "Elaborating entity \"lab4_cpu_nios2_processor_ociram_sp_ram_module\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "lab4_cpu_nios2_processor_ociram_sp_ram" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_altsyncram" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_nios2_processor_ociram_default_contents.mif " "Parameter \"init_file\" = \"lab4_cpu_nios2_processor_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797488 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254797488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqf1 " "Found entity 1: altsyncram_gqf1" {  } { { "db/altsyncram_gqf1.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_gqf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254797540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254797540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqf1 lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated " "Elaborating entity \"altsyncram_gqf1\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_avalon_reg lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_avalon_reg:the_lab4_cpu_nios2_processor_nios2_avalon_reg " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_avalon_reg\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_avalon_reg:the_lab4_cpu_nios2_processor_nios2_avalon_reg\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_avalon_reg" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_break lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_break:the_lab4_cpu_nios2_processor_nios2_oci_break " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_break\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_break:the_lab4_cpu_nios2_processor_nios2_oci_break\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_break" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_xbrk lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_xbrk:the_lab4_cpu_nios2_processor_nios2_oci_xbrk " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_xbrk\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_xbrk:the_lab4_cpu_nios2_processor_nios2_oci_xbrk\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_xbrk" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_dbrk lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_dbrk:the_lab4_cpu_nios2_processor_nios2_oci_dbrk " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_dbrk\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_dbrk:the_lab4_cpu_nios2_processor_nios2_oci_dbrk\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_dbrk" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_itrace lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_itrace:the_lab4_cpu_nios2_processor_nios2_oci_itrace " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_itrace\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_itrace:the_lab4_cpu_nios2_processor_nios2_oci_itrace\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_itrace" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_dtrace lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_dtrace\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_dtrace" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_td_mode lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace\|lab4_cpu_nios2_processor_nios2_oci_td_mode:lab4_cpu_nios2_processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_td_mode\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace\|lab4_cpu_nios2_processor_nios2_oci_td_mode:lab4_cpu_nios2_processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "lab4_cpu_nios2_processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_fifo lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_fifo\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_fifo" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_oci_test_bench lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_oci_test_bench:the_lab4_cpu_nios2_processor_oci_test_bench " "Elaborating entity \"lab4_cpu_nios2_processor_oci_test_bench\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo\|lab4_cpu_nios2_processor_oci_test_bench:the_lab4_cpu_nios2_processor_oci_test_bench\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_oci_test_bench" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_pib lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_pib:the_lab4_cpu_nios2_processor_nios2_oci_pib " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_pib\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_pib:the_lab4_cpu_nios2_processor_nios2_oci_pib\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_pib" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_nios2_oci_im lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_im:the_lab4_cpu_nios2_processor_nios2_oci_im " "Elaborating entity \"lab4_cpu_nios2_processor_nios2_oci_im\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_oci_im:the_lab4_cpu_nios2_processor_nios2_oci_im\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_nios2_oci_im" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_jtag_debug_module_wrapper lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper " "Elaborating entity \"lab4_cpu_nios2_processor_jtag_debug_module_wrapper\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" "the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_jtag_debug_module_tck lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck " "Elaborating entity \"lab4_cpu_nios2_processor_jtag_debug_module_tck\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "the_lab4_cpu_nios2_processor_jtag_debug_module_tck" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_processor_jtag_debug_module_sysclk lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk " "Elaborating entity \"lab4_cpu_nios2_processor_jtag_debug_module_sysclk\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "lab4_cpu_nios2_processor_jtag_debug_module_phy" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy " "Instantiated megafunction \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797620 ""}  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426254797620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_dataToMem lab4_cpu:u0\|lab4_cpu_dataToMem:datatomem " "Elaborating entity \"lab4_cpu_dataToMem\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_dataToMem:datatomem\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "datatomem" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_charSent lab4_cpu:u0\|lab4_cpu_charSent:charsent " "Elaborating entity \"lab4_cpu_charSent\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_charSent:charsent\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "charsent" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_transEnable lab4_cpu:u0\|lab4_cpu_transEnable:transenable " "Elaborating entity \"lab4_cpu_transEnable\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_transEnable:transenable\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "transenable" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab4_cpu_mm_interconnect_0\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "mm_interconnect_0" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_data_master_translator" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_instruction_master_translator" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_data_master_agent" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_instruction_master_agent" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_agent" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_agent_rsp_fifo" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router:router " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router:router\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "router" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_default_decode lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router:router\|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router:router\|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_001 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_001\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_001_default_decode lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_001:router_001\|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_001:router_001\|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_002 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_002\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_002_default_decode lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_002:router_002\|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_002:router_002\|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_004 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_004\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "router_004" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_router_004_default_decode lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_004:router_004\|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab4_cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_router_004:router_004\|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_cmd_demux lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab4_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_cmd_demux_001 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_cmd_mux lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab4_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_cmd_mux_002 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_rsp_demux_002 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_rsp_mux lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab4_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_mm_interconnect_0_rsp_mux_001 lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab4_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_mm_interconnect_0:mm_interconnect_0\|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_irq_mapper lab4_cpu:u0\|lab4_cpu_irq_mapper:irq_mapper " "Elaborating entity \"lab4_cpu_irq_mapper\" for hierarchy \"lab4_cpu:u0\|lab4_cpu_irq_mapper:irq_mapper\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "irq_mapper" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab4_cpu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab4_cpu:u0\|altera_reset_controller:rst_controller\"" {  } { { "SerialComCPU1/synthesis/lab4_cpu.v" "rst_controller" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SerialComCPU1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SerialComCPU1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit transmit:tsmt " "Elaborating entity \"transmit\" for hierarchy \"transmit:tsmt\"" {  } { { "serialComCPU.v" "tsmt" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitEnable transmit:tsmt\|transmitEnable:te " "Elaborating entity \"transmitEnable\" for hierarchy \"transmit:tsmt\|transmitEnable:te\"" {  } { { "transmit.v" "te" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/transmit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO transmit:tsmt\|PISO:sr1 " "Elaborating entity \"PISO\" for hierarchy \"transmit:tsmt\|PISO:sr1\"" {  } { { "transmit.v" "sr1" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/transmit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 transmit:tsmt\|PISO:sr1\|mux2:m9 " "Elaborating entity \"mux2\" for hierarchy \"transmit:tsmt\|PISO:sr1\|mux2:m9\"" {  } { { "PISO.v" "m9" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/PISO.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop2 transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff9 " "Elaborating entity \"DFlipFlop2\" for hierarchy \"transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff9\"" {  } { { "PISO.v" "ff9" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/PISO.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BSC transmit:tsmt\|BSC:myBSC " "Elaborating entity \"BSC\" for hierarchy \"transmit:tsmt\|BSC:myBSC\"" {  } { { "transmit.v" "myBSC" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/transmit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIC transmit:tsmt\|BIC:myBIC " "Elaborating entity \"BIC\" for hierarchy \"transmit:tsmt\|BIC:myBIC\"" {  } { { "transmit.v" "myBIC" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/transmit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive receive:rcv " "Elaborating entity \"receive\" for hierarchy \"receive:rcv\"" {  } { { "serialComCPU.v" "rcv" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO receive:rcv\|SIPO:sr0 " "Elaborating entity \"SIPO\" for hierarchy \"receive:rcv\|SIPO:sr0\"" {  } { { "receive.v" "sr0" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/receive.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startBit receive:rcv\|startBit:myStartBit " "Elaborating entity \"startBit\" for hierarchy \"receive:rcv\|startBit:myStartBit\"" {  } { { "receive.v" "myStartBit" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/receive.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426254797858 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS startBit.v(7) " "Verilog HDL Always Construct warning at startBit.v(7): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en startBit.v(7) " "Verilog HDL Always Construct warning at startBit.v(7): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en startBit.v(15) " "Inferred latch for \"en\" at startBit.v(15)" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] startBit.v(15) " "Inferred latch for \"NS\[0\]\" at startBit.v(15)" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] startBit.v(15) " "Inferred latch for \"NS\[1\]\" at startBit.v(15)" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] startBit.v(15) " "Inferred latch for \"NS\[2\]\" at startBit.v(15)" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] startBit.v(15) " "Inferred latch for \"NS\[3\]\" at startBit.v(15)" {  } { { "startBit.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426254797858 "|onBoardSerialCom|serialCom:sc|receive:rcv|startBit:myStartBit"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2884 " "Found entity 1: altsyncram_2884" {  } { { "db/altsyncram_2884.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_2884.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254800402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254800402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254800599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254800599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254800646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254800646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254800797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254800797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254800865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254800865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254801009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254801009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254801060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254801060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254801137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254801137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254801246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254801246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254801317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254801317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426254801360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426254801360 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254801471 ""}
{ "Info" "ISGN_LLIS_BEGIN" "Top " "Starting Rapid Recompile for partition \"Top\"" {  } {  } 0 12244 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254801983 ""}
{ "Info" "ISGN_LLIS_BEGIN" "sld_signaltap:auto_signaltap_0 " "Starting Rapid Recompile for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 12244 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254802520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1426254804136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1812 " "Implemented 1812 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426254804332 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426254804332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1557 " "Implemented 1557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426254804332 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426254804332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426254804332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1237 " "Implemented 1237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "142 " "Implemented 142 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426254804757 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426254804757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "913 " "Implemented 913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426254804757 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426254804757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426254804757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254805023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426254805216 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426254805216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426254805216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426254805216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426254805363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426254805969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:53:25 2015 " "Processing ended: Fri Mar 13 06:53:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426254805969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426254805969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426254805969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426254805969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426254808170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426254808176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:53:27 2015 " "Processing started: Fri Mar 13 06:53:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426254808176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426254808176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --merge=on --recompile=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --merge=on --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426254808176 ""}
{ "Critical Warning" "WQTK_QTK_RR_SDC_FILE_CHANGE" "" "Rapid Recompile may ignore modifying, adding, or deleting SDC files." { { "Info" "IQTK_QTK_RR_SDC_FILE_NAME" "deleted c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc." {  } {  } 0 12845 "SDC file was %1!s!: %2!s!." 0 0 "Quartus II" 0 -1 1426254808669 ""} { "Info" "IQTK_QTK_RR_SDC_FILE_NAME" "deleted c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc." {  } {  } 0 12845 "SDC file was %1!s!: %2!s!." 0 0 "Quartus II" 0 -1 1426254808669 ""}  } {  } 1 12819 "Rapid Recompile may ignore modifying, adding, or deleting SDC files." 0 0 "Quartus II" 0 -1 1426254808669 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "Top " "Using Hybrid (Rapid Recompile) netlist for partition \"Top\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254811781 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_hub:auto_hub " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254812006 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_signaltap:auto_signaltap_0 " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254812093 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 89 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1426254812362 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1426254812364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426254812480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254812480 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "serialComCPU.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254814222 "|serialComCPU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "serialComCPU.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254814222 "|serialComCPU|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "serialComCPU.v" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426254814222 "|serialComCPU|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1426254814222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3060 " "Implemented 3060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426254814239 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426254814239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2880 " "Implemented 2880 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426254814239 ""} { "Info" "ICUT_CUT_TM_RAMS" "158 " "Implemented 158 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426254814239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426254814239 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_2884 " "Ignored assignments for entity \"altsyncram_2884\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2884 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2884 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1426254814307 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1426254814307 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_k484 " "Ignored assignments for entity \"altsyncram_k484\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_k484 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_k484 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1426254814307 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1426254814307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426254814726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:53:34 2015 " "Processing ended: Fri Mar 13 06:53:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426254814726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426254814726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426254814726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426254814726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426254816997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426254817004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:53:36 2015 " "Processing started: Fri Mar 13 06:53:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426254817004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1426254817004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC --recompile=on " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1426254817004 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1426254817078 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1426254817079 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1426254817079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1426254817946 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1426254818120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1426254818167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1426254818167 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1426254818888 ""}
{ "Critical Warning" "WQTK_QTK_RR_SDC_FILE_CHANGE" "" "Rapid Recompile may ignore modifying, adding, or deleting SDC files." { { "Info" "IQTK_QTK_RR_SDC_FILE_NAME" "deleted c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc." {  } {  } 0 12845 "SDC file was %1!s!: %2!s!." 0 0 "Quartus II" 0 -1 1426254819051 ""} { "Info" "IQTK_QTK_RR_SDC_FILE_NAME" "deleted c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc." {  } {  } 0 12845 "SDC file was %1!s!: %2!s!." 0 0 "Quartus II" 0 -1 1426254819051 ""}  } {  } 1 12819 "Rapid Recompile may ignore modifying, adding, or deleting SDC files." 0 0 "Fitter" 0 -1 1426254819051 ""}
{ "Info" "IFITCC_FITCC_RAPID_RECOMPILE_MODE" "" "Fitter is attempting to run in Rapid Recompile mode." {  } {  } 0 13184 "Fitter is attempting to run in Rapid Recompile mode." 0 0 "Fitter" 0 -1 1426254819070 ""}
{ "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED" "4 4 " "Rapid Recompile is attempting to preserve results from 4 out of 4 design partition(s):" { { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "Top 98.55 " "Partition \"Top\" -- Placement preservation requested is 98.55 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Quartus II" 0 -1 1426254819070 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "sld_hub:auto_hub 83.73 " "Partition \"sld_hub:auto_hub\" -- Placement preservation requested is 83.73 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Quartus II" 0 -1 1426254819070 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "sld_signaltap:auto_signaltap_0 50.52 " "Partition \"sld_signaltap:auto_signaltap_0\" -- Placement preservation requested is 50.52 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Quartus II" 0 -1 1426254819070 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "hard_block:auto_generated_inst 100.00 " "Partition \"hard_block:auto_generated_inst\" -- Placement preservation requested is 100.00 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Quartus II" 0 -1 1426254819070 ""}  } {  } 0 13185 "Rapid Recompile is attempting to preserve results from %1!d! out of %2!d! design partition(s):" 0 0 "Fitter" 0 -1 1426254819070 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "80.89 0 0 4 " "Fitter is preserving placement for 80.89 percent of the design from 0 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1426254819070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1426254819161 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1426254819243 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1426254826063 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1416 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1416 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1426254826327 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1426254826327 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426254826504 ""}
{ "Warning" "WCSYN_PHYSICAL_SYNTHESIS_SKIPPED_DUE_TO_RR_ON" "" "\"Rapid Recompile\" automatically turns off the physical synthesis optimization options to increase netlist reuse." {  } {  } 0 12506 "\"Rapid Recompile\" automatically turns off the physical synthesis optimization options to increase netlist reuse." 0 0 "Fitter" 0 -1 1426254826872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1426254826872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1426254826879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1426254826890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1426254826903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1426254826904 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1426254826910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1426254828003 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1426254828014 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1426254828014 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1426254828039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828040 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828041 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828041 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828041 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828041 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828042 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1426254828042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828042 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828043 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828043 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828043 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828044 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828044 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828044 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828044 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828045 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828045 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828045 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828045 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828046 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828046 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828046 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828046 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828047 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828047 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828047 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828048 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828048 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828048 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828049 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828049 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828049 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828049 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828050 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828050 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828051 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828051 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828052 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828052 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1426254828053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828053 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828053 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1426254828053 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1426254828054 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Reading SDC File: 'c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1426254828063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1426254828067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Synopsys Design Constraints File file not found: 'c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1426254828067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|charRecived " "Node: receive:rcv\|charRecived was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|DFlipFlop:ff7\|q receive:rcv\|charRecived " "Register receive:rcv\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|charRecived" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828076 "|serialComCPU|receive:rcv|charRecived"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|SRclk " "Node: receive:rcv\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q receive:rcv\|SRclk " "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828076 "|serialComCPU|receive:rcv|SRclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter:cc1\|out " "Node: clkCounter:cc1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|SRclk clkCounter:cc1\|out " "Register receive:rcv\|SRclk is being clocked by clkCounter:cc1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828076 "|serialComCPU|clkCounter:cc1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Node: receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] is being clocked by receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828076 "|serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff1|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter2:cc2\|out " "Node: clkCounter2:cc2\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q clkCounter2:cc2\|out " "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q is being clocked by clkCounter2:cc2\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828076 "|serialComCPU|clkCounter2:cc2|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cd\|divided_clocks\[4\] " "Node: clock_divider:cd\|divided_clocks\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkCounter:cc1\|out clock_divider:cd\|divided_clocks\[4\] " "Register clkCounter:cc1\|out is being clocked by clock_divider:cd\|divided_clocks\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828076 "|serialComCPU|clock_divider:cd|divided_clocks[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|bicClk " "Node: receive:rcv\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q receive:rcv\|bicClk " "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q is being clocked by receive:rcv\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828077 "|serialComCPU|receive:rcv|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|bicClk " "Node: transmit:tsmt\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q transmit:tsmt\|bicClk " "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q is being clocked by transmit:tsmt\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828077 "|serialComCPU|transmit:tsmt|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|SRclk " "Node: transmit:tsmt\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q transmit:tsmt\|SRclk " "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q is being clocked by transmit:tsmt\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254828077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1426254828077 "|serialComCPU|transmit:tsmt|SRclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1426254828144 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1426254828145 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426254828146 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1426254828146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1426254828187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1426254828195 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1426254828195 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1426254828376 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1426254828376 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426254828386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1426254834977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426254836677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1426254836787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1426254841862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426254841862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1426254844475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "72.99 " "Router is attempting to preserve 72.99 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1426254850253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/x5277219/Desktop/Lab4NIOS/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1426254855933 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1426254855933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426254862355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1426254862356 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1426254862356 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1426254862356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.33 " "Total time spent on timing analysis during the Fitter is 4.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1426254866102 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426254867929 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1426254868287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1426254869016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2267 " "Peak virtual memory: 2267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426254870470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:54:30 2015 " "Processing ended: Fri Mar 13 06:54:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426254870470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426254870470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426254870470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1426254870470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1426254873585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426254873592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:54:33 2015 " "Processing started: Fri Mar 13 06:54:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426254873592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1426254873592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1426254873592 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1426254883057 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/x5277219/Desktop/Lab4/db/ip/lab4_cpu/../../../lab4_cpu.sopcinfo " "The file, C:/Users/x5277219/Desktop/Lab4/db/ip/lab4_cpu/../../../lab4_cpu.sopcinfo, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." 0 0 "Assembler" 0 -1 1426254883083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426254886215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:54:46 2015 " "Processing ended: Fri Mar 13 06:54:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426254886215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426254886215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426254886215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1426254886215 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1426254886912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1426254888417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426254888424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:54:47 2015 " "Processing started: Fri Mar 13 06:54:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426254888424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426254888424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426254888424 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1426254888510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_2884 " "Ignored assignments for entity \"altsyncram_2884\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2884 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2884 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1426254889308 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1426254889308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_k484 " "Ignored assignments for entity \"altsyncram_k484\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_k484 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_k484 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1426254889308 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1426254889308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426254889461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1426254889518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1426254889518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426254889613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426254893709 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1426254894182 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1426254894389 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1426254894389 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1426254894438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894439 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894439 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894440 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894440 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894440 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894441 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1426254894441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894441 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894442 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894442 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894442 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894443 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894443 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894443 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894443 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894444 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894444 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894444 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894445 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894445 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894445 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894445 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894446 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894446 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894446 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894447 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894447 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894447 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894447 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894448 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894448 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894448 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894449 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894449 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894449 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894450 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894450 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894450 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894451 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894451 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894451 ""}  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" "" { Text "C:/Users/x5277219/Desktop/Lab4NIOS/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1426254894451 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1426254894454 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Reading SDC File: 'c:/users/x5277219/desktop/lab4nios/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1426254894473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1426254894480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc " "Synopsys Design Constraints File file not found: 'c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1426254894481 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|charRecived " "Node: receive:rcv\|charRecived was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|DFlipFlop:ff7\|q receive:rcv\|charRecived " "Register receive:rcv\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|charRecived" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894492 "|serialComCPU|receive:rcv|charRecived"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter:cc1\|out " "Node: clkCounter:cc1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|charRecived clkCounter:cc1\|out " "Register receive:rcv\|charRecived is being clocked by clkCounter:cc1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|clkCounter:cc1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cd\|divided_clocks\[4\] " "Node: clock_divider:cd\|divided_clocks\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkCounter:cc1\|out clock_divider:cd\|divided_clocks\[4\] " "Register clkCounter:cc1\|out is being clocked by clock_divider:cd\|divided_clocks\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|clock_divider:cd|divided_clocks[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Node: receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] is being clocked by receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff1|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter2:cc2\|out " "Node: clkCounter2:cc2\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q clkCounter2:cc2\|out " "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q is being clocked by clkCounter2:cc2\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|clkCounter2:cc2|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|bicClk " "Node: receive:rcv\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q receive:rcv\|bicClk " "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q is being clocked by receive:rcv\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|receive:rcv|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|SRclk " "Node: receive:rcv\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q receive:rcv\|SRclk " "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|receive:rcv|SRclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|bicClk " "Node: transmit:tsmt\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q transmit:tsmt\|bicClk " "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q is being clocked by transmit:tsmt\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|transmit:tsmt|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|SRclk " "Node: transmit:tsmt\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q transmit:tsmt\|SRclk " "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q is being clocked by transmit:tsmt\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254894493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254894493 "|serialComCPU|transmit:tsmt|SRclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1426254894506 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1426254894506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896101 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1426254896104 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1426254896120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.120 " "Worst-case setup slack is 9.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.120               0.000 CLOCK_50  " "    9.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271               0.000 altera_reserved_tck  " "    9.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254896318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 altera_reserved_tck  " "    0.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 CLOCK_50  " "    0.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254896347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.559 " "Worst-case recovery slack is 13.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.559               0.000 altera_reserved_tck  " "   13.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.798               0.000 CLOCK_50  " "   14.798               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254896360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.596 " "Worst-case removal slack is 0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 CLOCK_50  " "    0.596               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 altera_reserved_tck  " "    0.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254896376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.868 " "Worst-case minimum pulse width slack is 8.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.868               0.000 CLOCK_50  " "    8.868               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.828               0.000 altera_reserved_tck  " "   14.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254896384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.288 ns " "Worst Case Available Settling Time: 37.288 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254896520 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1426254896540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426254896632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426254899862 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|charRecived " "Node: receive:rcv\|charRecived was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|DFlipFlop:ff7\|q receive:rcv\|charRecived " "Register receive:rcv\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|charRecived" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900187 "|serialComCPU|receive:rcv|charRecived"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter:cc1\|out " "Node: clkCounter:cc1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|charRecived clkCounter:cc1\|out " "Register receive:rcv\|charRecived is being clocked by clkCounter:cc1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|clkCounter:cc1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cd\|divided_clocks\[4\] " "Node: clock_divider:cd\|divided_clocks\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkCounter:cc1\|out clock_divider:cd\|divided_clocks\[4\] " "Register clkCounter:cc1\|out is being clocked by clock_divider:cd\|divided_clocks\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|clock_divider:cd|divided_clocks[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Node: receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] is being clocked by receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff1|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter2:cc2\|out " "Node: clkCounter2:cc2\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q clkCounter2:cc2\|out " "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q is being clocked by clkCounter2:cc2\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|clkCounter2:cc2|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|bicClk " "Node: receive:rcv\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q receive:rcv\|bicClk " "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q is being clocked by receive:rcv\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|receive:rcv|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|SRclk " "Node: receive:rcv\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q receive:rcv\|SRclk " "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|receive:rcv|SRclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|bicClk " "Node: transmit:tsmt\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q transmit:tsmt\|bicClk " "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q is being clocked by transmit:tsmt\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|transmit:tsmt|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|SRclk " "Node: transmit:tsmt\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q transmit:tsmt\|SRclk " "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q is being clocked by transmit:tsmt\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254900188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254900188 "|serialComCPU|transmit:tsmt|SRclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1426254900204 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1426254900204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.620 " "Worst-case setup slack is 9.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.620               0.000 CLOCK_50  " "    9.620               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 altera_reserved_tck  " "    9.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254901885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 altera_reserved_tck  " "    0.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 CLOCK_50  " "    0.241               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254901915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.741 " "Worst-case recovery slack is 13.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.741               0.000 altera_reserved_tck  " "   13.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.006               0.000 CLOCK_50  " "   15.006               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254901931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.505 " "Worst-case removal slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 CLOCK_50  " "    0.505               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 altera_reserved_tck  " "    0.818               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254901944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.849 " "Worst-case minimum pulse width slack is 8.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.849               0.000 CLOCK_50  " "    8.849               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.796               0.000 altera_reserved_tck  " "   14.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254901952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254901952 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.296 ns " "Worst Case Available Settling Time: 37.296 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254902057 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1426254902064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426254902254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426254905647 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|charRecived " "Node: receive:rcv\|charRecived was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|DFlipFlop:ff7\|q receive:rcv\|charRecived " "Register receive:rcv\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|charRecived" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905993 "|serialComCPU|receive:rcv|charRecived"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter:cc1\|out " "Node: clkCounter:cc1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|charRecived clkCounter:cc1\|out " "Register receive:rcv\|charRecived is being clocked by clkCounter:cc1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905993 "|serialComCPU|clkCounter:cc1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cd\|divided_clocks\[4\] " "Node: clock_divider:cd\|divided_clocks\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkCounter:cc1\|out clock_divider:cd\|divided_clocks\[4\] " "Register clkCounter:cc1\|out is being clocked by clock_divider:cd\|divided_clocks\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905993 "|serialComCPU|clock_divider:cd|divided_clocks[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Node: receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] is being clocked by receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905993 "|serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff1|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter2:cc2\|out " "Node: clkCounter2:cc2\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q clkCounter2:cc2\|out " "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q is being clocked by clkCounter2:cc2\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905993 "|serialComCPU|clkCounter2:cc2|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|bicClk " "Node: receive:rcv\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q receive:rcv\|bicClk " "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q is being clocked by receive:rcv\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905993 "|serialComCPU|receive:rcv|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|SRclk " "Node: receive:rcv\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q receive:rcv\|SRclk " "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905994 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905994 "|serialComCPU|receive:rcv|SRclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|bicClk " "Node: transmit:tsmt\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q transmit:tsmt\|bicClk " "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q is being clocked by transmit:tsmt\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905994 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905994 "|serialComCPU|transmit:tsmt|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|SRclk " "Node: transmit:tsmt\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q transmit:tsmt\|SRclk " "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q is being clocked by transmit:tsmt\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254905994 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254905994 "|serialComCPU|transmit:tsmt|SRclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1426254906010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1426254906010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.034 " "Worst-case setup slack is 12.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.034               0.000 CLOCK_50  " "   12.034               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.267               0.000 altera_reserved_tck  " "   12.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254907595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 altera_reserved_tck  " "    0.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 CLOCK_50  " "    0.163               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254907630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.927 " "Worst-case recovery slack is 14.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.927               0.000 altera_reserved_tck  " "   14.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.307               0.000 CLOCK_50  " "   16.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254907643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.391 " "Worst-case removal slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 CLOCK_50  " "    0.391               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 altera_reserved_tck  " "    0.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254907656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.480 " "Worst-case minimum pulse width slack is 8.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.480               0.000 CLOCK_50  " "    8.480               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.510               0.000 altera_reserved_tck  " "   14.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254907665 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.194 ns " "Worst Case Available Settling Time: 38.194 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254907766 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1426254907773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426254907974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426254911237 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|charRecived " "Node: receive:rcv\|charRecived was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|DFlipFlop:ff7\|q receive:rcv\|charRecived " "Register receive:rcv\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|charRecived" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911558 "|serialComCPU|receive:rcv|charRecived"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter:cc1\|out " "Node: clkCounter:cc1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|charRecived clkCounter:cc1\|out " "Register receive:rcv\|charRecived is being clocked by clkCounter:cc1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|clkCounter:cc1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cd\|divided_clocks\[4\] " "Node: clock_divider:cd\|divided_clocks\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clkCounter:cc1\|out clock_divider:cd\|divided_clocks\[4\] " "Register clkCounter:cc1\|out is being clocked by clock_divider:cd\|divided_clocks\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|clock_divider:cd|divided_clocks[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Node: receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q " "Latch receive:rcv\|startBit:myStartBit\|NS\[0\] is being clocked by receive:rcv\|startBit:myStartBit\|DFlipFlop:dff1\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff1|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkCounter2:cc2\|out " "Node: clkCounter2:cc2\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q clkCounter2:cc2\|out " "Register receive:rcv\|startBit:myStartBit\|DFlipFlop:dff0\|q is being clocked by clkCounter2:cc2\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|clkCounter2:cc2|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|bicClk " "Node: receive:rcv\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q receive:rcv\|bicClk " "Register receive:rcv\|BIC:myBIC\|DFlipFlop:b2\|q is being clocked by receive:rcv\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|receive:rcv|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "receive:rcv\|SRclk " "Node: receive:rcv\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q receive:rcv\|SRclk " "Register receive:rcv\|SIPO:sr0\|DFlipFlop:ff7\|q is being clocked by receive:rcv\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|receive:rcv|SRclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|bicClk " "Node: transmit:tsmt\|bicClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q transmit:tsmt\|bicClk " "Register transmit:tsmt\|BIC:myBIC\|DFlipFlop:b1\|q is being clocked by transmit:tsmt\|bicClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|transmit:tsmt|bicClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "transmit:tsmt\|SRclk " "Node: transmit:tsmt\|SRclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q transmit:tsmt\|SRclk " "Register transmit:tsmt\|PISO:sr1\|DFlipFlop2:ff0\|q is being clocked by transmit:tsmt\|SRclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1426254911559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1426254911559 "|serialComCPU|transmit:tsmt|SRclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_lab4_cpu_nios2_processor_nios2_oci\|the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: lab4_cpu:u0\|lab4_cpu_nios2_processor:nios2_processor\|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci\|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem\|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gqf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1426254911572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1426254911572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.875 " "Worst-case setup slack is 12.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.875               0.000 altera_reserved_tck  " "   12.875               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.102               0.000 CLOCK_50  " "   13.102               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254913148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 altera_reserved_tck  " "    0.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 CLOCK_50  " "    0.147               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254913179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.271 " "Worst-case recovery slack is 15.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.271               0.000 altera_reserved_tck  " "   15.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.732               0.000 CLOCK_50  " "   16.732               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254913193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 altera_reserved_tck  " "    0.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254913206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.434 " "Worst-case minimum pulse width slack is 8.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.434               0.000 CLOCK_50  " "    8.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.525               0.000 altera_reserved_tck  " "   14.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426254913215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.280 ns " "Worst Case Available Settling Time: 38.280 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1426254913306 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426254914433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426254914434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426254914484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426254914623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:55:14 2015 " "Processing ended: Fri Mar 13 06:55:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426254914623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426254914623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426254914623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426254914623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426254916712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426254916718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:55:16 2015 " "Processing started: Fri Mar 13 06:55:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426254916718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426254916718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426254916718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.vo C:/Users/x5277219/Desktop/Lab1 Counter1/simulation/qsim// simulation " "Generated file DE1_SoC.vo in folder \"C:/Users/x5277219/Desktop/Lab1 Counter1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1426254918439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426254918666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:55:18 2015 " "Processing ended: Fri Mar 13 06:55:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426254918666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426254918666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426254918666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426254918666 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Rapid Recompile 0 s 22 s " "Quartus II Rapid Recompile was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426254919399 ""}
