INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado labs/HW9/HW9.sim/sim_1/synth/func/xsim/swapTB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swap
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado labs/HW9/HW9.srcs/sim_1/new/swapTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swapTB
