Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch_Test_isim_beh.exe -prj D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch_Test_beh.prj work.Instr_Fetch_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/PC.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Mux_2_To_1.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instruction_Memory.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instruction_Cache.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Adder.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Mux_2_To_1
Compiling module PC
Compiling module Adder
Compiling module Instruction_Memory
Compiling module Instruction_Cache
Compiling module Instr_Fetch
Compiling module Instr_Fetch_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch_Test_isim_beh.exe
Fuse Memory Usage: 29056 KB
Fuse CPU Usage: 530 ms
