INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Etude/Enseirb/Projet S8/hw-aff3ct/VHDL/Encodeur_para_final.srcs/sim_1/new/tb_top_lvl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_level_parallele'
