//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_256x12m2s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:14:43" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_7_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_11_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 12 ;
        bit_from : 11 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_256x12m2s ) {
    memory () {
        type : ram ;
        address_width : 8 ;
        word_width : 12 ;
    }
    functional_peak_current : 18168.500000;
    area : 1114.953840 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001705 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3452009, 0.3452114, 0.3452219, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3452009, 0.3452114, 0.3452219, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3106808, 0.3106903, 0.3106997, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3106808, 0.3106903, 0.3106997, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023882" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.026463" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001705 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3452009, 0.3452114, 0.3452219, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3452009, 0.3452114, 0.3452219, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3106808, 0.3106903, 0.3106997, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3106808, 0.3106903, 0.3106997, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023882" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.026463" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_11_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[11:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0070780, 0.0070780, 0.0070780, 0.0070780, 0.0070780" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0070780, 0.0070780, 0.0070780, 0.0070780, 0.0070780" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1914323, 0.2014888, 0.2117910, 0.2324889, 0.2739202",\
              "0.1956633, 0.2057198, 0.2160220, 0.2367199, 0.2781512",\
              "0.1977606, 0.2078171, 0.2181193, 0.2388172, 0.2802485",\
              "0.1988437, 0.2089002, 0.2192024, 0.2399003, 0.2813316",\
              "0.1954683, 0.2055248, 0.2158270, 0.2365249, 0.2779562"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1914323, 0.2014888, 0.2117910, 0.2324889, 0.2739202",\
              "0.1956633, 0.2057198, 0.2160220, 0.2367199, 0.2781512",\
              "0.1977606, 0.2078171, 0.2181193, 0.2388172, 0.2802485",\
              "0.1988437, 0.2089002, 0.2192024, 0.2399003, 0.2813316",\
              "0.1954683, 0.2055248, 0.2158270, 0.2365249, 0.2779562"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2268822, 0.2374273, 0.2490372, 0.2721414, 0.3184495",\
              "0.2321941, 0.2427393, 0.2543491, 0.2774533, 0.3237615",\
              "0.2347834, 0.2453286, 0.2569384, 0.2800426, 0.3263508",\
              "0.2359174, 0.2464626, 0.2580724, 0.2811766, 0.3274848",\
              "0.2359279, 0.2464731, 0.2580829, 0.2811871, 0.3274953"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2268822, 0.2374273, 0.2490372, 0.2721414, 0.3184495",\
              "0.2321941, 0.2427393, 0.2543491, 0.2774533, 0.3237615",\
              "0.2347834, 0.2453286, 0.2569384, 0.2800426, 0.3263508",\
              "0.2359174, 0.2464626, 0.2580724, 0.2811766, 0.3274848",\
              "0.2359279, 0.2464731, 0.2580829, 0.2811871, 0.3274953"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031742 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0437852, 0.0595922, 0.0774772, 0.1102172, 0.1705182" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0437852, 0.0595922, 0.0774772, 0.1102172, 0.1705182" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0437852, 0.0595922, 0.0774772, 0.1102172, 0.1705182" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0437852, 0.0595922, 0.0774772, 0.1102172, 0.1705182" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0708676, 0.0759549, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1211353, 0.1277986, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3452009, 0.3452114, 0.3452219, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3452009, 0.3452114, 0.3452219, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "1.511000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104882" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "1.509580" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106715" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "1.344790" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106697" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "1.427190" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106706" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.062478" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001911 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.033890" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036795" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0913229, 0.0969524, 0.1021753, 0.1089904, 0.1208412",\
              "0.0913635, 0.0969930, 0.1022159, 0.1090310, 0.1208818",\
              "0.0911315, 0.0967611, 0.1019839, 0.1087991, 0.1206499",\
              "0.0908289, 0.0964584, 0.1016813, 0.1084964, 0.1203472",\
              "0.0905751, 0.0962047, 0.1014275, 0.1082427, 0.1200935"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0913229, 0.0969524, 0.1021753, 0.1089904, 0.1208412",\
              "0.0913635, 0.0969930, 0.1022159, 0.1090310, 0.1208818",\
              "0.0911315, 0.0967611, 0.1019839, 0.1087991, 0.1206499",\
              "0.0908289, 0.0964584, 0.1016813, 0.1084964, 0.1203472",\
              "0.0905751, 0.0962047, 0.1014275, 0.1082427, 0.1200935"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0581941, 0.0541341, 0.0508811, 0.0474511, 0.0430881",\
              "0.0643301, 0.0602701, 0.0570171, 0.0535871, 0.0492241",\
              "0.0688411, 0.0647811, 0.0615281, 0.0580981, 0.0537351",\
              "0.0746661, 0.0706061, 0.0673531, 0.0639231, 0.0595601",\
              "0.0805211, 0.0764611, 0.0732081, 0.0697781, 0.0654151"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0581941, 0.0541341, 0.0508811, 0.0474511, 0.0430881",\
              "0.0643301, 0.0602701, 0.0570171, 0.0535871, 0.0492241",\
              "0.0688411, 0.0647811, 0.0615281, 0.0580981, 0.0537351",\
              "0.0746661, 0.0706061, 0.0673531, 0.0639231, 0.0595601",\
              "0.0805211, 0.0764611, 0.0732081, 0.0697781, 0.0654151"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001707 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.023882" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.026463" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0771968, 0.0840411, 0.0910164, 0.1018729, 0.1177672",\
              "0.0772125, 0.0840567, 0.0910320, 0.1018885, 0.1177828",\
              "0.0770481, 0.0838924, 0.0908676, 0.1017242, 0.1176185",\
              "0.0764605, 0.0833048, 0.0902801, 0.1011366, 0.1170309",\
              "0.0756712, 0.0825154, 0.0894907, 0.1003472, 0.1162416"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0771968, 0.0840411, 0.0910164, 0.1018729, 0.1177672",\
              "0.0772125, 0.0840567, 0.0910320, 0.1018885, 0.1177828",\
              "0.0770481, 0.0838924, 0.0908676, 0.1017242, 0.1176185",\
              "0.0764605, 0.0833048, 0.0902801, 0.1011366, 0.1170309",\
              "0.0756712, 0.0825154, 0.0894907, 0.1003472, 0.1162416"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0622383, 0.0583003, 0.0560873, 0.0529493, 0.0507313",\
              "0.0689923, 0.0650543, 0.0628413, 0.0597033, 0.0574853",\
              "0.0724853, 0.0685473, 0.0663343, 0.0631963, 0.0609783",\
              "0.0758973, 0.0719593, 0.0697463, 0.0666083, 0.0643903",\
              "0.0752503, 0.0713123, 0.0690993, 0.0659613, 0.0637433"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0622383, 0.0583003, 0.0560873, 0.0529493, 0.0507313",\
              "0.0689923, 0.0650543, 0.0628413, 0.0597033, 0.0574853",\
              "0.0724853, 0.0685473, 0.0663343, 0.0631963, 0.0609783",\
              "0.0758973, 0.0719593, 0.0697463, 0.0666083, 0.0643903",\
              "0.0752503, 0.0713123, 0.0690993, 0.0659613, 0.0637433"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_7_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001705 ;
        pin (A[7:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010840" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011146" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0679524, 0.0729381, 0.0767560, 0.0844374, 0.0999469",\
              "0.0679711, 0.0729569, 0.0767747, 0.0844561, 0.0999657",\
              "0.0678234, 0.0728092, 0.0766270, 0.0843084, 0.0998180",\
              "0.0672244, 0.0722101, 0.0760280, 0.0837094, 0.0992189",\
              "0.0664402, 0.0714260, 0.0752438, 0.0829253, 0.0984348"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0679524, 0.0729381, 0.0767560, 0.0844374, 0.0999469",\
              "0.0679711, 0.0729569, 0.0767747, 0.0844561, 0.0999657",\
              "0.0678234, 0.0728092, 0.0766270, 0.0843084, 0.0998180",\
              "0.0672244, 0.0722101, 0.0760280, 0.0837094, 0.0992189",\
              "0.0664402, 0.0714260, 0.0752438, 0.0829253, 0.0984348"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0714185, 0.0680495, 0.0660085, 0.0627385, 0.0600175",\
              "0.0776575, 0.0742885, 0.0722475, 0.0689775, 0.0662565",\
              "0.0817125, 0.0783435, 0.0763025, 0.0730325, 0.0703115",\
              "0.0851165, 0.0817475, 0.0797065, 0.0764365, 0.0737155",\
              "0.0848055, 0.0814365, 0.0793955, 0.0761255, 0.0734045"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0714185, 0.0680495, 0.0660085, 0.0627385, 0.0600175",\
              "0.0776575, 0.0742885, 0.0722475, 0.0689775, 0.0662565",\
              "0.0817125, 0.0783435, 0.0763025, 0.0730325, 0.0703115",\
              "0.0851165, 0.0817475, 0.0797065, 0.0764365, 0.0737155",\
              "0.0848055, 0.0814365, 0.0793955, 0.0761255, 0.0734045"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_11_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001163 ;
        pin ( BWEB[11:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004869" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005313" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0483328, 0.0549794, 0.0617384, 0.0710287, 0.0868793",\
              "0.0436600, 0.0503067, 0.0570657, 0.0663560, 0.0822066",\
              "0.0423091, 0.0489557, 0.0557147, 0.0650050, 0.0808557",\
              "0.0465970, 0.0532436, 0.0600026, 0.0692929, 0.0851436",\
              "0.0680813, 0.0747280, 0.0814869, 0.0907773, 0.1066279"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0483328, 0.0549794, 0.0617384, 0.0710287, 0.0868793",\
              "0.0436600, 0.0503067, 0.0570657, 0.0663560, 0.0822066",\
              "0.0423091, 0.0489557, 0.0557147, 0.0650050, 0.0808557",\
              "0.0465970, 0.0532436, 0.0600026, 0.0692929, 0.0851436",\
              "0.0680813, 0.0747280, 0.0814869, 0.0907773, 0.1066279"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0680218, 0.0739468, 0.0840628, 0.1049478, 0.1527118",\
              "0.0843918, 0.0903168, 0.1004328, 0.1213178, 0.1690818",\
              "0.1010048, 0.1069298, 0.1170458, 0.1379308, 0.1856948",\
              "0.1264868, 0.1324118, 0.1425278, 0.1634128, 0.2111768",\
              "0.1628508, 0.1687758, 0.1788918, 0.1997768, 0.2475408"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0680218, 0.0739468, 0.0840628, 0.1049478, 0.1527118",\
              "0.0843918, 0.0903168, 0.1004328, 0.1213178, 0.1690818",\
              "0.1010048, 0.1069298, 0.1170458, 0.1379308, 0.1856948",\
              "0.1264868, 0.1324118, 0.1425278, 0.1634128, 0.2111768",\
              "0.1628508, 0.1687758, 0.1788918, 0.1997768, 0.2475408"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_11_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001077 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[11:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005249" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005942" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0483328, 0.0549794, 0.0617384, 0.0710287, 0.0868793",\
              "0.0436600, 0.0503067, 0.0570657, 0.0663560, 0.0822066",\
              "0.0423091, 0.0489557, 0.0557147, 0.0650050, 0.0808557",\
              "0.0465970, 0.0532436, 0.0600026, 0.0692929, 0.0851436",\
              "0.0680813, 0.0747280, 0.0814869, 0.0907773, 0.1066279"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0483328, 0.0549794, 0.0617384, 0.0710287, 0.0868793",\
              "0.0436600, 0.0503067, 0.0570657, 0.0663560, 0.0822066",\
              "0.0423091, 0.0489557, 0.0557147, 0.0650050, 0.0808557",\
              "0.0465970, 0.0532436, 0.0600026, 0.0692929, 0.0851436",\
              "0.0680813, 0.0747280, 0.0814869, 0.0907773, 0.1066279"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0678349, 0.0737599, 0.0838759, 0.1047609, 0.1525249",\
              "0.0842049, 0.0901299, 0.1002459, 0.1211309, 0.1688949",\
              "0.1008179, 0.1067429, 0.1168589, 0.1377439, 0.1855079",\
              "0.1262999, 0.1322249, 0.1423409, 0.1632259, 0.2109899",\
              "0.1626639, 0.1685889, 0.1787049, 0.1995899, 0.2473539"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0678349, 0.0737599, 0.0838759, 0.1047609, 0.1525249",\
              "0.0842049, 0.0901299, 0.1002459, 0.1211309, 0.1688949",\
              "0.1008179, 0.1067429, 0.1168589, 0.1377439, 0.1855079",\
              "0.1262999, 0.1322249, 0.1423409, 0.1632259, 0.2109899",\
              "0.1626639, 0.1685889, 0.1787049, 0.1995899, 0.2473539"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 2.309940 ;
    }
}
}
