wire intermediateXXXwire_3 replaced by wire maxAbsValueCir_wire_1
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_146 replaced by wire maxAbsValueCir_wire_2
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_147 replaced by wire maxAbsValueCir_wire_3
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_6 replaced by wire maxAbsValueCir_wire_4
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_4 replaced by wire maxAbsValueCir_wire_5
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_148 replaced by wire maxAbsValueCir_wire_6
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_9 replaced by wire maxAbsValueCir_wire_7
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_7 replaced by wire maxAbsValueCir_wire_8
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_149 replaced by wire maxAbsValueCir_wire_9
(Gate path) : Design_Madd_old_absw2_1_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_12 replaced by wire maxAbsValueCir_wire_10
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_142 replaced by wire maxAbsValueCir_wire_11
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_143 replaced by wire maxAbsValueCir_wire_12
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_15 replaced by wire maxAbsValueCir_wire_13
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_13 replaced by wire maxAbsValueCir_wire_14
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_144 replaced by wire maxAbsValueCir_wire_15
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_18 replaced by wire maxAbsValueCir_wire_16
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_16 replaced by wire maxAbsValueCir_wire_17
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_145 replaced by wire maxAbsValueCir_wire_18
(Gate path) : Design_Madd_old_absw1_2_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_21 replaced by wire maxAbsValueCir_wire_19
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_150 replaced by wire maxAbsValueCir_wire_20
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_151 replaced by wire maxAbsValueCir_wire_21
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_1__/Xo_0_1/
wire intermediateXXXwire_24 replaced by wire maxAbsValueCir_wire_22
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_22 replaced by wire maxAbsValueCir_wire_23
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_152 replaced by wire maxAbsValueCir_wire_24
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_2__/Xo_0_1/
wire intermediateXXXwire_27 replaced by wire maxAbsValueCir_wire_25
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_25 replaced by wire maxAbsValueCir_wire_26
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_153 replaced by wire maxAbsValueCir_wire_27
(Gate path) : Design_Madd_old_absw3_3_addsub0000_Mxor_Result_3__/Xo_0_1/
wire intermediateXXXwire_30 replaced by wire maxAbsValueCir_wire_28
(Gate path) : Design_Madd_old_absw1_2_addsub0000__and00012/
wire intermediateXXXwire_33 replaced by wire maxAbsValueCir_wire_29
(Gate path) : Design_Madd_old_absw2_1_addsub0000__and00012/
wire intermediateXXXwire_36 replaced by wire maxAbsValueCir_wire_30
(Gate path) : Design_Madd_old_absw3_3_addsub0000__and00012/
wire intermediateXXXwire_37 replaced by wire maxAbsValueCir_wire_31
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB1_renamed_77/
wire intermediateXXXwire_40 replaced by wire maxAbsValueCir_wire_32
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB12_renamed_88/
wire intermediateXXXwire_38 replaced by wire maxAbsValueCir_wire_33
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB12_renamed_88/
wire intermediateXXXwire_91 replaced by wire maxAbsValueCir_wire_34
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB2_renamed_78/
wire intermediateXXXwire_39 replaced by wire maxAbsValueCir_wire_35
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB11_renamed_87/
wire intermediateXXXwire_48 replaced by wire maxAbsValueCir_wire_36
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB20_renamed_96/
wire intermediateXXXwire_45 replaced by wire maxAbsValueCir_wire_37
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB20_renamed_96/
wire intermediateXXXwire_50 replaced by wire maxAbsValueCir_wire_38
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB21_renamed_97/
wire intermediateXXXwire_46 replaced by wire maxAbsValueCir_wire_39
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB21_renamed_97/
wire intermediateXXXwire_41 replaced by wire maxAbsValueCir_wire_40
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB13_renamed_89/
wire intermediateXXXwire_49 replaced by wire maxAbsValueCir_wire_41
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB13_renamed_89/
wire intermediateXXXwire_53 replaced by wire maxAbsValueCir_wire_42
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB13_renamed_89/
wire intermediateXXXwire_54 replaced by wire maxAbsValueCir_wire_43
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB18_renamed_94/
wire intermediateXXXwire_96 replaced by wire maxAbsValueCir_wire_44
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB18_renamed_94/
wire intermediateXXXwire_42 replaced by wire maxAbsValueCir_wire_45
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB14_renamed_90/
wire intermediateXXXwire_55 replaced by wire maxAbsValueCir_wire_46
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB14_renamed_90/
wire intermediateXXXwire_47 replaced by wire maxAbsValueCir_wire_47
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB19_renamed_95/
wire intermediateXXXwire_43 replaced by wire maxAbsValueCir_wire_48
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB19_renamed_95/
wire intermediateXXXwire_56 replaced by wire maxAbsValueCir_wire_49
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB15_renamed_91/
wire intermediateXXXwire_57 replaced by wire maxAbsValueCir_wire_50
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB15_renamed_91/
wire intermediateXXXwire_44 replaced by wire maxAbsValueCir_wire_51
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB16_renamed_92/
wire intermediateXXXwire_58 replaced by wire maxAbsValueCir_wire_52
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB16_renamed_92/
wire intermediateXXXwire_92 replaced by wire maxAbsValueCir_wire_53
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB16_renamed_92/
wire intermediateXXXwire_51 replaced by wire maxAbsValueCir_wire_54
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB22_renamed_98/
wire intermediateXXXwire_59 replaced by wire maxAbsValueCir_wire_55
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB17_renamed_93/
wire intermediateXXXwire_52 replaced by wire maxAbsValueCir_wire_56
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB23/
wire intermediateXXXwire_140 replaced by wire maxAbsValueCir_wire_57
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB24/
wire intermediateXXXwire_87 replaced by wire maxAbsValueCir_wire_58
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB5_renamed_81/
wire intermediateXXXwire_83 replaced by wire maxAbsValueCir_wire_59
(Gate path) : Design_Mcompar_out_cmp_gt0000_AGB9_renamed_85/
wire intermediateXXXwire_60 replaced by wire maxAbsValueCir_wire_60
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB1_renamed_55/
wire intermediateXXXwire_63 replaced by wire maxAbsValueCir_wire_61
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB12_renamed_66/
wire intermediateXXXwire_61 replaced by wire maxAbsValueCir_wire_62
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB12_renamed_66/
wire intermediateXXXwire_62 replaced by wire maxAbsValueCir_wire_63
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB11_renamed_65/
wire intermediateXXXwire_71 replaced by wire maxAbsValueCir_wire_64
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB20_renamed_74/
wire intermediateXXXwire_68 replaced by wire maxAbsValueCir_wire_65
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB20_renamed_74/
wire intermediateXXXwire_73 replaced by wire maxAbsValueCir_wire_66
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB21_renamed_75/
wire intermediateXXXwire_69 replaced by wire maxAbsValueCir_wire_67
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB21_renamed_75/
wire intermediateXXXwire_64 replaced by wire maxAbsValueCir_wire_68
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB13_renamed_67/
wire intermediateXXXwire_72 replaced by wire maxAbsValueCir_wire_69
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB13_renamed_67/
wire intermediateXXXwire_76 replaced by wire maxAbsValueCir_wire_70
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB13_renamed_67/
wire intermediateXXXwire_77 replaced by wire maxAbsValueCir_wire_71
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB18_renamed_72/
wire intermediateXXXwire_104 replaced by wire maxAbsValueCir_wire_72
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB18_renamed_72/
wire intermediateXXXwire_65 replaced by wire maxAbsValueCir_wire_73
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB14_renamed_68/
wire intermediateXXXwire_78 replaced by wire maxAbsValueCir_wire_74
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB14_renamed_68/
wire intermediateXXXwire_70 replaced by wire maxAbsValueCir_wire_75
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB19_renamed_73/
wire intermediateXXXwire_66 replaced by wire maxAbsValueCir_wire_76
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB19_renamed_73/
wire intermediateXXXwire_79 replaced by wire maxAbsValueCir_wire_77
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB15_renamed_69/
wire intermediateXXXwire_80 replaced by wire maxAbsValueCir_wire_78
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB15_renamed_69/
wire intermediateXXXwire_67 replaced by wire maxAbsValueCir_wire_79
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB16_renamed_70/
wire intermediateXXXwire_81 replaced by wire maxAbsValueCir_wire_80
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB16_renamed_70/
wire intermediateXXXwire_100 replaced by wire maxAbsValueCir_wire_81
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB16_renamed_70/
wire intermediateXXXwire_74 replaced by wire maxAbsValueCir_wire_82
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB22_renamed_76/
wire intermediateXXXwire_82 replaced by wire maxAbsValueCir_wire_83
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB17_renamed_71/
wire intermediateXXXwire_75 replaced by wire maxAbsValueCir_wire_84
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB23/
wire intermediateXXXwire_141 replaced by wire maxAbsValueCir_wire_85
(Gate path) : Design_Mcompar_out_cmp_gt0001_AGB24/
wire intermediateXXXwire_84 replaced by wire maxAbsValueCir_wire_86
(Gate path) : Design_&_old_absw1_2_1_4/
wire intermediateXXXwire_86 replaced by wire maxAbsValueCir_wire_87
(Gate path) : Design_&_old_absw1_2_1_4/
wire intermediateXXXwire_85 replaced by wire maxAbsValueCir_wire_88
(Gate path) : Design_&_old_absw1_2_1_2_renamed_19/
wire intermediateXXXwire_88 replaced by wire maxAbsValueCir_wire_89
(Gate path) : Design_&_old_absw1_2_2_4/
wire intermediateXXXwire_90 replaced by wire maxAbsValueCir_wire_90
(Gate path) : Design_&_old_absw1_2_2_4/
wire intermediateXXXwire_89 replaced by wire maxAbsValueCir_wire_91
(Gate path) : Design_&_old_absw1_2_2_2_renamed_16/
wire intermediateXXXwire_93 replaced by wire maxAbsValueCir_wire_92
(Gate path) : Design_&_old_absw2_1_1_4/
wire intermediateXXXwire_95 replaced by wire maxAbsValueCir_wire_93
(Gate path) : Design_&_old_absw2_1_1_4/
wire intermediateXXXwire_94 replaced by wire maxAbsValueCir_wire_94
(Gate path) : Design_&_old_absw2_1_1_2_renamed_13/
wire intermediateXXXwire_97 replaced by wire maxAbsValueCir_wire_95
(Gate path) : Design_&_old_absw2_1_2_4/
wire intermediateXXXwire_99 replaced by wire maxAbsValueCir_wire_96
(Gate path) : Design_&_old_absw2_1_2_4/
wire intermediateXXXwire_98 replaced by wire maxAbsValueCir_wire_97
(Gate path) : Design_&_old_absw2_1_2_2_renamed_10/
wire intermediateXXXwire_101 replaced by wire maxAbsValueCir_wire_98
(Gate path) : Design_&_old_absw3_3_1_4/
wire intermediateXXXwire_103 replaced by wire maxAbsValueCir_wire_99
(Gate path) : Design_&_old_absw3_3_1_4/
wire intermediateXXXwire_102 replaced by wire maxAbsValueCir_wire_100
(Gate path) : Design_&_old_absw3_3_1_2_renamed_25/
wire intermediateXXXwire_105 replaced by wire maxAbsValueCir_wire_101
(Gate path) : Design_&_old_absw3_3_2_4/
wire intermediateXXXwire_107 replaced by wire maxAbsValueCir_wire_102
(Gate path) : Design_&_old_absw3_3_2_4/
wire intermediateXXXwire_106 replaced by wire maxAbsValueCir_wire_103
(Gate path) : Design_&_old_absw3_3_2_2_renamed_22/
wire intermediateXXXwire_136 replaced by wire maxAbsValueCir_wire_104
(Gate path) : Design_out_0_OBUF_renamed_114/
wire intermediateXXXwire_108 replaced by wire maxAbsValueCir_wire_105
(Gate path) : Design_out_0_1_renamed_48/
wire intermediateXXXwire_114 replaced by wire maxAbsValueCir_wire_106
(Gate path) : Design_out_0_8/
wire intermediateXXXwire_109 replaced by wire maxAbsValueCir_wire_107
(Gate path) : Design_out_0_2_renamed_49/
wire intermediateXXXwire_113 replaced by wire maxAbsValueCir_wire_108
(Gate path) : Design_out_0_6_renamed_53/
wire intermediateXXXwire_112 replaced by wire maxAbsValueCir_wire_109
(Gate path) : Design_out_0_6_renamed_53/
wire intermediateXXXwire_110 replaced by wire maxAbsValueCir_wire_110
(Gate path) : Design_out_0_3_renamed_50/
wire intermediateXXXwire_111 replaced by wire maxAbsValueCir_wire_111
(Gate path) : Design_out_0_4_renamed_51/
wire intermediateXXXwire_137 replaced by wire maxAbsValueCir_wire_112
(Gate path) : Design_out_1_OBUF_renamed_113/
wire intermediateXXXwire_115 replaced by wire maxAbsValueCir_wire_113
(Gate path) : Design_out_1_1_renamed_41/
wire intermediateXXXwire_121 replaced by wire maxAbsValueCir_wire_114
(Gate path) : Design_out_1_8/
wire intermediateXXXwire_116 replaced by wire maxAbsValueCir_wire_115
(Gate path) : Design_out_1_2_renamed_42/
wire intermediateXXXwire_120 replaced by wire maxAbsValueCir_wire_116
(Gate path) : Design_out_1_6_renamed_46/
wire intermediateXXXwire_119 replaced by wire maxAbsValueCir_wire_117
(Gate path) : Design_out_1_6_renamed_46/
wire intermediateXXXwire_117 replaced by wire maxAbsValueCir_wire_118
(Gate path) : Design_out_1_3_renamed_43/
wire intermediateXXXwire_118 replaced by wire maxAbsValueCir_wire_119
(Gate path) : Design_out_1_4_renamed_44/
wire intermediateXXXwire_138 replaced by wire maxAbsValueCir_wire_120
(Gate path) : Design_out_2_OBUF_renamed_112/
wire intermediateXXXwire_122 replaced by wire maxAbsValueCir_wire_121
(Gate path) : Design_out_2_1_renamed_34/
wire intermediateXXXwire_128 replaced by wire maxAbsValueCir_wire_122
(Gate path) : Design_out_2_8/
wire intermediateXXXwire_123 replaced by wire maxAbsValueCir_wire_123
(Gate path) : Design_out_2_2_renamed_35/
wire intermediateXXXwire_127 replaced by wire maxAbsValueCir_wire_124
(Gate path) : Design_out_2_6_renamed_39/
wire intermediateXXXwire_126 replaced by wire maxAbsValueCir_wire_125
(Gate path) : Design_out_2_6_renamed_39/
wire intermediateXXXwire_124 replaced by wire maxAbsValueCir_wire_126
(Gate path) : Design_out_2_3_renamed_36/
wire intermediateXXXwire_125 replaced by wire maxAbsValueCir_wire_127
(Gate path) : Design_out_2_4_renamed_37/
wire intermediateXXXwire_139 replaced by wire maxAbsValueCir_wire_128
(Gate path) : Design_out_3_OBUF_renamed_111/
wire intermediateXXXwire_129 replaced by wire maxAbsValueCir_wire_129
(Gate path) : Design_out_3_1_renamed_27/
wire intermediateXXXwire_135 replaced by wire maxAbsValueCir_wire_130
(Gate path) : Design_out_3_8/
wire intermediateXXXwire_130 replaced by wire maxAbsValueCir_wire_131
(Gate path) : Design_out_3_2_renamed_28/
wire intermediateXXXwire_134 replaced by wire maxAbsValueCir_wire_132
(Gate path) : Design_out_3_6_renamed_32/
wire intermediateXXXwire_133 replaced by wire maxAbsValueCir_wire_133
(Gate path) : Design_out_3_6_renamed_32/
wire intermediateXXXwire_131 replaced by wire maxAbsValueCir_wire_134
(Gate path) : Design_out_3_3_renamed_29/
wire intermediateXXXwire_132 replaced by wire maxAbsValueCir_wire_135
(Gate path) : Design_out_3_4_renamed_30/
**************************************************
*****                                         ****
*****                                         ****
*****                Report                   ****
*****                                         ****
*****                                         ****
**************************************************

#AND gates : 50
#NAND gates : 0
#OR gates : 28
#NOR gates : 3
#XOR gates : 3
#XNOR gates : 6
#NOT gates : 33
#BUF gates : 16
#DFFs : 0
The netlist Verilog file generated. It's name is : netlist_maxAbsValueCir_V1.v.
M. Hashem Haghbayan
hashem@cad.ut.ac.ir


