Test case 858

Optimisations:
  Iverilog: 
  Verilator: -fno-case -O3
  CXXRTL: -O0
  CXXSLG: -O0
  Xcelium: 
  CXXRTL_Yosys: -O1
  Iverilog_SV2V: 

Inputs:
  bus_in = 94428940
  clk = 0
  inj_p_in2_1755422089313_78 = 0
  inj_p_mode_1755422089313_623 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=01000000000000000100001010010100
    Iverilog=01000000100010010100001010010100
    Iverilog_SV2V=01000000100010010100001010010100
    CXXRTL=01000000100010010100001010010100
    CXXRTL_Yosys=01000000100010010100001010010100
    CXXSLG=01000000100010010100001010010100
    Xcelium=01000000100010010100001010010100
