Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May  8 04:06:29 2024
| Host              : KratX running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/dut_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.222ns (7.087%)  route 2.910ns (92.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y120       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=229, routed)         2.838     2.945    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156/Q[1]
    SLICE_X81Y182        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.090 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.072     3.162    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_n_93
    SLICE_X81Y182        FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X81Y182        FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X81Y182        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 2.127ns (69.114%)  route 0.951ns (30.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[62])
                                                      2.018     2.101 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[62]
                         net (fo=6, routed)           0.751     2.852    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[62]
    SLICE_X59Y142        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     2.961 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[62]_i_1/O
                         net (fo=2, routed)           0.200     3.161    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[62]
    SLICE_X60Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X60Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X60Y142        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[62]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.161    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 2.019ns (66.215%)  route 1.030ns (33.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[10])
                                                      1.969     2.052 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[10]
                         net (fo=6, routed)           0.673     2.725    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[10]
    SLICE_X59Y142        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.775 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[10]_i_1/O
                         net (fo=2, routed)           0.358     3.132    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[10]
    SLICE_X59Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X59Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X59Y143        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[10]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 2.006ns (65.850%)  route 1.040ns (34.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[30])
                                                      1.955     2.038 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[30]
                         net (fo=6, routed)           0.797     2.835    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[30]
    SLICE_X60Y140        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     2.886 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[30]_i_1/O
                         net (fo=2, routed)           0.243     3.129    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[30]
    SLICE_X60Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X60Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X60Y140        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[30]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 2.109ns (69.285%)  route 0.935ns (30.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[51])
                                                      2.007     2.090 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[51]
                         net (fo=6, routed)           0.727     2.817    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[51]
    SLICE_X60Y145        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     2.919 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[51]_i_1/O
                         net (fo=2, routed)           0.208     3.127    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[51]
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X59Y145        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m10_reg_681_reg[51]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 2.114ns (69.721%)  route 0.918ns (30.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[7])
                                                      1.990     2.073 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[7]
                         net (fo=6, routed)           0.673     2.746    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[7]
    SLICE_X58Y140        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.870 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[7]_i_1/O
                         net (fo=2, routed)           0.245     3.115    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[7]
    SLICE_X58Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X58Y139        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X58Y139        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[7]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.994ns (65.778%)  route 1.037ns (34.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.354 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[43])
                                                      1.994     2.077 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[43]
                         net (fo=6, routed)           1.037     3.114    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m01_reg_659_reg[63]_0[43]
    SLICE_X76Y141        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.021     3.354    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/ap_clk
    SLICE_X76Y141        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]/C
                         clock pessimism              0.000     3.354    
                         clock uncertainty           -0.035     3.319    
    SLICE_X76Y141        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.344    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollCol_double_16_1_16_10_fu_412/m11_reg_680_reg[43]
  -------------------------------------------------------------------
                         required time                          3.344    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 2.036ns (67.236%)  route 0.992ns (32.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.083     0.083    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ap_clk
    URAM288_X0Y36        URAM288                                      r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y36        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_B[47])
                                                      1.985     2.068 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/DOUT_B[47]
                         net (fo=6, routed)           0.837     2.905    bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/dataA16_q0[47]
    SLICE_X59Y145        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     2.956 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/dataU_2D_U/m10_reg_681[47]_i_1/O
                         net (fo=2, routed)           0.155     3.111    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[63]_0[47]
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/ap_clk
    SLICE_X59Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X59Y145        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.343    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_gesvdj_2D_double_16_1_16_s_fu_280/grp_Jacobi_svd_double_16_1_16_s_fu_85/grp_funcDataflow_double_16_1_16_8_fu_390/grp_unrollRow_double_16_1_16_9_fu_401/m11_reg_702_reg[47]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.077ns (2.573%)  route 2.915ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y120       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=229, routed)         2.915     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm_state41
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X80Y183        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.258    bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[1]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.077ns (2.573%)  route 2.915ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58840, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y120       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=229, routed)         2.915     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm_state41
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=58840, unset)        0.020     3.353    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y183        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X80Y183        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     3.258    bd_0_i/hls_inst/inst/sub_ln298_reg_297_reg[2]
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  0.235    




