# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 13 2021 15:59:24

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PORT1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PORT1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 236.46 MHz  | Target: 225.73 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        4430             201         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
PORT1      CLK         8707          top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
PORT1      CLK         8365                  top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 236.46 MHz | Target: 225.73 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : PORT_r_LC_2_12_0/ce
Capture Clock    : PORT_r_LC_2_12_0/clk
Setup Constraint : 4430p
Path slack       : 201p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3689
---------------------------------------   ---- 
End-of-path arrival time (ps)             6690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__70/I                                LocalMux                       0              3001    201  RISE       1
I__70/O                                LocalMux                     330              3331    201  RISE       1
I__73/I                                InMux                          0              3331    201  RISE       1
I__73/O                                InMux                        259              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/in1        LogicCell40_SEQ_MODE_0000      0              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183    201  RISE       1
I__99/I                                InMux                          0              5183    201  RISE       1
I__99/O                                InMux                        259              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/in3      LogicCell40_SEQ_MODE_0000      0              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758    201  RISE       2
I__79/I                                LocalMux                       0              5758    201  RISE       1
I__79/O                                LocalMux                     330              6087    201  RISE       1
I__81/I                                CEMux                          0              6087    201  RISE       1
I__81/O                                CEMux                        603              6690    201  RISE       1
PORT_r_LC_2_12_0/ce                    LogicCell40_SEQ_MODE_1000      0              6690    201  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : PORT_r_LC_2_12_0/ce
Capture Clock    : PORT_r_LC_2_12_0/clk
Setup Constraint : 4430p
Path slack       : 201p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3689
---------------------------------------   ---- 
End-of-path arrival time (ps)             6690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__70/I                                LocalMux                       0              3001    201  RISE       1
I__70/O                                LocalMux                     330              3331    201  RISE       1
I__73/I                                InMux                          0              3331    201  RISE       1
I__73/O                                InMux                        259              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/in1        LogicCell40_SEQ_MODE_0000      0              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183    201  RISE       1
I__99/I                                InMux                          0              5183    201  RISE       1
I__99/O                                InMux                        259              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/in3      LogicCell40_SEQ_MODE_0000      0              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758    201  RISE       2
I__79/I                                LocalMux                       0              5758    201  RISE       1
I__79/O                                LocalMux                     330              6087    201  RISE       1
I__81/I                                CEMux                          0              6087    201  RISE       1
I__81/O                                CEMux                        603              6690    201  RISE       1
PORT_r_LC_2_12_0/ce                    LogicCell40_SEQ_MODE_1000      0              6690    201  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: PORT1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PORT1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8707


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5706
---------------------------- ------
Clock To Out Delay             8707

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__82/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__82/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__83/I                                           GlobalMux                  0      1998               RISE  1       
I__83/O                                           GlobalMux                  154    2153               RISE  1       
I__88/I                                           ClkMux                     0      2153               RISE  1       
I__88/O                                           ClkMux                     309    2461               RISE  1       
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PORT_r_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__90/I                          Odrv4                      0      3001               RISE  1       
I__90/O                          Odrv4                      351    3352               RISE  1       
I__92/I                          Span4Mux_s1_h              0      3352               RISE  1       
I__92/O                          Span4Mux_s1_h              175    3527               RISE  1       
I__93/I                          LocalMux                   0      3527               RISE  1       
I__93/O                          LocalMux                   330    3857               RISE  1       
I__94/I                          IoInMux                    0      3857               RISE  1       
I__94/O                          IoInMux                    259    4117               RISE  1       
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4117               RISE  1       
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6354               FALL  1       
PORT1_obuf_iopad/DIN             IO_PAD                     0      6354               FALL  1       
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8707               FALL  1       
PORT1                            top                        0      8707               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PORT1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PORT1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8365


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5364
---------------------------- ------
Clock To Out Delay             8365

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__82/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__82/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__83/I                                           GlobalMux                  0      1998               RISE  1       
I__83/O                                           GlobalMux                  154    2153               RISE  1       
I__88/I                                           ClkMux                     0      2153               RISE  1       
I__88/O                                           ClkMux                     309    2461               RISE  1       
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PORT_r_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__90/I                          Odrv4                      0      3001               FALL  1       
I__90/O                          Odrv4                      372    3373               FALL  1       
I__92/I                          Span4Mux_s1_h              0      3373               FALL  1       
I__92/O                          Span4Mux_s1_h              168    3541               FALL  1       
I__93/I                          LocalMux                   0      3541               FALL  1       
I__93/O                          LocalMux                   309    3850               FALL  1       
I__94/I                          IoInMux                    0      3850               FALL  1       
I__94/O                          IoInMux                    217    4067               FALL  1       
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4067               FALL  1       
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6073               RISE  1       
PORT1_obuf_iopad/DIN             IO_PAD                     0      6073               RISE  1       
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8365               RISE  1       
PORT1                            top                        0      8365               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : PORT_r_LC_2_12_0/ce
Capture Clock    : PORT_r_LC_2_12_0/clk
Setup Constraint : 4430p
Path slack       : 201p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3689
---------------------------------------   ---- 
End-of-path arrival time (ps)             6690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__70/I                                LocalMux                       0              3001    201  RISE       1
I__70/O                                LocalMux                     330              3331    201  RISE       1
I__73/I                                InMux                          0              3331    201  RISE       1
I__73/O                                InMux                        259              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/in1        LogicCell40_SEQ_MODE_0000      0              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183    201  RISE       1
I__99/I                                InMux                          0              5183    201  RISE       1
I__99/O                                InMux                        259              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/in3      LogicCell40_SEQ_MODE_0000      0              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758    201  RISE       2
I__79/I                                LocalMux                       0              5758    201  RISE       1
I__79/O                                LocalMux                     330              6087    201  RISE       1
I__81/I                                CEMux                          0              6087    201  RISE       1
I__81/O                                CEMux                        603              6690    201  RISE       1
PORT_r_LC_2_12_0/ce                    LogicCell40_SEQ_MODE_1000      0              6690    201  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_11_LC_2_11_5/in3
Capture Clock    : clk_div_11_LC_2_11_5/clk
Setup Constraint : 4430p
Path slack       : 271p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3346
---------------------------------------   ---- 
End-of-path arrival time (ps)             6347
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__70/I                                LocalMux                       0              3001    201  RISE       1
I__70/O                                LocalMux                     330              3331    201  RISE       1
I__73/I                                InMux                          0              3331    201  RISE       1
I__73/O                                InMux                        259              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/in1        LogicCell40_SEQ_MODE_0000      0              3590    201  RISE       1
clk_div_RNI91U1_1_LC_2_10_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850    201  RISE       1
clk_div_RNIF3T2_2_LC_2_10_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976    201  RISE       1
clk_div_RNIM6S3_3_LC_2_10_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102    201  RISE       1
clk_div_RNIUAR4_4_LC_2_10_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229    201  RISE       1
clk_div_RNI7GQ5_5_LC_2_10_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355    201  RISE       1
clk_div_RNIHMP6_6_LC_2_10_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481    201  RISE       1
clk_div_RNISTO7_7_LC_2_10_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607    201  RISE       1
clk_div_RNI86O8_8_LC_2_10_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734    201  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930    201  RISE       1
clk_div_RNILFN9_9_LC_2_11_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056    201  RISE       1
clk_div_RNIAAMP_10_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183    201  RISE       1
I__99/I                                InMux                          0              5183    201  RISE       1
I__99/O                                InMux                        259              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/in3      LogicCell40_SEQ_MODE_0000      0              5442    201  RISE       1
clk_div_RNI06L91_11_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758    201  RISE       2
I__78/I                                LocalMux                       0              5758    271  RISE       1
I__78/O                                LocalMux                     330              6087    271  RISE       1
I__80/I                                InMux                          0              6087    271  RISE       1
I__80/O                                InMux                        259              6347    271  RISE       1
clk_div_11_LC_2_11_5/in3               LogicCell40_SEQ_MODE_1000      0              6347    271  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__87/I                                           ClkMux                         0              2153  RISE       1
I__87/O                                           ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_10_LC_1_10_1/in3
Capture Clock    : clk_div_10_LC_1_10_1/clk
Setup Constraint : 4430p
Path slack       : 1302p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2315
---------------------------------------   ---- 
End-of-path arrival time (ps)             5316
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   1302  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   1302  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   1302  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   1302  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   1302  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   1302  RISE       2
clk_div_7_LC_1_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   1302  RISE       1
clk_div_7_LC_1_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   1302  RISE       2
clk_div_8_LC_1_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   1302  RISE       1
clk_div_8_LC_1_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   1302  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              4734   1302  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              4930   1302  RISE       2
clk_div_9_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4930   1302  RISE       1
clk_div_9_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5056   1302  RISE       1
I__76/I                              InMux                          0              5056   1302  RISE       1
I__76/O                              InMux                        259              5316   1302  RISE       1
clk_div_10_LC_1_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5316   1302  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_9_LC_1_10_0/in3
Capture Clock    : clk_div_9_LC_1_10_0/clk
Setup Constraint : 4430p
Path slack       : 1428p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2189
---------------------------------------   ---- 
End-of-path arrival time (ps)             5190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   1302  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   1302  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   1302  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   1302  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   1302  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   1302  RISE       2
clk_div_7_LC_1_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   1302  RISE       1
clk_div_7_LC_1_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   1302  RISE       2
clk_div_8_LC_1_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   1302  RISE       1
clk_div_8_LC_1_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   1302  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              4734   1302  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              4930   1302  RISE       2
I__77/I                              InMux                          0              4930   1428  RISE       1
I__77/O                              InMux                        259              5190   1428  RISE       1
clk_div_9_LC_1_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5190   1428  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_8_LC_1_9_7/in3
Capture Clock    : clk_div_8_LC_1_9_7/clk
Setup Constraint : 4430p
Path slack       : 1751p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   1302  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   1302  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   1302  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   1302  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   1302  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   1302  RISE       2
clk_div_7_LC_1_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   1302  RISE       1
clk_div_7_LC_1_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   1302  RISE       2
I__34/I                              InMux                          0              4607   1751  RISE       1
I__34/O                              InMux                        259              4867   1751  RISE       1
clk_div_8_LC_1_9_7/in3               LogicCell40_SEQ_MODE_1000      0              4867   1751  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_7_LC_1_9_6/in3
Capture Clock    : clk_div_7_LC_1_9_6/clk
Setup Constraint : 4430p
Path slack       : 1877p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   1302  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   1302  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   1302  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   1302  RISE       2
clk_div_6_LC_1_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   1302  RISE       1
clk_div_6_LC_1_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   1302  RISE       2
I__35/I                              InMux                          0              4481   1877  RISE       1
I__35/O                              InMux                        259              4741   1877  RISE       1
clk_div_7_LC_1_9_6/in3               LogicCell40_SEQ_MODE_1000      0              4741   1877  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_6_LC_1_9_5/in3
Capture Clock    : clk_div_6_LC_1_9_5/clk
Setup Constraint : 4430p
Path slack       : 2004p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   1302  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   1302  RISE       2
clk_div_5_LC_1_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   1302  RISE       1
clk_div_5_LC_1_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   1302  RISE       2
I__36/I                              InMux                          0              4355   2003  RISE       1
I__36/O                              InMux                        259              4614   2003  RISE       1
clk_div_6_LC_1_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4614   2003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_5_LC_1_9_4/in3
Capture Clock    : clk_div_5_LC_1_9_4/clk
Setup Constraint : 4430p
Path slack       : 2130p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
clk_div_4_LC_1_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   1302  RISE       1
clk_div_4_LC_1_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   1302  RISE       2
I__37/I                              InMux                          0              4229   2130  RISE       1
I__37/O                              InMux                        259              4488   2130  RISE       1
clk_div_5_LC_1_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4488   2130  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_4_LC_1_9_3/in3
Capture Clock    : clk_div_4_LC_1_9_3/clk
Setup Constraint : 4430p
Path slack       : 2256p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
clk_div_3_LC_1_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   1302  RISE       1
clk_div_3_LC_1_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   1302  RISE       2
I__38/I                              InMux                          0              4102   2256  RISE       1
I__38/O                              InMux                        259              4362   2256  RISE       1
clk_div_4_LC_1_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4362   2256  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_3_LC_1_9_2/in3
Capture Clock    : clk_div_3_LC_1_9_2/clk
Setup Constraint : 4430p
Path slack       : 2382p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   1302  RISE       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   1302  RISE       2
I__39/I                              InMux                          0              3976   2382  RISE       1
I__39/O                              InMux                        259              4236   2382  RISE       1
clk_div_3_LC_1_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4236   2382  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_2_LC_1_9_1/in3
Capture Clock    : clk_div_2_LC_1_9_1/clk
Setup Constraint : 4430p
Path slack       : 2509p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__71/I                              LocalMux                       0              3001   1302  RISE       1
I__71/O                              LocalMux                     330              3331   1302  RISE       1
I__74/I                              InMux                          0              3331   1302  RISE       1
I__74/O                              InMux                        259              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   1302  RISE       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   1302  RISE       2
I__40/I                              InMux                          0              3850   2508  RISE       1
I__40/O                              InMux                        259              4109   2508  RISE       1
clk_div_2_LC_1_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4109   2508  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_9_1/lcout
Path End         : clk_div_1_LC_2_9_0/in0
Capture Clock    : clk_div_1_LC_2_9_0/clk
Setup Constraint : 4430p
Path slack       : 2831p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6421

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001    229  RISE       4
I__63/I                   LocalMux                       0              3001   2831  RISE       1
I__63/O                   LocalMux                     330              3331   2831  RISE       1
I__67/I                   InMux                          0              3331   2831  RISE       1
I__67/O                   InMux                        259              3590   2831  RISE       1
clk_div_1_LC_2_9_0/in0    LogicCell40_SEQ_MODE_1000      0              3590   2831  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_12_0/lcout
Path End         : PORT_r_LC_2_12_0/in1
Capture Clock    : PORT_r_LC_2_12_0/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2901  RISE       2
I__89/I                 LocalMux                       0              3001   2901  RISE       1
I__89/O                 LocalMux                     330              3331   2901  RISE       1
I__91/I                 InMux                          0              3331   2901  RISE       1
I__91/O                 InMux                        259              3590   2901  RISE       1
PORT_r_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_10_1/lcout
Path End         : clk_div_10_LC_1_10_1/in1
Capture Clock    : clk_div_10_LC_1_10_1/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1533  RISE       2
I__101/I                    LocalMux                       0              3001   2901  RISE       1
I__101/O                    LocalMux                     330              3331   2901  RISE       1
I__103/I                    InMux                          0              3331   2901  RISE       1
I__103/O                    InMux                        259              3590   2901  RISE       1
clk_div_10_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_10_0/lcout
Path End         : clk_div_9_LC_1_10_0/in1
Capture Clock    : clk_div_9_LC_1_10_0/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1435  RISE       2
I__105/I                   LocalMux                       0              3001   2508  RISE       1
I__105/O                   LocalMux                     330              3331   2508  RISE       1
I__107/I                   InMux                          0              3331   2508  RISE       1
I__107/O                   InMux                        259              3590   2508  RISE       1
clk_div_9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_9_7/lcout
Path End         : clk_div_8_LC_1_9_7/in1
Capture Clock    : clk_div_8_LC_1_9_7/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1113  RISE       2
I__110/I                  LocalMux                       0              3001   2186  RISE       1
I__110/O                  LocalMux                     330              3331   2186  RISE       1
I__112/I                  InMux                          0              3331   2186  RISE       1
I__112/O                  InMux                        259              3590   2186  RISE       1
clk_div_8_LC_1_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_9_6/lcout
Path End         : clk_div_7_LC_1_9_6/in1
Capture Clock    : clk_div_7_LC_1_9_6/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001    986  RISE       2
I__115/I                  LocalMux                       0              3001   2059  RISE       1
I__115/O                  LocalMux                     330              3331   2059  RISE       1
I__117/I                  InMux                          0              3331   2059  RISE       1
I__117/O                  InMux                        259              3590   2059  RISE       1
clk_div_7_LC_1_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_9_5/lcout
Path End         : clk_div_6_LC_1_9_5/in1
Capture Clock    : clk_div_6_LC_1_9_5/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001    860  RISE       2
I__120/I                  LocalMux                       0              3001   1933  RISE       1
I__120/O                  LocalMux                     330              3331   1933  RISE       1
I__122/I                  InMux                          0              3331   1933  RISE       1
I__122/O                  InMux                        259              3590   1933  RISE       1
clk_div_6_LC_1_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_9_4/lcout
Path End         : clk_div_5_LC_1_9_4/in1
Capture Clock    : clk_div_5_LC_1_9_4/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001    734  RISE       2
I__42/I                   LocalMux                       0              3001   1807  RISE       1
I__42/O                   LocalMux                     330              3331   1807  RISE       1
I__44/I                   InMux                          0              3331   1807  RISE       1
I__44/O                   InMux                        259              3590   1807  RISE       1
clk_div_5_LC_1_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_9_3/lcout
Path End         : clk_div_4_LC_1_9_3/in1
Capture Clock    : clk_div_4_LC_1_9_3/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001    608  RISE       2
I__47/I                   LocalMux                       0              3001   1681  RISE       1
I__47/O                   LocalMux                     330              3331   1681  RISE       1
I__49/I                   InMux                          0              3331   1681  RISE       1
I__49/O                   InMux                        259              3590   1681  RISE       1
clk_div_4_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_9_2/lcout
Path End         : clk_div_3_LC_1_9_2/in1
Capture Clock    : clk_div_3_LC_1_9_2/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001    481  RISE       2
I__52/I                   LocalMux                       0              3001   1554  RISE       1
I__52/O                   LocalMux                     330              3331   1554  RISE       1
I__54/I                   InMux                          0              3331   1554  RISE       1
I__54/O                   InMux                        259              3590   1554  RISE       1
clk_div_3_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_9_1/lcout
Path End         : clk_div_2_LC_1_9_1/in1
Capture Clock    : clk_div_2_LC_1_9_1/clk
Setup Constraint : 4430p
Path slack       : 2902p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6492

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001    355  RISE       2
I__57/I                   LocalMux                       0              3001   1428  RISE       1
I__57/O                   LocalMux                     330              3331   1428  RISE       1
I__59/I                   InMux                          0              3331   1428  RISE       1
I__59/O                   InMux                        259              3590   1428  RISE       1
clk_div_2_LC_1_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   2901  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_9_1/lcout
Path End         : clk_div_0_LC_2_9_1/in3
Capture Clock    : clk_div_0_LC_2_9_1/clk
Setup Constraint : 4430p
Path slack       : 3028p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001    229  RISE       4
I__63/I                   LocalMux                       0              3001   2831  RISE       1
I__63/O                   LocalMux                     330              3331   2831  RISE       1
I__66/I                   InMux                          0              3331   3027  RISE       1
I__66/O                   InMux                        259              3590   3027  RISE       1
clk_div_0_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3590   3027  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_11_5/lcout
Path End         : PORT_r_LC_2_12_0/in3
Capture Clock    : PORT_r_LC_2_12_0/clk
Setup Constraint : 4430p
Path slack       : 3028p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__87/I                                           ClkMux                         0              2153  RISE       1
I__87/O                                           ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1968  RISE       2
I__96/I                     LocalMux                       0              3001   3027  RISE       1
I__96/O                     LocalMux                     330              3331   3027  RISE       1
I__98/I                     InMux                          0              3331   3027  RISE       1
I__98/O                     InMux                        259              3590   3027  RISE       1
PORT_r_LC_2_12_0/in3        LogicCell40_SEQ_MODE_1000      0              3590   3027  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_1_LC_2_9_0/in3
Capture Clock    : clk_div_1_LC_2_9_0/clk
Setup Constraint : 4430p
Path slack       : 3028p

Capture Clock Arrival Time (top|CLK:R#2)   4430
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             6618

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001    201  RISE       3
I__72/I                   LocalMux                       0              3001   3027  RISE       1
I__72/O                   LocalMux                     330              3331   3027  RISE       1
I__75/I                   InMux                          0              3331   3027  RISE       1
I__75/O                   InMux                        259              3590   3027  RISE       1
clk_div_1_LC_2_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3590   3027  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_12_0/lcout
Path End         : PORT1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5706
---------------------------------------   ---- 
End-of-path arrival time (ps)             8707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       2
I__90/I                          Odrv4                          0              3001   +INF  RISE       1
I__90/O                          Odrv4                        351              3352   +INF  RISE       1
I__92/I                          Span4Mux_s1_h                  0              3352   +INF  RISE       1
I__92/O                          Span4Mux_s1_h                175              3527   +INF  RISE       1
I__93/I                          LocalMux                       0              3527   +INF  RISE       1
I__93/O                          LocalMux                     330              3857   +INF  RISE       1
I__94/I                          IoInMux                        0              3857   +INF  RISE       1
I__94/O                          IoInMux                      259              4117   +INF  RISE       1
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4117   +INF  RISE       1
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6354   +INF  FALL       1
PORT1_obuf_iopad/DIN             IO_PAD                         0              6354   +INF  FALL       1
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8707   +INF  FALL       1
PORT1                            top                            0              8707   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_12_0/lcout
Path End         : PORT_r_LC_2_12_0/in1
Capture Clock    : PORT_r_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__89/I                 LocalMux                       0              3001   1066  FALL       1
I__89/O                 LocalMux                     309              3310   1066  FALL       1
I__91/I                 InMux                          0              3310   1066  FALL       1
I__91/O                 InMux                        217              3527   1066  FALL       1
PORT_r_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_11_5/lcout
Path End         : PORT_r_LC_2_12_0/in3
Capture Clock    : PORT_r_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__87/I                                           ClkMux                         0              2153  RISE       1
I__87/O                                           ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__96/I                     LocalMux                       0              3001   1066  FALL       1
I__96/O                     LocalMux                     309              3310   1066  FALL       1
I__98/I                     InMux                          0              3310   1066  FALL       1
I__98/O                     InMux                        217              3527   1066  FALL       1
PORT_r_LC_2_12_0/in3        LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_9_1/lcout
Path End         : clk_div_0_LC_2_9_1/in3
Capture Clock    : clk_div_0_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__63/I                   LocalMux                       0              3001   1066  FALL       1
I__63/O                   LocalMux                     309              3310   1066  FALL       1
I__66/I                   InMux                          0              3310   1066  FALL       1
I__66/O                   InMux                        217              3527   1066  FALL       1
clk_div_0_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_9_0/lcout
Path End         : clk_div_1_LC_2_9_0/in3
Capture Clock    : clk_div_1_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__72/I                   LocalMux                       0              3001   1066  FALL       1
I__72/O                   LocalMux                     309              3310   1066  FALL       1
I__75/I                   InMux                          0              3310   1066  FALL       1
I__75/O                   InMux                        217              3527   1066  FALL       1
clk_div_1_LC_2_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_10_1/lcout
Path End         : clk_div_10_LC_1_10_1/in1
Capture Clock    : clk_div_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__101/I                    LocalMux                       0              3001   1066  FALL       1
I__101/O                    LocalMux                     309              3310   1066  FALL       1
I__103/I                    InMux                          0              3310   1066  FALL       1
I__103/O                    InMux                        217              3527   1066  FALL       1
clk_div_10_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_10_0/lcout
Path End         : clk_div_9_LC_1_10_0/in1
Capture Clock    : clk_div_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__105/I                   LocalMux                       0              3001   1066  FALL       1
I__105/O                   LocalMux                     309              3310   1066  FALL       1
I__107/I                   InMux                          0              3310   1066  FALL       1
I__107/O                   InMux                        217              3527   1066  FALL       1
clk_div_9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_9_7/lcout
Path End         : clk_div_8_LC_1_9_7/in1
Capture Clock    : clk_div_8_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__110/I                  LocalMux                       0              3001   1066  FALL       1
I__110/O                  LocalMux                     309              3310   1066  FALL       1
I__112/I                  InMux                          0              3310   1066  FALL       1
I__112/O                  InMux                        217              3527   1066  FALL       1
clk_div_8_LC_1_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_9_6/lcout
Path End         : clk_div_7_LC_1_9_6/in1
Capture Clock    : clk_div_7_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__115/I                  LocalMux                       0              3001   1066  FALL       1
I__115/O                  LocalMux                     309              3310   1066  FALL       1
I__117/I                  InMux                          0              3310   1066  FALL       1
I__117/O                  InMux                        217              3527   1066  FALL       1
clk_div_7_LC_1_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_9_5/lcout
Path End         : clk_div_6_LC_1_9_5/in1
Capture Clock    : clk_div_6_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__120/I                  LocalMux                       0              3001   1066  FALL       1
I__120/O                  LocalMux                     309              3310   1066  FALL       1
I__122/I                  InMux                          0              3310   1066  FALL       1
I__122/O                  InMux                        217              3527   1066  FALL       1
clk_div_6_LC_1_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_9_4/lcout
Path End         : clk_div_5_LC_1_9_4/in1
Capture Clock    : clk_div_5_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__42/I                   LocalMux                       0              3001   1066  FALL       1
I__42/O                   LocalMux                     309              3310   1066  FALL       1
I__44/I                   InMux                          0              3310   1066  FALL       1
I__44/O                   InMux                        217              3527   1066  FALL       1
clk_div_5_LC_1_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_9_3/lcout
Path End         : clk_div_4_LC_1_9_3/in1
Capture Clock    : clk_div_4_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__47/I                   LocalMux                       0              3001   1066  FALL       1
I__47/O                   LocalMux                     309              3310   1066  FALL       1
I__49/I                   InMux                          0              3310   1066  FALL       1
I__49/O                   InMux                        217              3527   1066  FALL       1
clk_div_4_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_9_2/lcout
Path End         : clk_div_3_LC_1_9_2/in1
Capture Clock    : clk_div_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__52/I                   LocalMux                       0              3001   1066  FALL       1
I__52/O                   LocalMux                     309              3310   1066  FALL       1
I__54/I                   InMux                          0              3310   1066  FALL       1
I__54/O                   InMux                        217              3527   1066  FALL       1
clk_div_3_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_9_1/lcout
Path End         : clk_div_2_LC_1_9_1/in1
Capture Clock    : clk_div_2_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__57/I                   LocalMux                       0              3001   1066  FALL       1
I__57/O                   LocalMux                     309              3310   1066  FALL       1
I__59/I                   InMux                          0              3310   1066  FALL       1
I__59/O                   InMux                        217              3527   1066  FALL       1
clk_div_2_LC_1_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_9_1/lcout
Path End         : clk_div_1_LC_2_9_0/in0
Capture Clock    : clk_div_1_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__63/I                   LocalMux                       0              3001   1066  FALL       1
I__63/O                   LocalMux                     309              3310   1066  FALL       1
I__67/I                   InMux                          0              3310   1066  FALL       1
I__67/O                   InMux                        217              3527   1066  FALL       1
clk_div_1_LC_2_9_0/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_9_1/lcout
Path End         : clk_div_2_LC_1_9_1/in3
Capture Clock    : clk_div_2_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_9_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__62/I                              LocalMux                       0              3001   1417  FALL       1
I__62/O                              LocalMux                     309              3310   1417  FALL       1
I__65/I                              InMux                          0              3310   1417  FALL       1
I__65/O                              InMux                        217              3527   1417  FALL       1
I__69/I                              CascadeMux                     0              3527   1417  FALL       1
I__69/O                              CascadeMux                     0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
I__40/I                              InMux                          0              3661   1417  FALL       1
I__40/O                              InMux                        217              3878   1417  FALL       1
clk_div_2_LC_1_9_1/in3               LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_2_LC_1_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_9_1/lcout
Path End         : clk_div_3_LC_1_9_2/in3
Capture Clock    : clk_div_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__86/I                                           ClkMux                         0              2153  RISE       1
I__86/O                                           ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_9_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__62/I                              LocalMux                       0              3001   1417  FALL       1
I__62/O                              LocalMux                     309              3310   1417  FALL       1
I__65/I                              InMux                          0              3310   1417  FALL       1
I__65/O                              InMux                        217              3527   1417  FALL       1
I__69/I                              CascadeMux                     0              3527   1417  FALL       1
I__69/O                              CascadeMux                     0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
clk_div_2_LC_1_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
clk_div_2_LC_1_9_1/carryout          LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__39/I                              InMux                          0              3766   1522  FALL       1
I__39/O                              InMux                        217              3983   1522  FALL       1
clk_div_3_LC_1_9_2/in3               LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_10_0/lcout
Path End         : clk_div_10_LC_1_10_1/in3
Capture Clock    : clk_div_10_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__105/I                      LocalMux                       0              3001   1066  FALL       1
I__105/O                      LocalMux                     309              3310   1066  FALL       1
I__107/I                      InMux                          0              3310   1066  FALL       1
I__107/O                      InMux                        217              3527   1066  FALL       1
clk_div_9_LC_1_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_9_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__76/I                       InMux                          0              3773   1529  FALL       1
I__76/O                       InMux                        217              3990   1529  FALL       1
clk_div_10_LC_1_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_10_LC_1_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_9_6/lcout
Path End         : clk_div_8_LC_1_9_7/in3
Capture Clock    : clk_div_8_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__115/I                     LocalMux                       0              3001   1066  FALL       1
I__115/O                     LocalMux                     309              3310   1066  FALL       1
I__117/I                     InMux                          0              3310   1066  FALL       1
I__117/O                     InMux                        217              3527   1066  FALL       1
clk_div_7_LC_1_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_7_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__34/I                      InMux                          0              3773   1529  FALL       1
I__34/O                      InMux                        217              3990   1529  FALL       1
clk_div_8_LC_1_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_9_5/lcout
Path End         : clk_div_7_LC_1_9_6/in3
Capture Clock    : clk_div_7_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__120/I                     LocalMux                       0              3001   1066  FALL       1
I__120/O                     LocalMux                     309              3310   1066  FALL       1
I__122/I                     InMux                          0              3310   1066  FALL       1
I__122/O                     InMux                        217              3527   1066  FALL       1
clk_div_6_LC_1_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_6_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__35/I                      InMux                          0              3773   1529  FALL       1
I__35/O                      InMux                        217              3990   1529  FALL       1
clk_div_7_LC_1_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_7_LC_1_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_9_4/lcout
Path End         : clk_div_6_LC_1_9_5/in3
Capture Clock    : clk_div_6_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__42/I                      LocalMux                       0              3001   1066  FALL       1
I__42/O                      LocalMux                     309              3310   1066  FALL       1
I__44/I                      InMux                          0              3310   1066  FALL       1
I__44/O                      InMux                        217              3527   1066  FALL       1
clk_div_5_LC_1_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_5_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__36/I                      InMux                          0              3773   1529  FALL       1
I__36/O                      InMux                        217              3990   1529  FALL       1
clk_div_6_LC_1_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_6_LC_1_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_9_3/lcout
Path End         : clk_div_5_LC_1_9_4/in3
Capture Clock    : clk_div_5_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__47/I                      LocalMux                       0              3001   1066  FALL       1
I__47/O                      LocalMux                     309              3310   1066  FALL       1
I__49/I                      InMux                          0              3310   1066  FALL       1
I__49/O                      InMux                        217              3527   1066  FALL       1
clk_div_4_LC_1_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_4_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__37/I                      InMux                          0              3773   1529  FALL       1
I__37/O                      InMux                        217              3990   1529  FALL       1
clk_div_5_LC_1_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_5_LC_1_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_9_2/lcout
Path End         : clk_div_4_LC_1_9_3/in3
Capture Clock    : clk_div_4_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_3_LC_1_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__52/I                      LocalMux                       0              3001   1066  FALL       1
I__52/O                      LocalMux                     309              3310   1066  FALL       1
I__54/I                      InMux                          0              3310   1066  FALL       1
I__54/O                      InMux                        217              3527   1066  FALL       1
clk_div_3_LC_1_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_3_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__38/I                      InMux                          0              3773   1529  FALL       1
I__38/O                      InMux                        217              3990   1529  FALL       1
clk_div_4_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_4_LC_1_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_9_7/lcout
Path End         : clk_div_9_LC_1_10_0/in3
Capture Clock    : clk_div_9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1165
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__84/I                                           ClkMux                         0              2153  RISE       1
I__84/O                                           ClkMux                       309              2461  RISE       1
clk_div_8_LC_1_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_9_7/lcout         LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__110/I                         LocalMux                       0              3001   1066  FALL       1
I__110/O                         LocalMux                     309              3310   1066  FALL       1
I__112/I                         InMux                          0              3310   1066  FALL       1
I__112/O                         InMux                        217              3527   1066  FALL       1
clk_div_8_LC_1_9_7/in1           LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
clk_div_8_LC_1_9_7/carryout      LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__77/I                          InMux                          0              3948   1704  FALL       1
I__77/O                          InMux                        217              4166   1704  FALL       1
clk_div_9_LC_1_10_0/in3          LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__85/I                                           ClkMux                         0              2153  RISE       1
I__85/O                                           ClkMux                       309              2461  RISE       1
clk_div_9_LC_1_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_11_5/lcout
Path End         : clk_div_11_LC_2_11_5/in3
Capture Clock    : clk_div_11_LC_2_11_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1431
---------------------------------------   ---- 
End-of-path arrival time (ps)             4432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__87/I                                           ClkMux                         0              2153  RISE       1
I__87/O                                           ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__95/I                              LocalMux                       0              3001   1971  FALL       1
I__95/O                              LocalMux                     309              3310   1971  FALL       1
I__97/I                              InMux                          0              3310   1971  FALL       1
I__97/O                              InMux                        217              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_2_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       2
I__78/I                              LocalMux                       0              3906   1971  FALL       1
I__78/O                              LocalMux                     309              4215   1971  FALL       1
I__80/I                              InMux                          0              4215   1971  FALL       1
I__80/O                              InMux                        217              4432   1971  FALL       1
clk_div_11_LC_2_11_5/in3             LogicCell40_SEQ_MODE_1000      0              4432   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__87/I                                           ClkMux                         0              2153  RISE       1
I__87/O                                           ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_11_5/lcout
Path End         : PORT_r_LC_2_12_0/ce
Capture Clock    : PORT_r_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1768
---------------------------------------   ---- 
End-of-path arrival time (ps)             4769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__87/I                                           ClkMux                         0              2153  RISE       1
I__87/O                                           ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__95/I                              LocalMux                       0              3001   1971  FALL       1
I__95/O                              LocalMux                     309              3310   1971  FALL       1
I__97/I                              InMux                          0              3310   1971  FALL       1
I__97/O                              InMux                        217              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_2_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       2
I__79/I                              LocalMux                       0              3906   2307  FALL       1
I__79/O                              LocalMux                     309              4215   2307  FALL       1
I__81/I                              CEMux                          0              4215   2307  FALL       1
I__81/O                              CEMux                        554              4769   2307  FALL       1
PORT_r_LC_2_12_0/ce                  LogicCell40_SEQ_MODE_1000      0              4769   2307  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_12_0/lcout
Path End         : PORT1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5706
---------------------------------------   ---- 
End-of-path arrival time (ps)             8707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__82/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__82/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__83/I                                           GlobalMux                      0              1998  RISE       1
I__83/O                                           GlobalMux                    154              2153  RISE       1
I__88/I                                           ClkMux                         0              2153  RISE       1
I__88/O                                           ClkMux                       309              2461  RISE       1
PORT_r_LC_2_12_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       2
I__90/I                          Odrv4                          0              3001   +INF  RISE       1
I__90/O                          Odrv4                        351              3352   +INF  RISE       1
I__92/I                          Span4Mux_s1_h                  0              3352   +INF  RISE       1
I__92/O                          Span4Mux_s1_h                175              3527   +INF  RISE       1
I__93/I                          LocalMux                       0              3527   +INF  RISE       1
I__93/O                          LocalMux                     330              3857   +INF  RISE       1
I__94/I                          IoInMux                        0              3857   +INF  RISE       1
I__94/O                          IoInMux                      259              4117   +INF  RISE       1
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4117   +INF  RISE       1
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6354   +INF  FALL       1
PORT1_obuf_iopad/DIN             IO_PAD                         0              6354   +INF  FALL       1
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8707   +INF  FALL       1
PORT1                            top                            0              8707   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

