<div>
    <p>
        <strong>EFFECT FROM THE ACADEMIC YEAR 2013 - 2014</strong>
    </p>
    <p>
        <strong>EC 402</strong>
    </p>
    <p>
        <strong>VLSI DESIGN</strong>
    </p>
    <p>
        (Elective-II)
    </p>
    <table border="0" cellpadding="0" cellspacing="0">
        <tbody>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        Instruction
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        4
                    </p>
                </td>
                <td valign="bottom" width="113">
                    <p>
                        Periods per week
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        Duration of University Examination
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        3
                    </p>
                </td>
                <td valign="bottom" width="113">
                    <p>
                        Hours
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        University Examination
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        75
                    </p>
                </td>
                <td valign="bottom" width="113">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        Sessional
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        25
                    </p>
                </td>
                <td valign="bottom" width="113">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
        </tbody>
    </table>
    <p>
        <strong>UNIT-I</strong>
    </p>
    <p>
        Introduction to HDLs, Basic Concepts of Verilog, Data Types, System Tasks and Compiler Directives.
    </p>
    <p>
        Gate Level Modeling: Gate Types and Gate Delays. Dataflow Modeling: Continuous assignment and Delays. Design of Stimulus Block.
    </p>
    <p>
        <strong>UNIT-II</strong>
    </p>
    <p>
        Behavioral Modeling: Structured Procedures, Procedural Assignments, Timing control, Conditional statements, Sequential and Parallel Blocks, Generate
        Blocks. Switch level Modeling.
    </p>
    <p>
        Tasks, Functions, Procedural Continuous Assignments, Design of Mealy and Moore state models using Verilog.
    </p>
    <p>
        Logic Synthesis, Synthesis Design flow, Gate level Net list.
    </p>
    <p>
        <strong>UNIT-III</strong>
    </p>
    <p>
        Introduction to MOS Technology, Basic MOS Transistor action: Enhancement and Depletion Modes. Basic electrical properties of MOS, Threshold voltage and
        Body Effect. Design of MOS inverters with different loads, Basic Logic Gates with CMOS: INVERTER, NAND, NOR, AOI and OAI gates. Transmission gate logic
        circuits, Bi-CMOS inverter.
    </p>
    <p>
        <strong>UNIT-IV</strong>
    </p>
    <p>
        MOS and CMOS circuit Design Process: MOS Layers, Stick diagrams, Lambda based Design rules and Layout diagrams. Basic Circuit Concepts: Sheet
        Resistance, Area Capacitance and Delay calculation.
    </p>
    <p>
        <strong>UNIT-V</strong>
    </p>
    <p>
        Combinational Logic: Manchester, Carry select and Carry Skip adders, Crossbar and barrel shifters, Multiplexer.
    </p>
    <br clear="all"/>
    <p>
        Sequential Logic: Design of Dynamic Register Element, 3T, 1T Dynamic RAM Cell, 6T Static RAM Cell.
    </p>
    <p>
        D flip flop using Transmission gates. NOR and NAND based ROM Memory Design.
    </p>
    <p>
        <strong><em>Suggested Reading:</em></strong>
    </p>
    <p>
        1. Samir Palnitkar, <em>“Verilog HDL: A Guide to Digital Design and</em> <em>Synthesis”</em>, 2/e , Pearson Education, 2008.<em> </em>
    </p>
    <p>
        2. Michael D. Ciletti, <em>“Advanced Digital Design with Verilog HDL”,</em>
    </p>
    <p>
        PHI, 2005.
    </p>
    <p>
        3. Kamran Eshraghian, Douglas A. Pucknell, and Sholeh Eshraghian,
    </p>
    <p>
        <em>“Essentials of VLSI circuits and Systems”, </em>
        PHI, 2011.<em> </em>
    </p>
    <p>
        4. John P. Uyemura, <em>“Introduction to VLSI Circuits and Systems”,</em>
    </p>
    <p>
        Wiley India Pvt. Ltd., 2011.
    </p>
</div>
<br clear="all"/>
