{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763800735569 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth_sdram_dac EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"eth_sdram_dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763800735604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763800735644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763800735644 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800735689 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1478 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800735689 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1479 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800735689 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800735689 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763800735689 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 135 3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (3000 ps) for eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1763800735690 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763800735690 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763800735735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763800735881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763800735881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763800735881 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763800735881 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763800735887 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763800735889 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763800735892 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cll1 " "Entity dcfifo_cll1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pkl1 " "Entity dcfifo_pkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1763800736635 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1763800736635 ""}
{ "Info" "ISTA_SDC_FOUND" "eth_sdram_dac.sdc " "Reading SDC File: 'eth_sdram_dac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763800736645 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1763800736646 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_eth_top\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736662 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1763800736662 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800736664 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800736664 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800736664 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Fall) eth_rxc (Rise) setup and hold " "From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800736664 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) sys_clk (Rise) setup and hold " "From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800736664 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1763800736664 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1763800736664 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1763800736665 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736665 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736665 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736665 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      eth_rxc " "   8.000      eth_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736665 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1763800736665 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1763800736665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eth_rxc~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node eth_rxc~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 6 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4980 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 80 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 92 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 3470 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v" 18 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 2062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_rst_n~output " "Destination node eth_rst_n~output" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 12 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rst_n~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763800736774 ""}  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 31 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1679 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763800736775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800736775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 3945 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1763800736775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1763800736775 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763800736775 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl~input IOIBUF_X5_Y24_N15 " "Node \"eth_rx_ctl~input\" is constrained to location IOIBUF_X5_Y24_N15 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 7 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rx_ctl~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4982 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl PIN A4 " "Node \"eth_rx_ctl\" is constrained to location PIN A4 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rx_ctl } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rx_ctl" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 7 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rx_ctl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1445 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1449 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1453 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X5_Y24_N22 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X5_Y24_N22 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4983 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN B4 " "Node \"eth_rxd\[0\]\" is constrained to location PIN B4 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1448 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1452 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X3_Y24_N15 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X3_Y24_N15 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4984 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN A3 " "Node \"eth_rxd\[1\]\" is constrained to location PIN A3 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X3_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X3_Y24_N22 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X3_Y24_N22 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[2]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4985 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN B3 " "Node \"eth_rxd\[2\]\" is constrained to location PIN B3 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1446 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X5_Y23_N0 " "Node \"eth_top:u_eth_top\|gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 1450 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X5_Y24_N1 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X5_Y24_N1 to improve DDIO timing" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[3]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 4986 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN A2 " "Node \"eth_rxd\[3\]\" is constrained to location PIN A2 to improve DDIO timing" {  } { { "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.0/software/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 8 0 0 } } { "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.0/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_rxd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1763800736796 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1763800736796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763800737271 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763800737275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763800737276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763800737280 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763800737284 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763800737287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763800737287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763800737290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763800737785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1763800737789 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763800737789 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 73 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1763800737813 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1 clk\[2\] dac_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll1:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"dac_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v" 115 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 73 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1763800737813 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 0 " "PLL \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 driven by eth_rxc~inputclkctrl which is OUTCLK output port of Clock control block type node eth_rxc~inputclkctrl " "Input port INCLK\[0\] of node \"eth_top:u_eth_top\|pll:u_pll\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" is driven by eth_rxc~inputclkctrl which is OUTCLK output port of Clock control block type node eth_rxc~inputclkctrl" {  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } } { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 70 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 89 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1763800737820 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v" 94 0 0 } } { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v" 70 0 0 } } { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v" 89 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1763800737820 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[10\] " "Node \"sdram_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[11\] " "Node \"sdram_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[12\] " "Node \"sdram_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[13\] " "Node \"sdram_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[14\] " "Node \"sdram_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[15\] " "Node \"sdram_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[8\] " "Node \"sdram_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_data\[9\] " "Node \"sdram_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.0/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1763800737840 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1763800737840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800737841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763800738517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800739067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763800739084 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763800740824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800740825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763800741452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.42 " "Router is attempting to preserve 0.42 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1763800741730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/quartus13.0/project/climb_intermediate_project/par/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1763800743065 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763800743065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800744262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1763800744266 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1763800744266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763800744266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.22 " "Total time spent on timing analysis during the Fitter is 2.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1763800744307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763800744359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763800744642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763800744690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763800745074 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763800745684 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1763800746068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.fit.smsg " "Generated suppressed messages file D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763800746271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5833 " "Peak virtual memory: 5833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763800746974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 16:39:06 2025 " "Processing ended: Sat Nov 22 16:39:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763800746974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763800746974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763800746974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763800746974 ""}
