# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab6/Lab\ 6\ Code {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:47 on Jun 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 21:42:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab6/Lab\ 6\ Code {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:47 on Jun 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv 
# -- Compiling module audioControl
# -- Compiling module audioControl_testbench
# 
# Top level modules:
# 	audioControl_testbench
# End time: 21:42:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.audioControl_testbench
# vsim work.audioControl_testbench 
# Start time: 21:42:51 on Jun 07,2021
# Loading sv_std.std
# Loading work.audioControl_testbench
# Loading work.audioControl
# Loading work.register
add wave -position end sim:/audioControl_testbench/*
run -all
# ** Note: $stop    : C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv(189)
#    Time: 1150 ps  Iteration: 1  Instance: /audioControl_testbench
# Break in Module audioControl_testbench at C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv line 189
# End time: 21:43:31 on Jun 07,2021, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
