Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,39,60,89)              | (X1,Y2): (40,75,60,89)             
| (X0,Y1): (0,39,30,59)              | (X1,Y1): (40,75,30,59)             
| (X0,Y0): (0,39,0,29)               | (X1,Y0): (40,75,0,29)              
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 6           | 4        | 2            | 2           | 520      | 180      | 12      | 0       
| (X0,Y1)               | 4           | 6           | 4        | 2            | 2           | 610      | 210      | 12      | 0       
| (X0,Y2)               | 4           | 6           | 4        | 2            | 2           | 524      | 180      | 6       | 0       
| (X1,Y0)               | 4           | 6           | 4        | 2            | 2           | 450      | 150      | 6       | 10      
| (X1,Y1)               | 4           | 6           | 4        | 2            | 2           | 540      | 180      | 6       | 10      
| (X1,Y2)               | 4           | 6           | 4        | 2            | 2           | 630      | 210      | 6       | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                          | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT1        | video_clock           | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 135             | 0                   
| clk_ibuf/opit_1                       | INCK           | _N11                  | CLK                  | clkbufg_3/gopclkbufg     | CLKOUT                | ntclkbufg_3         |  ---                            |  ---            |  ---                     |  ---                         | 115             | 0                   
| pclk_mod_in_ibuf/opit_1               | INCK           | _N10                  | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 81              | 0                   
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT0        | video_clock5x         | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            | (72,74,72,85)            |  ---                         | 49              | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                           | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT1        | video_clock         | (X0,Y2)                         | PLL_82_319      | 1                      | 0                          
| clk_ibuf/opit_1                       | INCK           | _N11                | (X0,Y2)                         | IOL_7_298       | 1                      | 0                          
| pclk_mod_in_ibuf/opit_1               | INCK           | _N10                | (X1,Y0)                         | IOL_151_74      | 1                      | 0                          
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT0        | video_clock5x       | (X0,Y2)                         | PLL_82_319      | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                          | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT0         | video_clock5x         | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_74_107     | (72,74,72,85)            | (66,71,70,83)                | 49              | 0                   
| pclk_mod_in_ibuf/opit_1               | INCK            | _N10                  | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_74_106     |  ---                     | (62,71,46,56)                | 81              | 0                   
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT1         | video_clock           | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_74_104     |  ---                     | (57,71,51,83)                | 135             | 0                   
| clk_ibuf/opit_1                       | INCK            | _N11                  | CLK                  | clkbufg_3/gopclkbufg     | CLKOUT                | ntclkbufg_3         | USCM_74_105     |  ---                     | (55,65,44,51)                | 115             | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                           | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT0         | video_clock5x       | PLL_82_319      | 1                      | 0                          
| pclk_mod_in_ibuf/opit_1               | INCK            | _N10                | IOL_151_74      | 1                      | 0                          
| u_video_clock_gen/u_pll_e1/goppll     | CLKOUT1         | video_clock         | PLL_82_319      | 1                      | 0                          
| clk_ibuf/opit_1                       | INCK            | _N11                | IOL_7_298       | 1                      | 1                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------+

