INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Desktop/y23-g05/uvm/verif/configuration/configuration_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Desktop/y23-g05/uvm/verif/agent/seg_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Desktop/y23-g05/uvm/verif/axi_agent/seg_axi_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Desktop/y23-g05/uvm/verif/sequence/seg_sequence_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Desktop/y23-g05/uvm/verif/test_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Desktop/y23-g05/uvm/verif/seg_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/y23-g05/uvm/uvm_project/seg_col.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asus/Desktop/y23-g05/uvm/dut/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asus/Desktop/y23-g05/uvm/dut/ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asus/Desktop/y23-g05/uvm/dut/ip_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asus/Desktop/y23-g05/uvm/dut/memory_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_subsystem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asus/Desktop/y23-g05/uvm/dut/ip_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_v1_0'
