@c Copyright (C) 2016 Free Software Foundation, Inc.
@c This is part of the GAS anual.
@c For copying conditions, see the file as.texinfo
@c man end

@ifset GENERIC
@page
@node RISC-V-Dependent
@chapter RISC-V Dependent Features
@end ifset
@ifclear GENERIC
@node Machine Dependencies
@chapter RISC-V Dependent Features
@end ifclear

@cindex RISC-V support
@menu
* RISC-V Options::      RISC-V Options
@end menu

@node RISC-V Options
@section Options

The following table lists all availiable RISC-V specific options

@c man begin OPTIONS
@table @gcctabopt
@cindex @samp{-m32} option, RISC-V
@cindex @samp{-m64} option, RISC-V
@item -m32 | -m64
Select the base ISA, either RV32 or RV64.

@cindex @samp{-mrvc} option, RISC-V
@item -mrvc
Enables the C ISA subset for compressed instructions.

@cindex @samp{-mfloat-abi=ABI} option, RISC-V
@item -mfloat-abi=ABI
Selects the floating-point ABI that will be used.  ABI can be one of "soft",
"single", "double", or "quad".  ABI selects the largest floating point format
that will be passed in registers, with "soft" passing no floating point
arguments in registers.

@cindex @samp{-march=RV{32,64}{G,I}{M,}{A,}{F,}{D,}{C,}} option, RISC-V
@item -march=RV{32,64}{G,I}{M,}{A,}{F,}{D,}{C,}
Select the base isa, as specified by ISA.  For example -march=RV32IMA.

@end table
@c man end
