import lc3b_types::*;

module mp2
(
    input clk,

    /* Memory signals */
    input pmem_resp,
    input cache_line pmem_rdata,
    output pmem_read,
    output pmem_write,
    output lc3b_word pmem_address,
    output cache_line pmem_wdata
);

/* Instantiate MP 0 top level blocks here */

logic mem_resp;
lc3b_word mem_rdata;
logic mem_read;
logic mem_write;
lc3b_word mem_address;
lc3b_word mem_wdata;
logic [1:0] mem_byte_enable;

cpu cpu
(
	.clk,

    /* Memory signals */
    .mem_resp(mem_resp),
    .mem_rdata(mem_rdata),
    .mem_read(mem_read),
    .mem_write(mem_write),
    .mem_byte_enable(mem_byte_enable),
    .mem_address(mem_address),
    .mem_wdata(mem_wdata)
);

cache cache
(
    /* Input and output port declarations */
    .clk,
    .mem_address(mem_address),
	 .mem_write(mem_write),
	 .mem_wdata(mem_wdata),
	 .mem_byte_enable(mem_byte_enable),
	 .mem_read(mem_read),
	 
     
     /* Datapath controls */
    .pmem_rdata(pmem_rdata),
	 .pmem_resp(pmem_resp),

	 .mem_rdata(mem_rdata),
	 .mem_resp(mem_resp),
    .pmem_read(pmem_read),
    .pmem_write(pmem_write),
	 .pmem_address(pmem_address),
	 .pmem_wdata(pmem_wdata)
);


endmodule : mp2
