// generated by newgenasym  Tue Jan 16 14:10:41 2007


module cap (n1, n2);
    inout n1;
    inout n2;


    initial
        begin
        end

endmodule
