INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:19:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 buffer92/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer92/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.879ns (29.117%)  route 4.574ns (70.883%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2365, unset)         0.508     0.508    buffer92/clk
    SLICE_X20Y166        FDRE                                         r  buffer92/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y166        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer92/dataReg_reg[2]/Q
                         net (fo=6, routed)           0.417     1.157    buffer92/control/Q[2]
    SLICE_X21Y165        LUT6 (Prop_lut6_I1_O)        0.119     1.276 r  buffer92/control/Memory[0][4]_i_2__0/O
                         net (fo=2, routed)           0.189     1.465    buffer92/control/Memory[0][4]_i_2__0_n_0
    SLICE_X22Y164        LUT6 (Prop_lut6_I2_O)        0.043     1.508 r  buffer92/control/Memory[0][6]_i_2__4/O
                         net (fo=2, routed)           0.184     1.692    buffer92/control/Memory[0][6]_i_2__4_n_0
    SLICE_X20Y164        LUT6 (Prop_lut6_I2_O)        0.043     1.735 r  buffer92/control/Memory[0][7]_i_4__0/O
                         net (fo=3, routed)           0.167     1.902    buffer92/control/Memory[0][7]_i_4__0_n_0
    SLICE_X21Y164        LUT4 (Prop_lut4_I3_O)        0.043     1.945 f  buffer92/control/Memory[0][7]_i_2__6/O
                         net (fo=5, routed)           0.236     2.181    buffer261/fifo/D[7]
    SLICE_X23Y164        LUT5 (Prop_lut5_I4_O)        0.043     2.224 r  buffer261/fifo/outputValid_i_11/O
                         net (fo=1, routed)           0.000     2.224    cmpi1/S[2]
    SLICE_X23Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.411 r  cmpi1/outputValid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.411    cmpi1/outputValid_reg_i_5_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.538 r  cmpi1/outputValid_reg_i_3/CO[0]
                         net (fo=105, routed)         0.197     2.735    init92/control/result[0]
    SLICE_X22Y166        LUT3 (Prop_lut3_I2_O)        0.130     2.865 r  init92/control/outputValid_i_4__16/O
                         net (fo=51, routed)          0.331     3.197    buffer199/fifo/init92_outs
    SLICE_X22Y169        LUT6 (Prop_lut6_I1_O)        0.043     3.240 r  buffer199/fifo/outputValid_i_2__7/O
                         net (fo=27, routed)          0.473     3.713    buffer59/control/p_2_in
    SLICE_X39Y169        LUT6 (Prop_lut6_I4_O)        0.043     3.756 r  buffer59/control/outs[3]_i_1__13/O
                         net (fo=3, routed)           0.396     4.152    cmpi11/D[1]
    SLICE_X38Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.195 r  cmpi11/Memory[0][0]_i_15/O
                         net (fo=1, routed)           0.000     4.195    cmpi11/Memory[0][0]_i_15_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.441 r  cmpi11/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.441    cmpi11/Memory_reg[0][0]_i_7_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.491 r  cmpi11/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.491    cmpi11/Memory_reg[0][0]_i_3_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.598 r  cmpi11/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=9, routed)           0.174     4.772    buffer226/fifo/result[0]
    SLICE_X39Y172        LUT2 (Prop_lut2_I1_O)        0.122     4.894 f  buffer226/fifo/i__i_12/O
                         net (fo=1, routed)           0.088     4.981    buffer226/fifo/i__i_12_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.043     5.024 f  buffer226/fifo/i__i_9/O
                         net (fo=4, routed)           0.451     5.475    buffer228/fifo/Full_reg_2
    SLICE_X22Y172        LUT6 (Prop_lut6_I3_O)        0.043     5.518 r  buffer228/fifo/transmitValue_i_6__7/O
                         net (fo=1, routed)           0.251     5.769    buffer228/fifo/transmitValue_i_6__7_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I4_O)        0.043     5.812 r  buffer228/fifo/transmitValue_i_5__8/O
                         net (fo=2, routed)           0.090     5.902    fork74/control/generateBlocks[0].regblock/transmitValue_i_3__27_1
    SLICE_X23Y172        LUT6 (Prop_lut6_I4_O)        0.043     5.945 r  fork74/control/generateBlocks[0].regblock/transmitValue_i_5__2/O
                         net (fo=2, routed)           0.400     6.345    fork74/control/generateBlocks[5].regblock/dataReg_reg[7]_1
    SLICE_X23Y166        LUT6 (Prop_lut6_I4_O)        0.043     6.388 r  fork74/control/generateBlocks[5].regblock/fullReg_i_3__10/O
                         net (fo=6, routed)           0.196     6.583    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]_0
    SLICE_X20Y165        LUT6 (Prop_lut6_I1_O)        0.043     6.626 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__2/O
                         net (fo=8, routed)           0.335     6.961    buffer92/dataReg_reg[7]_3[0]
    SLICE_X22Y164        FDRE                                         r  buffer92/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2365, unset)         0.483     7.183    buffer92/clk
    SLICE_X22Y164        FDRE                                         r  buffer92/dataReg_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X22Y164        FDRE (Setup_fdre_C_CE)      -0.169     6.978    buffer92/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  0.017    




