Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Tue Aug 25 09:51:57 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.857        0.000                      0                37496        0.012        0.000                      0                37496        1.062        0.000                       0                 17242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 31.250}       62.500          16.000          
RFADC1_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC2_CLK        {0.000 31.250}       62.500          16.000          
RFADC2_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC3_CLK        {0.000 31.250}       62.500          16.000          
RFADC3_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 5.000}        10.000          100.000         
  user_clk_mmcm   {0.000 2.500}        5.000           200.000         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          2.000        0.000                       0                     1  
  user_clk_mmcm        2.297        0.000                      0                 9521        0.012        0.000                      0                 9521        1.062        0.000                       0                  6259  
clk_pl_0               1.857        0.000                      0                24687        0.012        0.000                      0                24687        3.400        0.000                       0                 10982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.136        0.000                      0                 3288        0.166        0.000                      0                 3288  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.258ns (10.657%)  route 2.163ns (89.343%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 8.222 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.533ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.483ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.720     2.955    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/m0_axis_aclk
    SLICE_X110Y123       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.035 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/Q
                         net (fo=11, routed)          1.896     4.931    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/mux1/d0[0]
    SLICE_X104Y80        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.020 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.218     5.238    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/d0[0]
    SLICE_X105Y76        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.327 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.049     5.376    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X105Y76        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.435     8.222    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/clk
    SLICE_X105Y76        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.502     7.720    
                         clock uncertainty           -0.072     7.649    
    SLICE_X105Y76        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.674    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.214ns (10.626%)  route 1.800ns (89.374%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 8.224 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.533ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.483ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.720     2.955    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/m0_axis_aclk
    SLICE_X110Y123       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.035 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/Q
                         net (fo=11, routed)          1.712     4.747    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/mux1/d0[0]
    SLICE_X106Y81        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     4.846 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.038     4.884    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/d0[0]
    SLICE_X106Y81        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.919 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.050     4.969    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X106Y81        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.437     8.224    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/clk
    SLICE_X106Y81        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.502     7.722    
                         clock uncertainty           -0.072     7.651    
    SLICE_X106Y81        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.676    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.569ns (29.285%)  route 1.374ns (70.715%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 8.270 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.533ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.483ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.712     2.947    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.023 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.379 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.984     4.363    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X114Y116       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.486 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.085     4.571    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X114Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.661 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.305     4.966    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X115Y116       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.483     8.270    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X115Y116       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/C
                         clock pessimism             -0.445     7.825    
                         clock uncertainty           -0.072     7.753    
    SLICE_X115Y116       FDPE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.693    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.569ns (29.759%)  route 1.343ns (70.241%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 8.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.533ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.483ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.712     2.947    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.023 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.379 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.984     4.363    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X114Y116       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.486 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.085     4.571    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X114Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.661 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.274     4.935    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X115Y114       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.479     8.266    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X115Y114       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/C
                         clock pessimism             -0.445     7.821    
                         clock uncertainty           -0.072     7.749    
    SLICE_X115Y114       FDPE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.688    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.569ns (29.759%)  route 1.343ns (70.241%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 8.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.533ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.483ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.712     2.947    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.023 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.379 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.984     4.363    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X114Y116       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.486 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.085     4.571    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X114Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.661 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.274     4.935    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X115Y114       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.479     8.266    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X115Y114       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/C
                         clock pessimism             -0.445     7.821    
                         clock uncertainty           -0.072     7.749    
    SLICE_X115Y114       FDPE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.689    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_reg/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.569ns (30.395%)  route 1.303ns (69.605%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 8.265 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.533ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.483ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.712     2.947    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.023 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.379 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.984     4.363    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X114Y116       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.486 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.085     4.571    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X114Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.661 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.234     4.895    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X114Y116       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.478     8.265    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X114Y116       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_reg/C
                         clock pessimism             -0.445     7.820    
                         clock uncertainty           -0.072     7.748    
    SLICE_X114Y116       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.688    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_reg
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.569ns (30.395%)  route 1.303ns (69.605%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 8.265 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.533ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.483ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.712     2.947    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/m1_axis_aclk
    HSADC_X0Y1           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.023 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_STATUS_ADC0[8])
                                                      0.356     3.379 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[8]
                         net (fo=1, routed)           0.984     4.363    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/adc_status[8]
    SLICE_X114Y116       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.486 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_4/O
                         net (fo=2, routed)           0.085     4.571    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff0
    SLICE_X114Y115       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.661 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1/O
                         net (fo=5, routed)           0.234     4.895    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0
    SLICE_X114Y116       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.478     8.265    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X114Y116       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/C
                         clock pessimism             -0.445     7.820    
                         clock uncertainty           -0.072     7.748    
    SLICE_X114Y116       FDPE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.688    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[0].FF_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.349ns (17.971%)  route 1.593ns (82.029%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 8.241 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.533ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.483ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.720     2.955    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/m0_axis_aclk
    SLICE_X110Y123       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[0].FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.033 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[0].FF_reg/Q
                         net (fo=11, routed)          1.396     4.429    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/mux1/d0[0]
    SLICE_X107Y65        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     4.577 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.131     4.708    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/d0[0]
    SLICE_X107Y65        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.831 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.066     4.897    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X107Y65        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.454     8.241    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/clk
    SLICE_X107Y65        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.502     7.739    
                         clock uncertainty           -0.072     7.668    
    SLICE_X107Y65        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.693    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.218ns (11.231%)  route 1.723ns (88.769%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 8.256 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.533ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.483ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.720     2.955    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/m0_axis_aclk
    SLICE_X110Y123       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.035 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/u1[1].FF_reg/Q
                         net (fo=11, routed)          1.617     4.652    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/mux1/d0[0]
    SLICE_X110Y83        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.689 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.048     4.737    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/d0[0]
    SLICE_X110Y83        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.838 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.058     4.896    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X110Y83        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.469     8.256    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/clk
    SLICE_X110Y83        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.502     7.754    
                         clock uncertainty           -0.072     7.683    
    SLICE_X110Y83        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.708    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.409ns (20.996%)  route 1.539ns (79.004%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.533ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.483ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.618     2.853    rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl/IP_CLK
    SLICE_X100Y67        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.932 r  rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.101     3.033    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/edge_detect/edge_op/d0[0]
    SLICE_X100Y67        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.123 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=32, routed)          0.663     3.786    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/mux2/d0[0]
    SLICE_X107Y62        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.936 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.534     4.470    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/logical/d0[0]
    SLICE_X109Y62        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.560 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.241     4.801    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X109Y62        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.471     8.258    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X109Y62        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.445     7.814    
                         clock uncertainty           -0.072     7.742    
    SLICE_X109Y62        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.668    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  2.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/sysref_sync_dly_ff_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_started_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.081ns (45.251%)  route 0.098ns (54.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.510ns (routing 0.483ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.533ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.510     3.297    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X114Y144       FDPE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/sysref_sync_dly_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y144       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.355 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/sysref_sync_dly_ff_reg/Q
                         net (fo=2, routed)           0.068     3.423    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/sysref_sync_dly_ff
    SLICE_X115Y144       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     3.446 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_started_ff_i_1/O
                         net (fo=1, routed)           0.030     3.476    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_started_ff_i_1_n_0
    SLICE_X115Y144       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_started_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.728     2.963    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X115Y144       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_started_ff_reg/C
                         clock pessimism              0.441     3.404    
    SLICE_X115Y144       FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.464    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_started_ff_reg
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[6].adc_gen.data_aligned_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.457ns (routing 0.483ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.533ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.457     3.244    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/m1_axis_aclk
    SLICE_X118Y92        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[6].adc_gen.data_aligned_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y92        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.302 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc12/genblk1[6].adc_gen.data_aligned_reg[100]/Q
                         net (fo=1, routed)           0.114     3.416    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/d[20]
    SLICE_X117Y91        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.664     2.899    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/clk
    SLICE_X117Y91        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][20]/C
                         clock pessimism              0.445     3.344    
    SLICE_X117Y91        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.404    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/delay6/op_mem_20_24_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[3].adc_gen.data_aligned_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Net Delay (Source):      1.533ns (routing 0.483ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.533ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.533     3.320    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/m3_axis_aclk
    SLICE_X111Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[3].adc_gen.data_aligned_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y186       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.379 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[3].adc_gen.data_aligned_reg[52]/Q
                         net (fo=1, routed)           0.076     3.455    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/d[4]
    SLICE_X111Y185       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.763     2.998    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/clk
    SLICE_X111Y185       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][4]/C
                         clock pessimism              0.382     3.380    
    SLICE_X111Y185       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.440    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      1.537ns (routing 0.483ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.533ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.537     3.324    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/m3_axis_aclk
    SLICE_X112Y181       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y181       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.382 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[38]/Q
                         net (fo=1, routed)           0.134     3.516    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/d[22]
    SLICE_X110Y180       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.769     3.004    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/clk
    SLICE_X110Y180       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/C
                         clock pessimism              0.436     3.441    
    SLICE_X110Y180       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.501    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/genblk1[4].adc_gen.data_aligned_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      1.479ns (routing 0.483ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.533ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.479     3.266    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/m0_axis_aclk
    SLICE_X114Y41        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/genblk1[4].adc_gen.data_aligned_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y41        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.324 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/genblk1[4].adc_gen.data_aligned_reg[74]/Q
                         net (fo=1, routed)           0.122     3.446    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/d[26]
    SLICE_X116Y43        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.695     2.930    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/clk
    SLICE_X116Y43        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][26]/C
                         clock pessimism              0.440     3.370    
    SLICE_X116Y43        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.430    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      1.474ns (routing 0.483ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.533ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.474     3.261    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X101Y123       FDSE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.320 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/Q
                         net (fo=3, routed)           0.115     3.435    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/ip[0]
    SLICE_X100Y123       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.680     2.915    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/clk
    SLICE_X100Y123       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]/C
                         clock pessimism              0.440     3.356    
    SLICE_X100Y123       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.418    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay4/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      1.352ns (routing 0.483ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.533ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.352     3.139    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay4/clk
    SLICE_X95Y98         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay4/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.197 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay4/op_mem_20_24_reg[0]/Q
                         net (fo=2, routed)           0.237     3.434    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay/d[0]
    SLICE_X96Y126        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.617     2.852    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay/clk
    SLICE_X96Y126        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay/op_mem_20_24_reg[0]/C
                         clock pessimism              0.502     3.354    
    SLICE_X96Y126        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.416    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/delay/op_mem_20_24_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/dat_del/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.802%)  route 0.104ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.459ns (routing 0.483ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.533ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.459     3.246    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/delay6/clk
    SLICE_X109Y96        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.304 r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/Q
                         net (fo=1, routed)           0.104     3.408    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/dat_del/d[21]
    SLICE_X108Y95        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/dat_del/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.648     2.883    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/dat_del/clk
    SLICE_X108Y95        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/dat_del/op_mem_20_24_reg[0][21]/C
                         clock pessimism              0.445     3.328    
    SLICE_X108Y95        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.390    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/dat_del/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/genblk1[5].adc_gen.data_aligned_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.418%)  route 0.123ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      1.482ns (routing 0.483ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.533ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.482     3.269    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/m0_axis_aclk
    SLICE_X114Y39        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/genblk1[5].adc_gen.data_aligned_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y39        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.328 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc02/genblk1[5].adc_gen.data_aligned_reg[90]/Q
                         net (fo=1, routed)           0.123     3.451    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/d[10]
    SLICE_X116Y43        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.695     2.930    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/clk
    SLICE_X116Y43        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
                         clock pessimism              0.440     3.370    
    SLICE_X116Y43        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.432    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.898ns (routing 0.294ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.330ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.898     1.848    rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl/IP_CLK
    SLICE_X101Y61        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.887 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     1.920    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X101Y61        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.017     1.605    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y61        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.249     1.854    
    SLICE_X101Y61        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.901    rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y21         axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y22         axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y21         axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y8          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 0.995ns (12.489%)  route 6.972ns (87.511%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.574ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.768 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.794    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X28Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     9.861 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.222    10.083    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X28Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    10.134 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_1/O
                         net (fo=1, routed)           0.066    10.200    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.794    11.976    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.185    12.161    
                         clock uncertainty           -0.130    12.032    
    SLICE_X28Y80         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.057    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 1.058ns (13.337%)  route 6.875ns (86.663%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.574ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.768 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.794    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X28Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.850 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.132     9.982    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X28Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    10.107 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.059    10.166    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.794    11.976    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.185    12.161    
                         clock uncertainty           -0.130    12.032    
    SLICE_X28Y80         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.057    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 1.041ns (13.141%)  route 6.881ns (86.859%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.574ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.768 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.794    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X28Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.870 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.125     9.995    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X28Y80         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    10.083 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.072    10.155    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.794    11.976    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.185    12.161    
                         clock uncertainty           -0.130    12.032    
    SLICE_X28Y80         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.057    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 1.010ns (12.759%)  route 6.906ns (87.241%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 11.975 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.574ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.768 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.794    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X28Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     9.876 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.171    10.047    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X29Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    10.098 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.051    10.149    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X29Y79         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.793    11.975    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X29Y79         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.185    12.160    
                         clock uncertainty           -0.130    12.031    
    SLICE_X29Y79         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.056    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 0.975ns (12.329%)  route 6.933ns (87.671%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.574ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     9.816 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.227    10.043    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X29Y78         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    10.093 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.048    10.141    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1_n_0
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.790    11.972    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.185    12.157    
                         clock uncertainty           -0.130    12.028    
    SLICE_X29Y78         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.053    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.962ns (12.314%)  route 6.850ns (87.686%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 11.970 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.574ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     9.802 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.120     9.922    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X28Y77         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.973 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.072    10.045    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.788    11.970    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.185    12.155    
                         clock uncertainty           -0.130    12.026    
    SLICE_X28Y77         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.051    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.963ns (12.332%)  route 6.846ns (87.668%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 11.970 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.574ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     9.817 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.122     9.939    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X28Y77         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     9.976 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.066    10.042    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.788    11.970    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.185    12.155    
                         clock uncertainty           -0.130    12.026    
    SLICE_X28Y77         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.051    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 0.870ns (11.144%)  route 6.937ns (88.856%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 11.970 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.574ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     9.710 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.230     9.940    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X29Y78         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     9.991 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.049    10.040    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1_n_0
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.788    11.970    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.185    12.155    
                         clock uncertainty           -0.130    12.026    
    SLICE_X29Y78         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.051    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 0.927ns (11.954%)  route 6.828ns (88.046%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.574ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     9.782 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.119     9.901    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X29Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     9.937 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.051     9.988    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1_n_0
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.790    11.972    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.185    12.157    
                         clock uncertainty           -0.130    12.028    
    SLICE_X29Y78         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.053    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.800ns (10.406%)  route 6.888ns (89.594%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 11.970 - 10.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.632ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.574ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.007     2.233    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y70         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.311 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=33, routed)          3.036     5.347    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[6]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     5.447 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.155     5.602    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0
    SLICE_X108Y154       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.692 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11/O
                         net (fo=1, routed)           0.087     5.779    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_11_n_0
    SLICE_X108Y154       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.869 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.208     6.077    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.200 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_7/O
                         net (fo=1, routed)           0.229     6.429    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X109Y153       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.480 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=4, routed)           2.793     9.273    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2_n_0
    SLICE_X28Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.373 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_10/O
                         net (fo=1, routed)           0.137     9.510    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X28Y78         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.563 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.013     9.576    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     9.641 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[0]
                         net (fo=1, routed)           0.181     9.822    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_15
    SLICE_X29Y78         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     9.872 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[1]_i_1/O
                         net (fo=1, routed)           0.049     9.921    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[1]_i_1_n_0
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.788    11.970    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X29Y78         FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]/C
                         clock pessimism              0.185    12.155    
                         clock uncertainty           -0.130    12.026    
    SLICE_X29Y78         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.051    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  2.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status/sBus_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_23_ss_status][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.057ns (42.222%)  route 0.078ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.808ns (routing 0.574ns, distribution 1.234ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.632ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.808     1.990    rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status/IP_CLK
    SLICE_X97Y126        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status/sBus_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.047 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status/sBus_reg[8]/Q
                         net (fo=1, routed)           0.078     2.125    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot5_23_ss_status][8]
    SLICE_X97Y125        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_23_ss_status][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.058     2.284    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X97Y125        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_23_ss_status][8]/C
                         clock pessimism             -0.233     2.051    
    SLICE_X97Y125        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.113    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_23_ss_status][8]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/command_ongoing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.083ns (45.856%)  route 0.098ns (54.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.810ns (routing 0.574ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.632ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.810     1.992    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]/Q
                         net (fo=4, routed)           0.073     2.125    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_1
    SLICE_X28Y49         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023     2.148 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_i_1/O
                         net (fo=1, routed)           0.025     2.173    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue_n_33
    SLICE_X28Y49         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/command_ongoing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.063     2.289    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X28Y49         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/command_ongoing_reg/C
                         clock pessimism             -0.189     2.100    
    SLICE_X28Y49         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/command_ongoing_reg
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/access_type_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.093ns (53.757%)  route 0.080ns (46.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.834ns (routing 0.574ns, distribution 1.260ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.632ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.834     2.016    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/s_axi_aclk
    SLICE_X108Y155       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/access_type_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.075 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/access_type_reg/Q
                         net (fo=5, routed)           0.070     2.145    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/access_type_reg_0
    SLICE_X109Y155       LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.034     2.179 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[3]_i_1__4/O
                         net (fo=1, routed)           0.010     2.189    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[3]_i_1__4_n_0
    SLICE_X109Y155       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.069     2.295    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/s_axi_aclk
    SLICE_X109Y155       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.183     2.112    
    SLICE_X109Y155       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.174    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status/sBus_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_45_ss_status][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.825ns (routing 0.574ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.632ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.825     2.007    rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status/IP_CLK
    SLICE_X105Y108       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status/sBus_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.066 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status/sBus_reg[8]/Q
                         net (fo=1, routed)           0.070     2.136    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot7_45_ss_status][8]
    SLICE_X105Y110       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_45_ss_status][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.070     2.296    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X105Y110       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_45_ss_status][8]/C
                         clock pessimism             -0.238     2.058    
    SLICE_X105Y110       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.120    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_45_ss_status][8]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/enable_clock_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.080ns (43.716%)  route 0.103ns (56.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.861ns (routing 0.574ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.632ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.861     2.043    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X112Y130       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/enable_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.101 f  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/enable_clock_en_reg/Q
                         net (fo=3, routed)           0.073     2.174    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/enable_clock_en_reg_n_0
    SLICE_X110Y129       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.196 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_i_1__0/O
                         net (fo=1, routed)           0.030     2.226    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_i_1__0_n_0
    SLICE_X110Y129       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.107     2.333    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X110Y129       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_reg/C
                         clock pessimism             -0.183     2.150    
    SLICE_X110Y129       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.210    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.829ns (routing 0.574ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.632ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.829     2.011    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.069 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.098     2.167    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[9]
    SLICE_X23Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.050     2.276    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.189     2.087    
    SLICE_X23Y57         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.149    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status/sBus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_23_ss_status][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.418%)  route 0.123ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.811ns (routing 0.574ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.632ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.811     1.993    rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status/IP_CLK
    SLICE_X100Y100       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status/sBus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.052 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status/sBus_reg[2]/Q
                         net (fo=1, routed)           0.123     2.175    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot4_23_ss_status][2]
    SLICE_X98Y96         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_23_ss_status][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.058     2.284    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X98Y96         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_23_ss_status][2]/C
                         clock pessimism             -0.190     2.094    
    SLICE_X98Y96         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.156    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot4_23_ss_status][2]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status/sBus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_67_ss_status][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.060ns (41.958%)  route 0.083ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.831ns (routing 0.574ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.632ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.831     2.013    rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status/IP_CLK
    SLICE_X99Y119        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status/sBus_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y119        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.073 r  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status/sBus_reg[12]/Q
                         net (fo=1, routed)           0.083     2.156    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot5_67_ss_status][12]
    SLICE_X99Y118        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_67_ss_status][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.086     2.312    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X99Y118        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_67_ss_status][12]/C
                         clock pessimism             -0.237     2.075    
    SLICE_X99Y118        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.137    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_67_ss_status][12]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.866ns (routing 0.574ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.106ns (routing 0.632ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.866     2.048    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X111Y130       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.106 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[6]/Q
                         net (fo=13, routed)          0.070     2.176    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg_n_0_[6]
    SLICE_X111Y131       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.106     2.332    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X111Y131       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[7]/C
                         clock pessimism             -0.237     2.095    
    SLICE_X111Y131       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.157    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.143ns (routing 0.341ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.382ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.143     1.263    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/s_axi_aclk
    SLICE_X116Y174       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y174       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata_reg[6]/Q
                         net (fo=1, routed)           0.033     1.335    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[6]
    SLICE_X116Y174       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.284     1.431    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/s_axi_aclk
    SLICE_X116Y174       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[6]/C
                         clock pessimism             -0.162     1.269    
    SLICE_X116Y174       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.316    rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_2048_rf_wrapper_i/tx1_u_dac/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.105ns (4.447%)  route 2.256ns (95.553%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.574ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.177     4.593    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aresetn
    SLICE_X67Y82         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.619    11.801    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aclk
    SLICE_X67Y82         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.124    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X67Y82         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.729    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.105ns (4.447%)  route 2.256ns (95.553%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.574ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.177     4.593    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aresetn
    SLICE_X67Y82         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.619    11.801    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aclk
    SLICE_X67Y82         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.124    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X67Y82         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.729    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.105ns (4.270%)  route 2.354ns (95.730%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.275     4.691    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X110Y120       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.105ns (4.270%)  route 2.354ns (95.730%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.275     4.691    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X110Y120       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.105ns (4.270%)  route 2.354ns (95.730%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.275     4.691    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X110Y120       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.105ns (4.270%)  route 2.354ns (95.730%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.275     4.691    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X110Y120       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.105ns (4.270%)  route 2.354ns (95.730%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.275     4.691    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X110Y120       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.105ns (4.270%)  route 2.354ns (95.730%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.574ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.275     4.691    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.865    12.047    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/C
                         clock pessimism              0.106    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X110Y120       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.957    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.105ns (4.275%)  route 2.351ns (95.725%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 12.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.574ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.272     4.688    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.864    12.046    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/C
                         clock pessimism              0.106    12.152    
                         clock uncertainty           -0.130    12.022    
    SLICE_X110Y120       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.956    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.105ns (4.275%)  route 2.351ns (95.725%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 12.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.632ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.574ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.006     2.232    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y55         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.079     3.388    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.416 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.272     4.688    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y120       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.864    12.046    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y120       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/C
                         clock pessimism              0.106    12.152    
                         clock uncertainty           -0.130    12.022    
    SLICE_X110Y120       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.956    axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  7.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.195%)  route 0.103ns (62.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.382ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.401    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.267     1.414    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.159     1.255    
    SLICE_X24Y75         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.235    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.195%)  route 0.103ns (62.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.382ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.401    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.267     1.414    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.159     1.255    
    SLICE_X24Y75         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.235    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.195%)  route 0.103ns (62.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.382ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.401    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.267     1.414    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.159     1.255    
    SLICE_X24Y75         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.235    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.195%)  route 0.103ns (62.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.382ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.401    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.267     1.414    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.159     1.255    
    SLICE_X24Y75         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.235    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.400    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.266     1.413    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.159     1.254    
    SLICE_X24Y75         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.234    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.400    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.266     1.413    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.159     1.254    
    SLICE_X24Y75         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.234    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.400    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.266     1.413    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.159     1.254    
    SLICE_X24Y75         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.234    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.400    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.266     1.413    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.159     1.254    
    SLICE_X24Y75         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.234    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.400    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.266     1.413    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.159     1.254    
    SLICE_X24Y75         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.234    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.117     1.237    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y75         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.302    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y75         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.324 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.400    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y75         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.266     1.413    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y75         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.159     1.254    
    SLICE_X24Y75         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.234    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.166    





