Implementation of the 1-Bit Full Adder with paralellization and lexicase selection implemented
