
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000052d4  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000852d4  000852d4  000152d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae0  20070000  000852dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001f4  20070ae0  00085dbc  00020ae0  2**2
                  ALLOC
  4 .stack        00002004  20070cd4  00085fb0  00020ae0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b09  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001a949  00000000  00000000  00020b62  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003a50  00000000  00000000  0003b4ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000062ca  00000000  00000000  0003eefb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d68  00000000  00000000  000451c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000cf8  00000000  00000000  00045f2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000094b6  00000000  00000000  00046c25  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011473  00000000  00000000  000500db  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006a7ac  00000000  00000000  0006154e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002d64  00000000  00000000  000cbcfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d8 2c 07 20 2d 15 08 00 29 15 08 00 29 15 08 00     .,. -...)...)...
   80010:	29 15 08 00 29 15 08 00 29 15 08 00 00 00 00 00     )...)...).......
	...
   8002c:	35 0d 08 00 29 15 08 00 00 00 00 00 6d 0d 08 00     5...).......m...
   8003c:	a9 0d 08 00 29 15 08 00 29 15 08 00 29 15 08 00     ....)...)...)...
   8004c:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...
   8005c:	29 15 08 00 29 15 08 00 29 15 08 00 00 00 00 00     )...)...).......
   8006c:	9d 13 08 00 b1 13 08 00 c5 13 08 00 d9 13 08 00     ................
	...
   80084:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...
   80094:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...
   800a4:	00 00 00 00 29 15 08 00 29 15 08 00 29 15 08 00     ....)...)...)...
   800b4:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...
   800c4:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...
   800d4:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...
   800e4:	29 15 08 00 29 15 08 00 29 15 08 00 29 15 08 00     )...)...)...)...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ae0 	.word	0x20070ae0
   80110:	00000000 	.word	0x00000000
   80114:	000852dc 	.word	0x000852dc

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000852dc 	.word	0x000852dc
   80154:	20070ae4 	.word	0x20070ae4
   80158:	000852dc 	.word	0x000852dc
   8015c:	00000000 	.word	0x00000000

00080160 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
   80162:	b08c      	sub	sp, #48	; 0x30
   80164:	4607      	mov	r7, r0
   80166:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80168:	ac01      	add	r4, sp, #4
   8016a:	4d11      	ldr	r5, [pc, #68]	; (801b0 <pwm_clocks_generate+0x50>)
   8016c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8016e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80174:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80178:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   8017c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8017e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80180:	f852 0b04 	ldr.w	r0, [r2], #4
   80184:	fbb6 f0f0 	udiv	r0, r6, r0
   80188:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   8018c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   80190:	d907      	bls.n	801a2 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   80192:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80194:	2b0b      	cmp	r3, #11
   80196:	d1f3      	bne.n	80180 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   80198:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8019c:	b00c      	add	sp, #48	; 0x30
   8019e:	bcf0      	pop	{r4, r5, r6, r7}
   801a0:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801a2:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801a4:	bf94      	ite	ls
   801a6:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801aa:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ae:	e7f5      	b.n	8019c <pwm_clocks_generate+0x3c>
   801b0:	00084f48 	.word	0x00084f48

000801b4 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801b4:	b570      	push	{r4, r5, r6, lr}
   801b6:	4606      	mov	r6, r0
   801b8:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801ba:	680c      	ldr	r4, [r1, #0]
   801bc:	b144      	cbz	r4, 801d0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801be:	6889      	ldr	r1, [r1, #8]
   801c0:	4620      	mov	r0, r4
   801c2:	4b0c      	ldr	r3, [pc, #48]	; (801f4 <pwm_init+0x40>)
   801c4:	4798      	blx	r3
   801c6:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801cc:	4298      	cmp	r0, r3
   801ce:	d00c      	beq.n	801ea <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801d0:	6868      	ldr	r0, [r5, #4]
   801d2:	b140      	cbz	r0, 801e6 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   801d4:	68a9      	ldr	r1, [r5, #8]
   801d6:	4b07      	ldr	r3, [pc, #28]	; (801f4 <pwm_init+0x40>)
   801d8:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   801da:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801de:	4298      	cmp	r0, r3
   801e0:	d005      	beq.n	801ee <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   801e2:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   801e6:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   801e8:	2400      	movs	r4, #0
}
   801ea:	4620      	mov	r0, r4
   801ec:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   801ee:	4604      	mov	r4, r0
   801f0:	e7fb      	b.n	801ea <pwm_init+0x36>
   801f2:	bf00      	nop
   801f4:	00080161 	.word	0x00080161

000801f8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   801f8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   801fa:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   801fc:	684b      	ldr	r3, [r1, #4]
   801fe:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80202:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80204:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80206:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80208:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   8020a:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8020c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80210:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80212:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80216:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80218:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   8021c:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8021e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   80222:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80226:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8022a:	68cb      	ldr	r3, [r1, #12]
   8022c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80230:	690b      	ldr	r3, [r1, #16]
   80232:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80236:	7d8b      	ldrb	r3, [r1, #22]
   80238:	b13b      	cbz	r3, 8024a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8023a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   8023c:	8b4b      	ldrh	r3, [r1, #26]
   8023e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80242:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80246:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8024a:	6c85      	ldr	r5, [r0, #72]	; 0x48
   8024c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   80250:	4093      	lsls	r3, r2
   80252:	43db      	mvns	r3, r3
   80254:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80256:	7fcc      	ldrb	r4, [r1, #31]
   80258:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8025c:	7f8c      	ldrb	r4, [r1, #30]
   8025e:	4094      	lsls	r4, r2
   80260:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80264:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80266:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80268:	6c44      	ldr	r4, [r0, #68]	; 0x44
   8026a:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8026c:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   80270:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80274:	f891 4020 	ldrb.w	r4, [r1, #32]
   80278:	4094      	lsls	r4, r2
   8027a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8027e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80280:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80282:	2301      	movs	r3, #1
   80284:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   80286:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8028a:	b334      	cbz	r4, 802da <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   8028c:	6a04      	ldr	r4, [r0, #32]
   8028e:	431c      	orrs	r4, r3
   80290:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80292:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80296:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80298:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8029a:	bf0c      	ite	eq
   8029c:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   8029e:	439c      	bicne	r4, r3
   802a0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802a2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802a6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802a8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802aa:	bf0c      	ite	eq
   802ac:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802b0:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802b4:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802b6:	2a03      	cmp	r2, #3
   802b8:	d914      	bls.n	802e4 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802ba:	3a04      	subs	r2, #4
		ch_num *= 8;
   802bc:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802be:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802c0:	23ff      	movs	r3, #255	; 0xff
   802c2:	4093      	lsls	r3, r2
   802c4:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802c8:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   802cc:	fa03 f202 	lsl.w	r2, r3, r2
   802d0:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   802d2:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   802d4:	2000      	movs	r0, #0
   802d6:	bc70      	pop	{r4, r5, r6}
   802d8:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802da:	6a04      	ldr	r4, [r0, #32]
   802dc:	ea24 0403 	bic.w	r4, r4, r3
   802e0:	6204      	str	r4, [r0, #32]
   802e2:	e7d6      	b.n	80292 <pwm_channel_init+0x9a>
		ch_num *= 8;
   802e4:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   802e8:	24ff      	movs	r4, #255	; 0xff
   802ea:	40ac      	lsls	r4, r5
   802ec:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f0:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   802f4:	40aa      	lsls	r2, r5
   802f6:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802f8:	66c2      	str	r2, [r0, #108]	; 0x6c
   802fa:	e7eb      	b.n	802d4 <pwm_channel_init+0xdc>

000802fc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   802fc:	2301      	movs	r3, #1
   802fe:	fa03 f101 	lsl.w	r1, r3, r1
   80302:	6041      	str	r1, [r0, #4]
   80304:	4770      	bx	lr

00080306 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80306:	2301      	movs	r3, #1
   80308:	fa03 f101 	lsl.w	r1, r3, r1
   8030c:	6081      	str	r1, [r0, #8]
   8030e:	4770      	bx	lr

00080310 <rightEncoderAISR>:
	printf("%i\n",lTickTime);
	
} 
*/
//////////////////////////////ENCODER ISR//////////////////////////////////////////
void rightEncoderAISR(){ //ISR for the right encoder A
   80310:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder	
	if(getSetRDirection()>0){
   80312:	4b14      	ldr	r3, [pc, #80]	; (80364 <rightEncoderAISR+0x54>)
   80314:	4798      	blx	r3
   80316:	2800      	cmp	r0, #0
   80318:	dd12      	ble.n	80340 <rightEncoderAISR+0x30>
		rAPulses++; 
   8031a:	4a13      	ldr	r2, [pc, #76]	; (80368 <rightEncoderAISR+0x58>)
   8031c:	6813      	ldr	r3, [r2, #0]
   8031e:	3301      	adds	r3, #1
   80320:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}

	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference 
	rAPrevTick = rACurrentTick;
   80322:	4c12      	ldr	r4, [pc, #72]	; (8036c <rightEncoderAISR+0x5c>)
   80324:	4d12      	ldr	r5, [pc, #72]	; (80370 <rightEncoderAISR+0x60>)
   80326:	682b      	ldr	r3, [r5, #0]
   80328:	6023      	str	r3, [r4, #0]
	rACurrentTick = xTaskGetTickCountFromISR();
   8032a:	4b12      	ldr	r3, [pc, #72]	; (80374 <rightEncoderAISR+0x64>)
   8032c:	4798      	blx	r3
   8032e:	6028      	str	r0, [r5, #0]
	rAPulseTime = rACurrentTick-rAPrevTick*msPerTick;
   80330:	4b11      	ldr	r3, [pc, #68]	; (80378 <rightEncoderAISR+0x68>)
   80332:	781a      	ldrb	r2, [r3, #0]
   80334:	6823      	ldr	r3, [r4, #0]
   80336:	fb02 0013 	mls	r0, r2, r3, r0
   8033a:	4b10      	ldr	r3, [pc, #64]	; (8037c <rightEncoderAISR+0x6c>)
   8033c:	8018      	strh	r0, [r3, #0]
   8033e:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   80340:	4b08      	ldr	r3, [pc, #32]	; (80364 <rightEncoderAISR+0x54>)
   80342:	4798      	blx	r3
   80344:	2800      	cmp	r0, #0
   80346:	db07      	blt.n	80358 <rightEncoderAISR+0x48>
	}else if(getSetRDirection()==0){
   80348:	4b06      	ldr	r3, [pc, #24]	; (80364 <rightEncoderAISR+0x54>)
   8034a:	4798      	blx	r3
   8034c:	2800      	cmp	r0, #0
   8034e:	d1e8      	bne.n	80322 <rightEncoderAISR+0x12>
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80350:	480b      	ldr	r0, [pc, #44]	; (80380 <rightEncoderAISR+0x70>)
   80352:	4b0c      	ldr	r3, [pc, #48]	; (80384 <rightEncoderAISR+0x74>)
   80354:	4798      	blx	r3
   80356:	e7e4      	b.n	80322 <rightEncoderAISR+0x12>
		rAPulses--;
   80358:	4a03      	ldr	r2, [pc, #12]	; (80368 <rightEncoderAISR+0x58>)
   8035a:	6813      	ldr	r3, [r2, #0]
   8035c:	3b01      	subs	r3, #1
   8035e:	6013      	str	r3, [r2, #0]
   80360:	e7df      	b.n	80322 <rightEncoderAISR+0x12>
   80362:	bf00      	nop
   80364:	00080989 	.word	0x00080989
   80368:	20070c34 	.word	0x20070c34
   8036c:	20070c60 	.word	0x20070c60
   80370:	20070c50 	.word	0x20070c50
   80374:	00080dd5 	.word	0x00080dd5
   80378:	20070c58 	.word	0x20070c58
   8037c:	20070c4c 	.word	0x20070c4c
   80380:	0008508c 	.word	0x0008508c
   80384:	00082119 	.word	0x00082119

00080388 <rightEncoderBISR>:
	//printf("RightPulseTime A: %i ms\n",rAPulseTime);
	
}

void rightEncoderBISR(){ //ISR for the right encoder B
   80388:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder
	if(getSetRDirection()>0){
   8038a:	4b14      	ldr	r3, [pc, #80]	; (803dc <rightEncoderBISR+0x54>)
   8038c:	4798      	blx	r3
   8038e:	2800      	cmp	r0, #0
   80390:	dd12      	ble.n	803b8 <rightEncoderBISR+0x30>
		rBPulses++;
   80392:	4a13      	ldr	r2, [pc, #76]	; (803e0 <rightEncoderBISR+0x58>)
   80394:	6813      	ldr	r3, [r2, #0]
   80396:	3301      	adds	r3, #1
   80398:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	rBPrevTick = rBCurrentTick;
   8039a:	4c12      	ldr	r4, [pc, #72]	; (803e4 <rightEncoderBISR+0x5c>)
   8039c:	4d12      	ldr	r5, [pc, #72]	; (803e8 <rightEncoderBISR+0x60>)
   8039e:	682b      	ldr	r3, [r5, #0]
   803a0:	6023      	str	r3, [r4, #0]
	rBCurrentTick = xTaskGetTickCountFromISR();
   803a2:	4b12      	ldr	r3, [pc, #72]	; (803ec <rightEncoderBISR+0x64>)
   803a4:	4798      	blx	r3
   803a6:	6028      	str	r0, [r5, #0]
	rBPulseTime = rBCurrentTick-rBPrevTick*msPerTick;
   803a8:	4b11      	ldr	r3, [pc, #68]	; (803f0 <rightEncoderBISR+0x68>)
   803aa:	781a      	ldrb	r2, [r3, #0]
   803ac:	6823      	ldr	r3, [r4, #0]
   803ae:	fb02 0013 	mls	r0, r2, r3, r0
   803b2:	4b10      	ldr	r3, [pc, #64]	; (803f4 <rightEncoderBISR+0x6c>)
   803b4:	8018      	strh	r0, [r3, #0]
   803b6:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   803b8:	4b08      	ldr	r3, [pc, #32]	; (803dc <rightEncoderBISR+0x54>)
   803ba:	4798      	blx	r3
   803bc:	2800      	cmp	r0, #0
   803be:	db07      	blt.n	803d0 <rightEncoderBISR+0x48>
	}else if(getSetRDirection()==0){
   803c0:	4b06      	ldr	r3, [pc, #24]	; (803dc <rightEncoderBISR+0x54>)
   803c2:	4798      	blx	r3
   803c4:	2800      	cmp	r0, #0
   803c6:	d1e8      	bne.n	8039a <rightEncoderBISR+0x12>
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   803c8:	480b      	ldr	r0, [pc, #44]	; (803f8 <rightEncoderBISR+0x70>)
   803ca:	4b0c      	ldr	r3, [pc, #48]	; (803fc <rightEncoderBISR+0x74>)
   803cc:	4798      	blx	r3
   803ce:	e7e4      	b.n	8039a <rightEncoderBISR+0x12>
		rBPulses--;
   803d0:	4a03      	ldr	r2, [pc, #12]	; (803e0 <rightEncoderBISR+0x58>)
   803d2:	6813      	ldr	r3, [r2, #0]
   803d4:	3b01      	subs	r3, #1
   803d6:	6013      	str	r3, [r2, #0]
   803d8:	e7df      	b.n	8039a <rightEncoderBISR+0x12>
   803da:	bf00      	nop
   803dc:	00080989 	.word	0x00080989
   803e0:	20070c40 	.word	0x20070c40
   803e4:	20070c48 	.word	0x20070c48
   803e8:	20070c68 	.word	0x20070c68
   803ec:	00080dd5 	.word	0x00080dd5
   803f0:	20070c58 	.word	0x20070c58
   803f4:	20070c3c 	.word	0x20070c3c
   803f8:	0008508c 	.word	0x0008508c
   803fc:	00082119 	.word	0x00082119

00080400 <leftEncoderAISR>:
	//printf("RightPulseTime B: %i ms\n",rBPulseTime);
	
}

void leftEncoderAISR(){ //ISR for the left encoder A
   80400:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   80402:	4b14      	ldr	r3, [pc, #80]	; (80454 <leftEncoderAISR+0x54>)
   80404:	4798      	blx	r3
   80406:	2800      	cmp	r0, #0
   80408:	dd13      	ble.n	80432 <leftEncoderAISR+0x32>
		lAPulses++;
   8040a:	4a13      	ldr	r2, [pc, #76]	; (80458 <leftEncoderAISR+0x58>)
   8040c:	6813      	ldr	r3, [r2, #0]
   8040e:	3301      	adds	r3, #1
   80410:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lAPrevTick = lACurrentTick;
   80412:	4c12      	ldr	r4, [pc, #72]	; (8045c <leftEncoderAISR+0x5c>)
   80414:	4d12      	ldr	r5, [pc, #72]	; (80460 <leftEncoderAISR+0x60>)
   80416:	682b      	ldr	r3, [r5, #0]
   80418:	6023      	str	r3, [r4, #0]
	lACurrentTick = xTaskGetTickCountFromISR();
   8041a:	4b12      	ldr	r3, [pc, #72]	; (80464 <leftEncoderAISR+0x64>)
   8041c:	4798      	blx	r3
   8041e:	6028      	str	r0, [r5, #0]
	lAPulseTime = (lACurrentTick-lAPrevTick)*msPerTick;
   80420:	6823      	ldr	r3, [r4, #0]
   80422:	1ac0      	subs	r0, r0, r3
   80424:	4b10      	ldr	r3, [pc, #64]	; (80468 <leftEncoderAISR+0x68>)
   80426:	781b      	ldrb	r3, [r3, #0]
   80428:	fb03 f000 	mul.w	r0, r3, r0
   8042c:	4b0f      	ldr	r3, [pc, #60]	; (8046c <leftEncoderAISR+0x6c>)
   8042e:	8018      	strh	r0, [r3, #0]
   80430:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   80432:	4b08      	ldr	r3, [pc, #32]	; (80454 <leftEncoderAISR+0x54>)
   80434:	4798      	blx	r3
   80436:	2800      	cmp	r0, #0
   80438:	db07      	blt.n	8044a <leftEncoderAISR+0x4a>
		}else if(getSetLDirection()==0){
   8043a:	4b06      	ldr	r3, [pc, #24]	; (80454 <leftEncoderAISR+0x54>)
   8043c:	4798      	blx	r3
   8043e:	2800      	cmp	r0, #0
   80440:	d1e7      	bne.n	80412 <leftEncoderAISR+0x12>
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80442:	480b      	ldr	r0, [pc, #44]	; (80470 <leftEncoderAISR+0x70>)
   80444:	4b0b      	ldr	r3, [pc, #44]	; (80474 <leftEncoderAISR+0x74>)
   80446:	4798      	blx	r3
   80448:	e7e3      	b.n	80412 <leftEncoderAISR+0x12>
		lAPulses--;
   8044a:	4a03      	ldr	r2, [pc, #12]	; (80458 <leftEncoderAISR+0x58>)
   8044c:	6813      	ldr	r3, [r2, #0]
   8044e:	3b01      	subs	r3, #1
   80450:	6013      	str	r3, [r2, #0]
   80452:	e7de      	b.n	80412 <leftEncoderAISR+0x12>
   80454:	0008097d 	.word	0x0008097d
   80458:	20070c54 	.word	0x20070c54
   8045c:	20070c44 	.word	0x20070c44
   80460:	20070c70 	.word	0x20070c70
   80464:	00080dd5 	.word	0x00080dd5
   80468:	20070c58 	.word	0x20070c58
   8046c:	20070c74 	.word	0x20070c74
   80470:	00084fa4 	.word	0x00084fa4
   80474:	00082119 	.word	0x00082119

00080478 <leftEncoderBISR>:
	//printf("LeftPulseTime A: %i ms\n",lAPulseTime);
	
}

void leftEncoderBISR(){ //ISR for the left encoder B
   80478:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   8047a:	4b14      	ldr	r3, [pc, #80]	; (804cc <leftEncoderBISR+0x54>)
   8047c:	4798      	blx	r3
   8047e:	2800      	cmp	r0, #0
   80480:	dd13      	ble.n	804aa <leftEncoderBISR+0x32>
		lBPulses++;
   80482:	4a13      	ldr	r2, [pc, #76]	; (804d0 <leftEncoderBISR+0x58>)
   80484:	6813      	ldr	r3, [r2, #0]
   80486:	3301      	adds	r3, #1
   80488:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lBPrevTick = lBCurrentTick;
   8048a:	4c12      	ldr	r4, [pc, #72]	; (804d4 <leftEncoderBISR+0x5c>)
   8048c:	4d12      	ldr	r5, [pc, #72]	; (804d8 <leftEncoderBISR+0x60>)
   8048e:	682b      	ldr	r3, [r5, #0]
   80490:	6023      	str	r3, [r4, #0]
	lBCurrentTick = xTaskGetTickCountFromISR();
   80492:	4b12      	ldr	r3, [pc, #72]	; (804dc <leftEncoderBISR+0x64>)
   80494:	4798      	blx	r3
   80496:	6028      	str	r0, [r5, #0]
	lBPulseTime = (lBCurrentTick-lBPrevTick)*msPerTick;
   80498:	6823      	ldr	r3, [r4, #0]
   8049a:	1ac0      	subs	r0, r0, r3
   8049c:	4b10      	ldr	r3, [pc, #64]	; (804e0 <leftEncoderBISR+0x68>)
   8049e:	781b      	ldrb	r3, [r3, #0]
   804a0:	fb03 f000 	mul.w	r0, r3, r0
   804a4:	4b0f      	ldr	r3, [pc, #60]	; (804e4 <leftEncoderBISR+0x6c>)
   804a6:	8018      	strh	r0, [r3, #0]
   804a8:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   804aa:	4b08      	ldr	r3, [pc, #32]	; (804cc <leftEncoderBISR+0x54>)
   804ac:	4798      	blx	r3
   804ae:	2800      	cmp	r0, #0
   804b0:	db07      	blt.n	804c2 <leftEncoderBISR+0x4a>
	}else if(getSetLDirection()==0){
   804b2:	4b06      	ldr	r3, [pc, #24]	; (804cc <leftEncoderBISR+0x54>)
   804b4:	4798      	blx	r3
   804b6:	2800      	cmp	r0, #0
   804b8:	d1e7      	bne.n	8048a <leftEncoderBISR+0x12>
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   804ba:	480b      	ldr	r0, [pc, #44]	; (804e8 <leftEncoderBISR+0x70>)
   804bc:	4b0b      	ldr	r3, [pc, #44]	; (804ec <leftEncoderBISR+0x74>)
   804be:	4798      	blx	r3
   804c0:	e7e3      	b.n	8048a <leftEncoderBISR+0x12>
		lBPulses--;
   804c2:	4a03      	ldr	r2, [pc, #12]	; (804d0 <leftEncoderBISR+0x58>)
   804c4:	6813      	ldr	r3, [r2, #0]
   804c6:	3b01      	subs	r3, #1
   804c8:	6013      	str	r3, [r2, #0]
   804ca:	e7de      	b.n	8048a <leftEncoderBISR+0x12>
   804cc:	0008097d 	.word	0x0008097d
   804d0:	20070c64 	.word	0x20070c64
   804d4:	20070c38 	.word	0x20070c38
   804d8:	20070c5c 	.word	0x20070c5c
   804dc:	00080dd5 	.word	0x00080dd5
   804e0:	20070c58 	.word	0x20070c58
   804e4:	20070c6c 	.word	0x20070c6c
   804e8:	00084fa4 	.word	0x00084fa4
   804ec:	00082119 	.word	0x00082119

000804f0 <encoder_init>:
void encoder_init(){ //initialise the encoders
   804f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   804f4:	b082      	sub	sp, #8
	lAPrevTick=0; 
   804f6:	2400      	movs	r4, #0
   804f8:	4b39      	ldr	r3, [pc, #228]	; (805e0 <encoder_init+0xf0>)
   804fa:	601c      	str	r4, [r3, #0]
	rAPrevTick=0;
   804fc:	4b39      	ldr	r3, [pc, #228]	; (805e4 <encoder_init+0xf4>)
   804fe:	601c      	str	r4, [r3, #0]
	lACurrentTick=0;
   80500:	4b39      	ldr	r3, [pc, #228]	; (805e8 <encoder_init+0xf8>)
   80502:	601c      	str	r4, [r3, #0]
	rACurrentTick=0;
   80504:	4b39      	ldr	r3, [pc, #228]	; (805ec <encoder_init+0xfc>)
   80506:	601c      	str	r4, [r3, #0]
	lBPrevTick=0;
   80508:	4b39      	ldr	r3, [pc, #228]	; (805f0 <encoder_init+0x100>)
   8050a:	601c      	str	r4, [r3, #0]
	rBPrevTick=0;
   8050c:	4b39      	ldr	r3, [pc, #228]	; (805f4 <encoder_init+0x104>)
   8050e:	601c      	str	r4, [r3, #0]
	lBCurrentTick=0;
   80510:	4b39      	ldr	r3, [pc, #228]	; (805f8 <encoder_init+0x108>)
   80512:	601c      	str	r4, [r3, #0]
	rBCurrentTick=0;
   80514:	4b39      	ldr	r3, [pc, #228]	; (805fc <encoder_init+0x10c>)
   80516:	601c      	str	r4, [r3, #0]
	lAPulses=0;
   80518:	4b39      	ldr	r3, [pc, #228]	; (80600 <encoder_init+0x110>)
   8051a:	601c      	str	r4, [r3, #0]
	lAPulseTime=0;
   8051c:	4b39      	ldr	r3, [pc, #228]	; (80604 <encoder_init+0x114>)
   8051e:	801c      	strh	r4, [r3, #0]
	rAPulses=0;
   80520:	4b39      	ldr	r3, [pc, #228]	; (80608 <encoder_init+0x118>)
   80522:	601c      	str	r4, [r3, #0]
	rAPulseTime=0;
   80524:	4b39      	ldr	r3, [pc, #228]	; (8060c <encoder_init+0x11c>)
   80526:	801c      	strh	r4, [r3, #0]
	lBPulses=0;
   80528:	4b39      	ldr	r3, [pc, #228]	; (80610 <encoder_init+0x120>)
   8052a:	601c      	str	r4, [r3, #0]
	lBPulseTime=0;
   8052c:	4b39      	ldr	r3, [pc, #228]	; (80614 <encoder_init+0x124>)
   8052e:	801c      	strh	r4, [r3, #0]
	rBPulses=0;
   80530:	4b39      	ldr	r3, [pc, #228]	; (80618 <encoder_init+0x128>)
   80532:	601c      	str	r4, [r3, #0]
	rBPulseTime=0;
   80534:	4b39      	ldr	r3, [pc, #228]	; (8061c <encoder_init+0x12c>)
   80536:	801c      	strh	r4, [r3, #0]
	msPerTick=1; // Time for a tick is 1 ms on SAM3X8E CPU
   80538:	2201      	movs	r2, #1
   8053a:	4b39      	ldr	r3, [pc, #228]	; (80620 <encoder_init+0x130>)
   8053c:	701a      	strb	r2, [r3, #0]
	pmc_enable_periph_clk(ID_PIOC);
   8053e:	200d      	movs	r0, #13
   80540:	4b38      	ldr	r3, [pc, #224]	; (80624 <encoder_init+0x134>)
   80542:	4798      	blx	r3
pio_set_input(PIOC,pin7i,NULL);
   80544:	4d38      	ldr	r5, [pc, #224]	; (80628 <encoder_init+0x138>)
   80546:	4622      	mov	r2, r4
   80548:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8054c:	4628      	mov	r0, r5
   8054e:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 80648 <encoder_init+0x158>
   80552:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin7i,PIO_IT_RE_OR_HL,rightEncoderAISR);
   80554:	4b35      	ldr	r3, [pc, #212]	; (8062c <encoder_init+0x13c>)
   80556:	9300      	str	r3, [sp, #0]
   80558:	2320      	movs	r3, #32
   8055a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8055e:	210d      	movs	r1, #13
   80560:	4628      	mov	r0, r5
   80562:	4f33      	ldr	r7, [pc, #204]	; (80630 <encoder_init+0x140>)
   80564:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin7i); //digital pin 7
   80566:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8056a:	4628      	mov	r0, r5
   8056c:	4e31      	ldr	r6, [pc, #196]	; (80634 <encoder_init+0x144>)
   8056e:	47b0      	blx	r6
pio_set_input(PIOC,pin5i,NULL);
   80570:	4622      	mov	r2, r4
   80572:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   80576:	4628      	mov	r0, r5
   80578:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin5i,PIO_IT_RE_OR_HL, leftEncoderAISR);
   8057a:	4b2f      	ldr	r3, [pc, #188]	; (80638 <encoder_init+0x148>)
   8057c:	9300      	str	r3, [sp, #0]
   8057e:	2320      	movs	r3, #32
   80580:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80584:	210d      	movs	r1, #13
   80586:	4628      	mov	r0, r5
   80588:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin5i); //digital pin 5 
   8058a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8058e:	4628      	mov	r0, r5
   80590:	47b0      	blx	r6
pio_set_input(PIOC,pin33,NULL);
   80592:	4622      	mov	r2, r4
   80594:	2102      	movs	r1, #2
   80596:	4628      	mov	r0, r5
   80598:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin33,PIO_IT_RE_OR_HL, rightEncoderBISR);
   8059a:	4b28      	ldr	r3, [pc, #160]	; (8063c <encoder_init+0x14c>)
   8059c:	9300      	str	r3, [sp, #0]
   8059e:	2320      	movs	r3, #32
   805a0:	2202      	movs	r2, #2
   805a2:	210d      	movs	r1, #13
   805a4:	4628      	mov	r0, r5
   805a6:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin33); //digital pin 33 
   805a8:	2102      	movs	r1, #2
   805aa:	4628      	mov	r0, r5
   805ac:	47b0      	blx	r6
pio_set_input(PIOC,pin10i,NULL);
   805ae:	4622      	mov	r2, r4
   805b0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   805b4:	4628      	mov	r0, r5
   805b6:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin10i,PIO_IT_RE_OR_HL,leftEncoderBISR);
   805b8:	4b21      	ldr	r3, [pc, #132]	; (80640 <encoder_init+0x150>)
   805ba:	9300      	str	r3, [sp, #0]
   805bc:	2320      	movs	r3, #32
   805be:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   805c2:	210d      	movs	r1, #13
   805c4:	4628      	mov	r0, r5
   805c6:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin10i); //digital pin 10 
   805c8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   805cc:	4628      	mov	r0, r5
   805ce:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   805d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   805d4:	4b1b      	ldr	r3, [pc, #108]	; (80644 <encoder_init+0x154>)
   805d6:	601a      	str	r2, [r3, #0]
}
   805d8:	b002      	add	sp, #8
   805da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805de:	bf00      	nop
   805e0:	20070c44 	.word	0x20070c44
   805e4:	20070c60 	.word	0x20070c60
   805e8:	20070c70 	.word	0x20070c70
   805ec:	20070c50 	.word	0x20070c50
   805f0:	20070c38 	.word	0x20070c38
   805f4:	20070c48 	.word	0x20070c48
   805f8:	20070c5c 	.word	0x20070c5c
   805fc:	20070c68 	.word	0x20070c68
   80600:	20070c54 	.word	0x20070c54
   80604:	20070c74 	.word	0x20070c74
   80608:	20070c34 	.word	0x20070c34
   8060c:	20070c4c 	.word	0x20070c4c
   80610:	20070c64 	.word	0x20070c64
   80614:	20070c6c 	.word	0x20070c6c
   80618:	20070c40 	.word	0x20070c40
   8061c:	20070c3c 	.word	0x20070c3c
   80620:	20070c58 	.word	0x20070c58
   80624:	000814d5 	.word	0x000814d5
   80628:	400e1200 	.word	0x400e1200
   8062c:	00080311 	.word	0x00080311
   80630:	0008132d 	.word	0x0008132d
   80634:	00081165 	.word	0x00081165
   80638:	00080401 	.word	0x00080401
   8063c:	00080389 	.word	0x00080389
   80640:	00080479 	.word	0x00080479
   80644:	e000e100 	.word	0xe000e100
   80648:	000810df 	.word	0x000810df

0008064c <resetCounter>:
	//printf("LeftPulseTime B: %i ms\n",lBPulseTime);
	
}

void resetCounter(){ //resets left and right encoders pulse counters
   8064c:	b510      	push	{r4, lr}
   8064e:	b082      	sub	sp, #8
	lAPulses=0;
   80650:	2100      	movs	r1, #0
   80652:	4b08      	ldr	r3, [pc, #32]	; (80674 <resetCounter+0x28>)
   80654:	6019      	str	r1, [r3, #0]
	rAPulses=0;
   80656:	4b08      	ldr	r3, [pc, #32]	; (80678 <resetCounter+0x2c>)
   80658:	6019      	str	r1, [r3, #0]
	rBPulses=0;
   8065a:	4b08      	ldr	r3, [pc, #32]	; (8067c <resetCounter+0x30>)
   8065c:	6019      	str	r1, [r3, #0]
	lBPulses=0;
   8065e:	4b08      	ldr	r3, [pc, #32]	; (80680 <resetCounter+0x34>)
   80660:	6019      	str	r1, [r3, #0]
	printf("Reseting pulse counters:\n LeftPulses A: #%i\n LeftPulses B: #%i\n RightPulses A: #%i\n RightPulses B: #%i\n",lAPulses,lBPulses,rAPulses,rBPulses);
   80662:	9100      	str	r1, [sp, #0]
   80664:	460b      	mov	r3, r1
   80666:	460a      	mov	r2, r1
   80668:	4806      	ldr	r0, [pc, #24]	; (80684 <resetCounter+0x38>)
   8066a:	4c07      	ldr	r4, [pc, #28]	; (80688 <resetCounter+0x3c>)
   8066c:	47a0      	blx	r4
}
   8066e:	b002      	add	sp, #8
   80670:	bd10      	pop	{r4, pc}
   80672:	bf00      	nop
   80674:	20070c54 	.word	0x20070c54
   80678:	20070c34 	.word	0x20070c34
   8067c:	20070c40 	.word	0x20070c40
   80680:	20070c64 	.word	0x20070c64
   80684:	00085024 	.word	0x00085024
   80688:	00082119 	.word	0x00082119

0008068c <getLeftPulses>:
/////////////////////PULSE COUNTER//////////////////////////////////////////
int getLeftPulses(){ //returns the sum of pulses from left encoder A and B since last reset
   8068c:	b538      	push	{r3, r4, r5, lr}
	//printf("LeftPulses A: #%i\n",lAPulses);
	return lAPulses;
}
int getLeftBPulses(){ //returns the amount of pulses from left encoder B since last reset
	//printf("LeftPulses B: #%i\n",lBPulses);
	return lBPulses;
   8068e:	4d06      	ldr	r5, [pc, #24]	; (806a8 <getLeftPulses+0x1c>)
	return lAPulses;
   80690:	4c06      	ldr	r4, [pc, #24]	; (806ac <getLeftPulses+0x20>)
	printf("LeftPulses : ##[%i]##\n",(getLeftAPulses()+getLeftBPulses()));
   80692:	6829      	ldr	r1, [r5, #0]
   80694:	6823      	ldr	r3, [r4, #0]
   80696:	4419      	add	r1, r3
   80698:	4805      	ldr	r0, [pc, #20]	; (806b0 <getLeftPulses+0x24>)
   8069a:	4b06      	ldr	r3, [pc, #24]	; (806b4 <getLeftPulses+0x28>)
   8069c:	4798      	blx	r3
	return (getLeftAPulses()+getLeftBPulses());
   8069e:	6828      	ldr	r0, [r5, #0]
   806a0:	6823      	ldr	r3, [r4, #0]
}
   806a2:	4418      	add	r0, r3
   806a4:	bd38      	pop	{r3, r4, r5, pc}
   806a6:	bf00      	nop
   806a8:	20070c64 	.word	0x20070c64
   806ac:	20070c54 	.word	0x20070c54
   806b0:	00084f74 	.word	0x00084f74
   806b4:	00082119 	.word	0x00082119

000806b8 <getRightPulses>:
}
int getRightPulses(){ //returns the sum of pulses from right encoder A and B since last reset
   806b8:	b538      	push	{r3, r4, r5, lr}
	//printf("RightPulses A: #%i\n",rAPulses);
	return rAPulses;
}
int getRightBPulses(){ //returns the amount of pulses from right encoder B since last reset
	//printf("RightPulses B: #%i\n",rBPulses);
	return rBPulses;
   806ba:	4d06      	ldr	r5, [pc, #24]	; (806d4 <getRightPulses+0x1c>)
	return rAPulses;
   806bc:	4c06      	ldr	r4, [pc, #24]	; (806d8 <getRightPulses+0x20>)
	printf("RightPulses : ##[%i]##\n",(getRightAPulses()+getRightBPulses()));
   806be:	6829      	ldr	r1, [r5, #0]
   806c0:	6823      	ldr	r3, [r4, #0]
   806c2:	4419      	add	r1, r3
   806c4:	4805      	ldr	r0, [pc, #20]	; (806dc <getRightPulses+0x24>)
   806c6:	4b06      	ldr	r3, [pc, #24]	; (806e0 <getRightPulses+0x28>)
   806c8:	4798      	blx	r3
	return (getRightAPulses()+getRightBPulses());
   806ca:	6828      	ldr	r0, [r5, #0]
   806cc:	6823      	ldr	r3, [r4, #0]
}
   806ce:	4418      	add	r0, r3
   806d0:	bd38      	pop	{r3, r4, r5, pc}
   806d2:	bf00      	nop
   806d4:	20070c40 	.word	0x20070c40
   806d8:	20070c34 	.word	0x20070c34
   806dc:	00084f8c 	.word	0x00084f8c
   806e0:	00082119 	.word	0x00082119

000806e4 <waitForXPulsesRL>:
	printf("LeftPulseTime B: %i ms\n",lBPulseTime);
	return lBPulseTime;
}

/////////////////////////CONTROL BY PULSE COUNTER///////////////////////////////
int waitForXPulsesRL(int lPulses,int rPulses){//wait for a specified amount of pulses, returns 1 when first of two conditions of X pulses is met
   806e4:	b538      	push	{r3, r4, r5, lr}
   806e6:	4604      	mov	r4, r0
   806e8:	460d      	mov	r5, r1
	if(getLeftPulses()>lPulses || getRightPulses()>rPulses) {
   806ea:	4b09      	ldr	r3, [pc, #36]	; (80710 <waitForXPulsesRL+0x2c>)
   806ec:	4798      	blx	r3
   806ee:	42a0      	cmp	r0, r4
   806f0:	dc03      	bgt.n	806fa <waitForXPulsesRL+0x16>
   806f2:	4b08      	ldr	r3, [pc, #32]	; (80714 <waitForXPulsesRL+0x30>)
   806f4:	4798      	blx	r3
   806f6:	42a8      	cmp	r0, r5
   806f8:	dd04      	ble.n	80704 <waitForXPulsesRL+0x20>
		printf("RL True\n");
   806fa:	4807      	ldr	r0, [pc, #28]	; (80718 <waitForXPulsesRL+0x34>)
   806fc:	4b07      	ldr	r3, [pc, #28]	; (8071c <waitForXPulsesRL+0x38>)
   806fe:	4798      	blx	r3
		return 1;
   80700:	2001      	movs	r0, #1
   80702:	bd38      	pop	{r3, r4, r5, pc}
	}
	printf("RL False\n");	
   80704:	4806      	ldr	r0, [pc, #24]	; (80720 <waitForXPulsesRL+0x3c>)
   80706:	4b05      	ldr	r3, [pc, #20]	; (8071c <waitForXPulsesRL+0x38>)
   80708:	4798      	blx	r3
	return 0;
   8070a:	2000      	movs	r0, #0
}
   8070c:	bd38      	pop	{r3, r4, r5, pc}
   8070e:	bf00      	nop
   80710:	0008068d 	.word	0x0008068d
   80714:	000806b9 	.word	0x000806b9
   80718:	00085110 	.word	0x00085110
   8071c:	00082119 	.word	0x00082119
   80720:	0008511c 	.word	0x0008511c

00080724 <testDriveR>:
		
	}
	//skickar så många pulser som behövs för att svänga correctionAngle många grader.
}

void testDriveR(uint8_t speed, int8_t direction) {
   80724:	b570      	push	{r4, r5, r6, lr}
   80726:	b084      	sub	sp, #16
	speed = Abs(speed);
	int motorSpeed = (1500 + 7 * speed * direction);
   80728:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   8072c:	fb01 f400 	mul.w	r4, r1, r0

	//connect peripheral B to pin C3
	pio_configure_pin(PWM_35, PIO_TYPE_PIO_PERIPH_B);
   80730:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80734:	2043      	movs	r0, #67	; 0x43
   80736:	4b15      	ldr	r3, [pc, #84]	; (8078c <testDriveR+0x68>)
   80738:	4798      	blx	r3

	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   8073a:	2024      	movs	r0, #36	; 0x24
   8073c:	4b14      	ldr	r3, [pc, #80]	; (80790 <testDriveR+0x6c>)
   8073e:	4798      	blx	r3

	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
   80740:	4d14      	ldr	r5, [pc, #80]	; (80794 <testDriveR+0x70>)
   80742:	2100      	movs	r1, #0
   80744:	4628      	mov	r0, r5
   80746:	4b14      	ldr	r3, [pc, #80]	; (80798 <testDriveR+0x74>)
   80748:	4798      	blx	r3

	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
   8074a:	4b14      	ldr	r3, [pc, #80]	; (8079c <testDriveR+0x78>)
   8074c:	9301      	str	r3, [sp, #4]
   8074e:	2600      	movs	r6, #0
   80750:	9602      	str	r6, [sp, #8]
   80752:	4b13      	ldr	r3, [pc, #76]	; (807a0 <testDriveR+0x7c>)
   80754:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);
   80756:	a901      	add	r1, sp, #4
   80758:	4628      	mov	r0, r5
   8075a:	4b12      	ldr	r3, [pc, #72]	; (807a4 <testDriveR+0x80>)
   8075c:	4798      	blx	r3

	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_0;
   8075e:	4912      	ldr	r1, [pc, #72]	; (807a8 <testDriveR+0x84>)
   80760:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80762:	230b      	movs	r3, #11
   80764:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.polarity = PWM_HIGH;
   80766:	2301      	movs	r3, #1
   80768:	728b      	strb	r3, [r1, #10]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   8076a:	810e      	strh	r6, [r1, #8]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   8076c:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   80770:	331e      	adds	r3, #30
   80772:	610b      	str	r3, [r1, #16]
	int motorSpeed = (1500 + 7 * speed * direction);
   80774:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	pwm_channel_instance.ul_duty = motorSpeed;
   80778:	60cc      	str	r4, [r1, #12]
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_channel_instance);
   8077a:	4628      	mov	r0, r5
   8077c:	4b0b      	ldr	r3, [pc, #44]	; (807ac <testDriveR+0x88>)
   8077e:	4798      	blx	r3

	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_0);
   80780:	4631      	mov	r1, r6
   80782:	4628      	mov	r0, r5
   80784:	4b0a      	ldr	r3, [pc, #40]	; (807b0 <testDriveR+0x8c>)
   80786:	4798      	blx	r3
}
   80788:	b004      	add	sp, #16
   8078a:	bd70      	pop	{r4, r5, r6, pc}
   8078c:	00081171 	.word	0x00081171
   80790:	000814d5 	.word	0x000814d5
   80794:	40094000 	.word	0x40094000
   80798:	00080307 	.word	0x00080307
   8079c:	000f4240 	.word	0x000f4240
   807a0:	0501bd00 	.word	0x0501bd00
   807a4:	000801b5 	.word	0x000801b5
   807a8:	20070c78 	.word	0x20070c78
   807ac:	000801f9 	.word	0x000801f9
   807b0:	000802fd 	.word	0x000802fd

000807b4 <testDriveL>:

void testDriveL(uint8_t speed, int8_t direction) {
   807b4:	b5f0      	push	{r4, r5, r6, r7, lr}
   807b6:	b085      	sub	sp, #20
	speed = Abs(speed);
	int motorSpeed = (1500 + 7 * speed * direction);
   807b8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   807bc:	fb01 f400 	mul.w	r4, r1, r0

	//connect peripheral B to pin A19
	pio_configure_pin(PWM_42, PIO_TYPE_PIO_PERIPH_B);
   807c0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   807c4:	2013      	movs	r0, #19
   807c6:	4b15      	ldr	r3, [pc, #84]	; (8081c <testDriveL+0x68>)
   807c8:	4798      	blx	r3

	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   807ca:	2024      	movs	r0, #36	; 0x24
   807cc:	4b14      	ldr	r3, [pc, #80]	; (80820 <testDriveL+0x6c>)
   807ce:	4798      	blx	r3

	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_1);
   807d0:	4d14      	ldr	r5, [pc, #80]	; (80824 <testDriveL+0x70>)
   807d2:	2101      	movs	r1, #1
   807d4:	4628      	mov	r0, r5
   807d6:	4b14      	ldr	r3, [pc, #80]	; (80828 <testDriveL+0x74>)
   807d8:	4798      	blx	r3

	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
   807da:	4b14      	ldr	r3, [pc, #80]	; (8082c <testDriveL+0x78>)
   807dc:	9301      	str	r3, [sp, #4]
   807de:	2700      	movs	r7, #0
   807e0:	9702      	str	r7, [sp, #8]
   807e2:	4b13      	ldr	r3, [pc, #76]	; (80830 <testDriveL+0x7c>)
   807e4:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);
   807e6:	a901      	add	r1, sp, #4
   807e8:	4628      	mov	r0, r5
   807ea:	4b12      	ldr	r3, [pc, #72]	; (80834 <testDriveL+0x80>)
   807ec:	4798      	blx	r3

	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_1;
   807ee:	4912      	ldr	r1, [pc, #72]	; (80838 <testDriveL+0x84>)
   807f0:	2601      	movs	r6, #1
   807f2:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   807f4:	230b      	movs	r3, #11
   807f6:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.polarity = PWM_HIGH;
   807f8:	728e      	strb	r6, [r1, #10]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   807fa:	810f      	strh	r7, [r1, #8]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   807fc:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   80800:	331e      	adds	r3, #30
   80802:	610b      	str	r3, [r1, #16]
	int motorSpeed = (1500 + 7 * speed * direction);
   80804:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	pwm_channel_instance.ul_duty = motorSpeed;
   80808:	60cc      	str	r4, [r1, #12]
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_channel_instance);
   8080a:	4628      	mov	r0, r5
   8080c:	4b0b      	ldr	r3, [pc, #44]	; (8083c <testDriveL+0x88>)
   8080e:	4798      	blx	r3

	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_1);
   80810:	4631      	mov	r1, r6
   80812:	4628      	mov	r0, r5
   80814:	4b0a      	ldr	r3, [pc, #40]	; (80840 <testDriveL+0x8c>)
   80816:	4798      	blx	r3
}
   80818:	b005      	add	sp, #20
   8081a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8081c:	00081171 	.word	0x00081171
   80820:	000814d5 	.word	0x000814d5
   80824:	40094000 	.word	0x40094000
   80828:	00080307 	.word	0x00080307
   8082c:	000f4240 	.word	0x000f4240
   80830:	0501bd00 	.word	0x0501bd00
   80834:	000801b5 	.word	0x000801b5
   80838:	20070c78 	.word	0x20070c78
   8083c:	000801f9 	.word	0x000801f9
   80840:	000802fd 	.word	0x000802fd

00080844 <drive>:
 void drive(uint8_t lSpeed, uint8_t rSpeed, int8_t lDirection, int8_t rDirection) { //speed 0-100 in %, direction -1,1, where -1 is backwards and 1 is forward.
   80844:	b538      	push	{r3, r4, r5, lr}
   80846:	4605      	mov	r5, r0
   80848:	4608      	mov	r0, r1
   8084a:	4614      	mov	r4, r2
	rSpeedLatest = rSpeed;
   8084c:	4a08      	ldr	r2, [pc, #32]	; (80870 <drive+0x2c>)
   8084e:	7011      	strb	r1, [r2, #0]
	lSpeedLatest = lSpeed;
   80850:	4a08      	ldr	r2, [pc, #32]	; (80874 <drive+0x30>)
   80852:	7015      	strb	r5, [r2, #0]
	rDirectionLatest = rDirection;
   80854:	4a08      	ldr	r2, [pc, #32]	; (80878 <drive+0x34>)
   80856:	7013      	strb	r3, [r2, #0]
	lDirectionLatest = lDirection;
   80858:	4a08      	ldr	r2, [pc, #32]	; (8087c <drive+0x38>)
   8085a:	7014      	strb	r4, [r2, #0]
	testDriveR(rSpeed, -1*rDirection); // sets pwm for the right motors 
   8085c:	425b      	negs	r3, r3
   8085e:	b259      	sxtb	r1, r3
   80860:	4b07      	ldr	r3, [pc, #28]	; (80880 <drive+0x3c>)
   80862:	4798      	blx	r3
	testDriveL(lSpeed, -1*lDirection); // sets pwm for the left motors
   80864:	4261      	negs	r1, r4
   80866:	b249      	sxtb	r1, r1
   80868:	4628      	mov	r0, r5
   8086a:	4b06      	ldr	r3, [pc, #24]	; (80884 <drive+0x40>)
   8086c:	4798      	blx	r3
   8086e:	bd38      	pop	{r3, r4, r5, pc}
   80870:	20070aff 	.word	0x20070aff
   80874:	20070afd 	.word	0x20070afd
   80878:	20070afe 	.word	0x20070afe
   8087c:	20070afc 	.word	0x20070afc
   80880:	00080725 	.word	0x00080725
   80884:	000807b5 	.word	0x000807b5

00080888 <rotate>:
void rotate(int degree) { //degree 1 - 180 or -1 - -180
   80888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8088c:	4604      	mov	r4, r0
	resetCounter();
   8088e:	4b2e      	ldr	r3, [pc, #184]	; (80948 <rotate+0xc0>)
   80890:	4798      	blx	r3
	float radian = (degree * PI) / 180;
   80892:	4620      	mov	r0, r4
   80894:	4b2d      	ldr	r3, [pc, #180]	; (8094c <rotate+0xc4>)
   80896:	4798      	blx	r3
   80898:	4c2d      	ldr	r4, [pc, #180]	; (80950 <rotate+0xc8>)
   8089a:	a325      	add	r3, pc, #148	; (adr r3, 80930 <rotate+0xa8>)
   8089c:	e9d3 2300 	ldrd	r2, r3, [r3]
   808a0:	47a0      	blx	r4
   808a2:	4d2c      	ldr	r5, [pc, #176]	; (80954 <rotate+0xcc>)
   808a4:	2200      	movs	r2, #0
   808a6:	4b2c      	ldr	r3, [pc, #176]	; (80958 <rotate+0xd0>)
   808a8:	47a8      	blx	r5
   808aa:	4b2c      	ldr	r3, [pc, #176]	; (8095c <rotate+0xd4>)
   808ac:	4798      	blx	r3
   808ae:	4680      	mov	r8, r0
	int p = (radian * 0.4 * 144) / (PI * 0.16);
   808b0:	4b2b      	ldr	r3, [pc, #172]	; (80960 <rotate+0xd8>)
   808b2:	4798      	blx	r3
   808b4:	a320      	add	r3, pc, #128	; (adr r3, 80938 <rotate+0xb0>)
   808b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   808ba:	47a0      	blx	r4
   808bc:	2200      	movs	r2, #0
   808be:	4b29      	ldr	r3, [pc, #164]	; (80964 <rotate+0xdc>)
   808c0:	47a0      	blx	r4
   808c2:	a31f      	add	r3, pc, #124	; (adr r3, 80940 <rotate+0xb8>)
   808c4:	e9d3 2300 	ldrd	r2, r3, [r3]
   808c8:	47a8      	blx	r5
   808ca:	4b27      	ldr	r3, [pc, #156]	; (80968 <rotate+0xe0>)
   808cc:	4798      	blx	r3
	while(!waitForXPulsesRL(p/2,p/2)) {
   808ce:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
   808d2:	1044      	asrs	r4, r0, #1
   808d4:	4f25      	ldr	r7, [pc, #148]	; (8096c <rotate+0xe4>)
		if(radian > 0) {
   808d6:	2500      	movs	r5, #0
   808d8:	4e25      	ldr	r6, [pc, #148]	; (80970 <rotate+0xe8>)
	while(!waitForXPulsesRL(p/2,p/2)) {
   808da:	e004      	b.n	808e6 <rotate+0x5e>
		} else if(radian < 0) {
   808dc:	4629      	mov	r1, r5
   808de:	4640      	mov	r0, r8
   808e0:	4b24      	ldr	r3, [pc, #144]	; (80974 <rotate+0xec>)
   808e2:	4798      	blx	r3
   808e4:	b988      	cbnz	r0, 8090a <rotate+0x82>
	while(!waitForXPulsesRL(p/2,p/2)) {
   808e6:	4621      	mov	r1, r4
   808e8:	4620      	mov	r0, r4
   808ea:	47b8      	blx	r7
   808ec:	b9b0      	cbnz	r0, 8091c <rotate+0x94>
		if(radian > 0) {
   808ee:	4629      	mov	r1, r5
   808f0:	4640      	mov	r0, r8
   808f2:	47b0      	blx	r6
   808f4:	2800      	cmp	r0, #0
   808f6:	d0f1      	beq.n	808dc <rotate+0x54>
			drive(25,25,-1,1);
   808f8:	2301      	movs	r3, #1
   808fa:	f04f 32ff 	mov.w	r2, #4294967295
   808fe:	2119      	movs	r1, #25
   80900:	4608      	mov	r0, r1
   80902:	f8df 9074 	ldr.w	r9, [pc, #116]	; 80978 <rotate+0xf0>
   80906:	47c8      	blx	r9
   80908:	e7ed      	b.n	808e6 <rotate+0x5e>
			drive(25,25,1,-1);
   8090a:	f04f 33ff 	mov.w	r3, #4294967295
   8090e:	2201      	movs	r2, #1
   80910:	2119      	movs	r1, #25
   80912:	4608      	mov	r0, r1
   80914:	f8df 9060 	ldr.w	r9, [pc, #96]	; 80978 <rotate+0xf0>
   80918:	47c8      	blx	r9
   8091a:	e7e4      	b.n	808e6 <rotate+0x5e>
	drive(0,0,1,1);
   8091c:	2301      	movs	r3, #1
   8091e:	461a      	mov	r2, r3
   80920:	2100      	movs	r1, #0
   80922:	4608      	mov	r0, r1
   80924:	4c14      	ldr	r4, [pc, #80]	; (80978 <rotate+0xf0>)
   80926:	47a0      	blx	r4
   80928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8092c:	f3af 8000 	nop.w
   80930:	53c8d4f1 	.word	0x53c8d4f1
   80934:	400921fb 	.word	0x400921fb
   80938:	9999999a 	.word	0x9999999a
   8093c:	3fd99999 	.word	0x3fd99999
   80940:	91c8365d 	.word	0x91c8365d
   80944:	3fe015bf 	.word	0x3fe015bf
   80948:	0008064d 	.word	0x0008064d
   8094c:	000819fd 	.word	0x000819fd
   80950:	00081ac9 	.word	0x00081ac9
   80954:	00081d1d 	.word	0x00081d1d
   80958:	40668000 	.word	0x40668000
   8095c:	00081f3d 	.word	0x00081f3d
   80960:	00081a21 	.word	0x00081a21
   80964:	40620000 	.word	0x40620000
   80968:	00081eed 	.word	0x00081eed
   8096c:	000806e5 	.word	0x000806e5
   80970:	000820b5 	.word	0x000820b5
   80974:	00082079 	.word	0x00082079
   80978:	00080845 	.word	0x00080845

0008097c <getSetLDirection>:
}
/*Returns the value of latest direction set for the left motor*/
int8_t getSetLDirection(){
	//printf("Set Direction for Left Motor is: %i\n",lDirectionLatest);
	return lDirectionLatest;
}
   8097c:	4b01      	ldr	r3, [pc, #4]	; (80984 <getSetLDirection+0x8>)
   8097e:	f993 0000 	ldrsb.w	r0, [r3]
   80982:	4770      	bx	lr
   80984:	20070afc 	.word	0x20070afc

00080988 <getSetRDirection>:
/*Returns the value of latest direction set for the right motor*/
int8_t getSetRDirection(){
	//printf("Set Direction for Right Motor is: %i\n",rDirectionLatest);
	return rDirectionLatest;
   80988:	4b01      	ldr	r3, [pc, #4]	; (80990 <getSetRDirection+0x8>)
   8098a:	f993 0000 	ldrsb.w	r0, [r3]
   8098e:	4770      	bx	lr
   80990:	20070afe 	.word	0x20070afe

00080994 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80998:	b980      	cbnz	r0, 809bc <_read+0x28>
   8099a:	460c      	mov	r4, r1
   8099c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8099e:	2a00      	cmp	r2, #0
   809a0:	dd0f      	ble.n	809c2 <_read+0x2e>
   809a2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   809a4:	4e08      	ldr	r6, [pc, #32]	; (809c8 <_read+0x34>)
   809a6:	4d09      	ldr	r5, [pc, #36]	; (809cc <_read+0x38>)
   809a8:	6830      	ldr	r0, [r6, #0]
   809aa:	4621      	mov	r1, r4
   809ac:	682b      	ldr	r3, [r5, #0]
   809ae:	4798      	blx	r3
		ptr++;
   809b0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   809b2:	42bc      	cmp	r4, r7
   809b4:	d1f8      	bne.n	809a8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   809b6:	4640      	mov	r0, r8
   809b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   809bc:	f04f 38ff 	mov.w	r8, #4294967295
   809c0:	e7f9      	b.n	809b6 <_read+0x22>
	for (; len > 0; --len) {
   809c2:	4680      	mov	r8, r0
   809c4:	e7f7      	b.n	809b6 <_read+0x22>
   809c6:	bf00      	nop
   809c8:	20070ca8 	.word	0x20070ca8
   809cc:	20070ca0 	.word	0x20070ca0

000809d0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   809d0:	3801      	subs	r0, #1
   809d2:	2802      	cmp	r0, #2
   809d4:	d815      	bhi.n	80a02 <_write+0x32>
{
   809d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   809da:	460e      	mov	r6, r1
   809dc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   809de:	b19a      	cbz	r2, 80a08 <_write+0x38>
   809e0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   809e2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80a1c <_write+0x4c>
   809e6:	4f0c      	ldr	r7, [pc, #48]	; (80a18 <_write+0x48>)
   809e8:	f8d8 0000 	ldr.w	r0, [r8]
   809ec:	f815 1b01 	ldrb.w	r1, [r5], #1
   809f0:	683b      	ldr	r3, [r7, #0]
   809f2:	4798      	blx	r3
   809f4:	2800      	cmp	r0, #0
   809f6:	db0a      	blt.n	80a0e <_write+0x3e>
   809f8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   809fa:	3c01      	subs	r4, #1
   809fc:	d1f4      	bne.n	809e8 <_write+0x18>
   809fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80a02:	f04f 30ff 	mov.w	r0, #4294967295
   80a06:	4770      	bx	lr
	for (; len != 0; --len) {
   80a08:	4610      	mov	r0, r2
   80a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80a0e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a16:	bf00      	nop
   80a18:	20070ca4 	.word	0x20070ca4
   80a1c:	20070ca8 	.word	0x20070ca8

00080a20 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80a20:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80a22:	23ac      	movs	r3, #172	; 0xac
   80a24:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80a26:	680b      	ldr	r3, [r1, #0]
   80a28:	684a      	ldr	r2, [r1, #4]
   80a2a:	fbb3 f3f2 	udiv	r3, r3, r2
   80a2e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80a30:	1e5c      	subs	r4, r3, #1
   80a32:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80a36:	4294      	cmp	r4, r2
   80a38:	d80b      	bhi.n	80a52 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80a3a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80a3c:	688b      	ldr	r3, [r1, #8]
   80a3e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a40:	f240 2302 	movw	r3, #514	; 0x202
   80a44:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80a48:	2350      	movs	r3, #80	; 0x50
   80a4a:	6003      	str	r3, [r0, #0]

	return 0;
   80a4c:	2000      	movs	r0, #0
}
   80a4e:	bc10      	pop	{r4}
   80a50:	4770      	bx	lr
		return 1;
   80a52:	2001      	movs	r0, #1
   80a54:	e7fb      	b.n	80a4e <uart_init+0x2e>

00080a56 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80a56:	6943      	ldr	r3, [r0, #20]
   80a58:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80a5c:	bf1a      	itte	ne
   80a5e:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a60:	2000      	movne	r0, #0
		return 1;
   80a62:	2001      	moveq	r0, #1
}
   80a64:	4770      	bx	lr

00080a66 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80a66:	6943      	ldr	r3, [r0, #20]
   80a68:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80a6c:	bf1d      	ittte	ne
   80a6e:	6983      	ldrne	r3, [r0, #24]
   80a70:	700b      	strbne	r3, [r1, #0]
	return 0;
   80a72:	2000      	movne	r0, #0
		return 1;
   80a74:	2001      	moveq	r0, #1
}
   80a76:	4770      	bx	lr

00080a78 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80a78:	6943      	ldr	r3, [r0, #20]
   80a7a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80a7e:	bf1d      	ittte	ne
   80a80:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80a84:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a86:	2000      	movne	r0, #0
		return 1;
   80a88:	2001      	moveq	r0, #1
}
   80a8a:	4770      	bx	lr

00080a8c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80a8c:	6943      	ldr	r3, [r0, #20]
   80a8e:	f013 0f01 	tst.w	r3, #1
   80a92:	d005      	beq.n	80aa0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80a94:	6983      	ldr	r3, [r0, #24]
   80a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80a9a:	600b      	str	r3, [r1, #0]

	return 0;
   80a9c:	2000      	movs	r0, #0
   80a9e:	4770      	bx	lr
		return 1;
   80aa0:	2001      	movs	r0, #1
}
   80aa2:	4770      	bx	lr

00080aa4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80aa6:	b083      	sub	sp, #12
   80aa8:	4604      	mov	r4, r0
   80aaa:	460d      	mov	r5, r1
	uint32_t val = 0;
   80aac:	2300      	movs	r3, #0
   80aae:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80ab0:	4b20      	ldr	r3, [pc, #128]	; (80b34 <usart_serial_getchar+0x90>)
   80ab2:	4298      	cmp	r0, r3
   80ab4:	d00d      	beq.n	80ad2 <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80ab6:	4b20      	ldr	r3, [pc, #128]	; (80b38 <usart_serial_getchar+0x94>)
   80ab8:	4298      	cmp	r0, r3
   80aba:	d012      	beq.n	80ae2 <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80abc:	4b1f      	ldr	r3, [pc, #124]	; (80b3c <usart_serial_getchar+0x98>)
   80abe:	4298      	cmp	r0, r3
   80ac0:	d019      	beq.n	80af6 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80ac2:	4b1f      	ldr	r3, [pc, #124]	; (80b40 <usart_serial_getchar+0x9c>)
   80ac4:	429c      	cmp	r4, r3
   80ac6:	d020      	beq.n	80b0a <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80ac8:	4b1e      	ldr	r3, [pc, #120]	; (80b44 <usart_serial_getchar+0xa0>)
   80aca:	429c      	cmp	r4, r3
   80acc:	d027      	beq.n	80b1e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80ace:	b003      	add	sp, #12
   80ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   80ad2:	461f      	mov	r7, r3
   80ad4:	4e1c      	ldr	r6, [pc, #112]	; (80b48 <usart_serial_getchar+0xa4>)
   80ad6:	4629      	mov	r1, r5
   80ad8:	4638      	mov	r0, r7
   80ada:	47b0      	blx	r6
   80adc:	2800      	cmp	r0, #0
   80ade:	d1fa      	bne.n	80ad6 <usart_serial_getchar+0x32>
   80ae0:	e7ef      	b.n	80ac2 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80ae2:	461f      	mov	r7, r3
   80ae4:	4e19      	ldr	r6, [pc, #100]	; (80b4c <usart_serial_getchar+0xa8>)
   80ae6:	a901      	add	r1, sp, #4
   80ae8:	4638      	mov	r0, r7
   80aea:	47b0      	blx	r6
   80aec:	2800      	cmp	r0, #0
   80aee:	d1fa      	bne.n	80ae6 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   80af0:	9b01      	ldr	r3, [sp, #4]
   80af2:	702b      	strb	r3, [r5, #0]
   80af4:	e7e8      	b.n	80ac8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80af6:	461e      	mov	r6, r3
   80af8:	4c14      	ldr	r4, [pc, #80]	; (80b4c <usart_serial_getchar+0xa8>)
   80afa:	a901      	add	r1, sp, #4
   80afc:	4630      	mov	r0, r6
   80afe:	47a0      	blx	r4
   80b00:	2800      	cmp	r0, #0
   80b02:	d1fa      	bne.n	80afa <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80b04:	9b01      	ldr	r3, [sp, #4]
   80b06:	702b      	strb	r3, [r5, #0]
   80b08:	e7e1      	b.n	80ace <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80b0a:	461e      	mov	r6, r3
   80b0c:	4c0f      	ldr	r4, [pc, #60]	; (80b4c <usart_serial_getchar+0xa8>)
   80b0e:	a901      	add	r1, sp, #4
   80b10:	4630      	mov	r0, r6
   80b12:	47a0      	blx	r4
   80b14:	2800      	cmp	r0, #0
   80b16:	d1fa      	bne.n	80b0e <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80b18:	9b01      	ldr	r3, [sp, #4]
   80b1a:	702b      	strb	r3, [r5, #0]
   80b1c:	e7d7      	b.n	80ace <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80b1e:	461e      	mov	r6, r3
   80b20:	4c0a      	ldr	r4, [pc, #40]	; (80b4c <usart_serial_getchar+0xa8>)
   80b22:	a901      	add	r1, sp, #4
   80b24:	4630      	mov	r0, r6
   80b26:	47a0      	blx	r4
   80b28:	2800      	cmp	r0, #0
   80b2a:	d1fa      	bne.n	80b22 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80b2c:	9b01      	ldr	r3, [sp, #4]
   80b2e:	702b      	strb	r3, [r5, #0]
}
   80b30:	e7cd      	b.n	80ace <usart_serial_getchar+0x2a>
   80b32:	bf00      	nop
   80b34:	400e0800 	.word	0x400e0800
   80b38:	40098000 	.word	0x40098000
   80b3c:	4009c000 	.word	0x4009c000
   80b40:	400a0000 	.word	0x400a0000
   80b44:	400a4000 	.word	0x400a4000
   80b48:	00080a67 	.word	0x00080a67
   80b4c:	00080a8d 	.word	0x00080a8d

00080b50 <usart_serial_putchar>:
{
   80b50:	b570      	push	{r4, r5, r6, lr}
   80b52:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80b54:	4b1e      	ldr	r3, [pc, #120]	; (80bd0 <usart_serial_putchar+0x80>)
   80b56:	4298      	cmp	r0, r3
   80b58:	d00d      	beq.n	80b76 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80b5a:	4b1e      	ldr	r3, [pc, #120]	; (80bd4 <usart_serial_putchar+0x84>)
   80b5c:	4298      	cmp	r0, r3
   80b5e:	d013      	beq.n	80b88 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   80b60:	4b1d      	ldr	r3, [pc, #116]	; (80bd8 <usart_serial_putchar+0x88>)
   80b62:	4298      	cmp	r0, r3
   80b64:	d019      	beq.n	80b9a <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80b66:	4b1d      	ldr	r3, [pc, #116]	; (80bdc <usart_serial_putchar+0x8c>)
   80b68:	4298      	cmp	r0, r3
   80b6a:	d01f      	beq.n	80bac <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80b6c:	4b1c      	ldr	r3, [pc, #112]	; (80be0 <usart_serial_putchar+0x90>)
   80b6e:	4298      	cmp	r0, r3
   80b70:	d025      	beq.n	80bbe <usart_serial_putchar+0x6e>
	return 0;
   80b72:	2000      	movs	r0, #0
}
   80b74:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80b76:	461e      	mov	r6, r3
   80b78:	4d1a      	ldr	r5, [pc, #104]	; (80be4 <usart_serial_putchar+0x94>)
   80b7a:	4621      	mov	r1, r4
   80b7c:	4630      	mov	r0, r6
   80b7e:	47a8      	blx	r5
   80b80:	2800      	cmp	r0, #0
   80b82:	d1fa      	bne.n	80b7a <usart_serial_putchar+0x2a>
		return 1;
   80b84:	2001      	movs	r0, #1
   80b86:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80b88:	461e      	mov	r6, r3
   80b8a:	4d17      	ldr	r5, [pc, #92]	; (80be8 <usart_serial_putchar+0x98>)
   80b8c:	4621      	mov	r1, r4
   80b8e:	4630      	mov	r0, r6
   80b90:	47a8      	blx	r5
   80b92:	2800      	cmp	r0, #0
   80b94:	d1fa      	bne.n	80b8c <usart_serial_putchar+0x3c>
		return 1;
   80b96:	2001      	movs	r0, #1
   80b98:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80b9a:	461e      	mov	r6, r3
   80b9c:	4d12      	ldr	r5, [pc, #72]	; (80be8 <usart_serial_putchar+0x98>)
   80b9e:	4621      	mov	r1, r4
   80ba0:	4630      	mov	r0, r6
   80ba2:	47a8      	blx	r5
   80ba4:	2800      	cmp	r0, #0
   80ba6:	d1fa      	bne.n	80b9e <usart_serial_putchar+0x4e>
		return 1;
   80ba8:	2001      	movs	r0, #1
   80baa:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80bac:	461e      	mov	r6, r3
   80bae:	4d0e      	ldr	r5, [pc, #56]	; (80be8 <usart_serial_putchar+0x98>)
   80bb0:	4621      	mov	r1, r4
   80bb2:	4630      	mov	r0, r6
   80bb4:	47a8      	blx	r5
   80bb6:	2800      	cmp	r0, #0
   80bb8:	d1fa      	bne.n	80bb0 <usart_serial_putchar+0x60>
		return 1;
   80bba:	2001      	movs	r0, #1
   80bbc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80bbe:	461e      	mov	r6, r3
   80bc0:	4d09      	ldr	r5, [pc, #36]	; (80be8 <usart_serial_putchar+0x98>)
   80bc2:	4621      	mov	r1, r4
   80bc4:	4630      	mov	r0, r6
   80bc6:	47a8      	blx	r5
   80bc8:	2800      	cmp	r0, #0
   80bca:	d1fa      	bne.n	80bc2 <usart_serial_putchar+0x72>
		return 1;
   80bcc:	2001      	movs	r0, #1
   80bce:	bd70      	pop	{r4, r5, r6, pc}
   80bd0:	400e0800 	.word	0x400e0800
   80bd4:	40098000 	.word	0x40098000
   80bd8:	4009c000 	.word	0x4009c000
   80bdc:	400a0000 	.word	0x400a0000
   80be0:	400a4000 	.word	0x400a4000
   80be4:	00080a57 	.word	0x00080a57
   80be8:	00080a79 	.word	0x00080a79

00080bec <misc_init>:
* Function: misc_init
* -------------------
* initializes system clock & board.
*/
int misc_init (void)
{
   80bec:	b510      	push	{r4, lr}
	sysclk_init();
   80bee:	4b17      	ldr	r3, [pc, #92]	; (80c4c <misc_init+0x60>)
   80bf0:	4798      	blx	r3
	board_init();
   80bf2:	4b17      	ldr	r3, [pc, #92]	; (80c50 <misc_init+0x64>)
   80bf4:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80bf6:	200b      	movs	r0, #11
   80bf8:	4c16      	ldr	r4, [pc, #88]	; (80c54 <misc_init+0x68>)
   80bfa:	47a0      	blx	r4
   80bfc:	200c      	movs	r0, #12
   80bfe:	47a0      	blx	r4
   80c00:	200d      	movs	r0, #13
   80c02:	47a0      	blx	r4
   80c04:	200e      	movs	r0, #14
   80c06:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80c08:	4b13      	ldr	r3, [pc, #76]	; (80c58 <misc_init+0x6c>)
   80c0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80c0e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c10:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c14:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80c18:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c1e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80c22:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c24:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c28:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80c2c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c2e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c32:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   80c36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80c3a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c3c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c40:	2204      	movs	r2, #4
   80c42:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//ioport_set_pin_level(pin13, LOW); 
	//ioport_set_pin_level(pin12, LOW);
	/* ------------------------------------------------------------------------- */
	
	return 0;
}
   80c48:	2000      	movs	r0, #0
   80c4a:	bd10      	pop	{r4, pc}
   80c4c:	00080fbd 	.word	0x00080fbd
   80c50:	00081021 	.word	0x00081021
   80c54:	000814d5 	.word	0x000814d5
   80c58:	400e1000 	.word	0x400e1000

00080c5c <console_init>:
* -------------------
* Enables feedback through the USB-cable back to terminal within Atmel Studio.
* Note that the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h
*/
int console_init(void)
{
   80c5c:	b530      	push	{r4, r5, lr}
   80c5e:	b085      	sub	sp, #20
   80c60:	2008      	movs	r0, #8
   80c62:	4d15      	ldr	r5, [pc, #84]	; (80cb8 <console_init+0x5c>)
   80c64:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80c66:	4c15      	ldr	r4, [pc, #84]	; (80cbc <console_init+0x60>)
   80c68:	4b15      	ldr	r3, [pc, #84]	; (80cc0 <console_init+0x64>)
   80c6a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80c6c:	4a15      	ldr	r2, [pc, #84]	; (80cc4 <console_init+0x68>)
   80c6e:	4b16      	ldr	r3, [pc, #88]	; (80cc8 <console_init+0x6c>)
   80c70:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80c72:	4a16      	ldr	r2, [pc, #88]	; (80ccc <console_init+0x70>)
   80c74:	4b16      	ldr	r3, [pc, #88]	; (80cd0 <console_init+0x74>)
   80c76:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80c78:	4b16      	ldr	r3, [pc, #88]	; (80cd4 <console_init+0x78>)
   80c7a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80c7c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80c80:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80c82:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80c86:	9303      	str	r3, [sp, #12]
   80c88:	2008      	movs	r0, #8
   80c8a:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80c8c:	a901      	add	r1, sp, #4
   80c8e:	4620      	mov	r0, r4
   80c90:	4b11      	ldr	r3, [pc, #68]	; (80cd8 <console_init+0x7c>)
   80c92:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80c94:	4d11      	ldr	r5, [pc, #68]	; (80cdc <console_init+0x80>)
   80c96:	682b      	ldr	r3, [r5, #0]
   80c98:	2100      	movs	r1, #0
   80c9a:	6898      	ldr	r0, [r3, #8]
   80c9c:	4c10      	ldr	r4, [pc, #64]	; (80ce0 <console_init+0x84>)
   80c9e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80ca0:	682b      	ldr	r3, [r5, #0]
   80ca2:	2100      	movs	r1, #0
   80ca4:	6858      	ldr	r0, [r3, #4]
   80ca6:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80ca8:	480e      	ldr	r0, [pc, #56]	; (80ce4 <console_init+0x88>)
   80caa:	4c0f      	ldr	r4, [pc, #60]	; (80ce8 <console_init+0x8c>)
   80cac:	47a0      	blx	r4
	printf("=============\n");
   80cae:	480f      	ldr	r0, [pc, #60]	; (80cec <console_init+0x90>)
   80cb0:	47a0      	blx	r4
	return 0;
}
   80cb2:	2000      	movs	r0, #0
   80cb4:	b005      	add	sp, #20
   80cb6:	bd30      	pop	{r4, r5, pc}
   80cb8:	000814d5 	.word	0x000814d5
   80cbc:	400e0800 	.word	0x400e0800
   80cc0:	20070ca8 	.word	0x20070ca8
   80cc4:	00080b51 	.word	0x00080b51
   80cc8:	20070ca4 	.word	0x20070ca4
   80ccc:	00080aa5 	.word	0x00080aa5
   80cd0:	20070ca0 	.word	0x20070ca0
   80cd4:	0501bd00 	.word	0x0501bd00
   80cd8:	00080a21 	.word	0x00080a21
   80cdc:	20070134 	.word	0x20070134
   80ce0:	000822c9 	.word	0x000822c9
   80ce4:	00085128 	.word	0x00085128
   80ce8:	00082119 	.word	0x00082119
   80cec:	00085138 	.word	0x00085138

00080cf0 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80cf0:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80cf2:	685a      	ldr	r2, [r3, #4]
   80cf4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80cf6:	6842      	ldr	r2, [r0, #4]
   80cf8:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80cfa:	685a      	ldr	r2, [r3, #4]
   80cfc:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80cfe:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80d00:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80d02:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80d04:	6803      	ldr	r3, [r0, #0]
   80d06:	3301      	adds	r3, #1
   80d08:	6003      	str	r3, [r0, #0]
   80d0a:	4770      	bx	lr

00080d0c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80d0c:	6843      	ldr	r3, [r0, #4]
   80d0e:	6882      	ldr	r2, [r0, #8]
   80d10:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80d12:	6883      	ldr	r3, [r0, #8]
   80d14:	6842      	ldr	r2, [r0, #4]
   80d16:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80d18:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80d1a:	685a      	ldr	r2, [r3, #4]
   80d1c:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80d1e:	bf04      	itt	eq
   80d20:	6882      	ldreq	r2, [r0, #8]
   80d22:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80d24:	2200      	movs	r2, #0
   80d26:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80d28:	681a      	ldr	r2, [r3, #0]
   80d2a:	3a01      	subs	r2, #1
   80d2c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80d2e:	6818      	ldr	r0, [r3, #0]
}
   80d30:	4770      	bx	lr
	...

00080d34 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80d34:	4b06      	ldr	r3, [pc, #24]	; (80d50 <pxCurrentTCBConst2>)
   80d36:	6819      	ldr	r1, [r3, #0]
   80d38:	6808      	ldr	r0, [r1, #0]
   80d3a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d3e:	f380 8809 	msr	PSP, r0
   80d42:	f04f 0000 	mov.w	r0, #0
   80d46:	f380 8811 	msr	BASEPRI, r0
   80d4a:	f04e 0e0d 	orr.w	lr, lr, #13
   80d4e:	4770      	bx	lr

00080d50 <pxCurrentTCBConst2>:
   80d50:	20070b00 	.word	0x20070b00

00080d54 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80d54:	f3ef 8011 	mrs	r0, BASEPRI
   80d58:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80d5c:	f381 8811 	msr	BASEPRI, r1
   80d60:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80d62:	2000      	movs	r0, #0

00080d64 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80d64:	f380 8811 	msr	BASEPRI, r0
   80d68:	4770      	bx	lr
	...

00080d6c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80d6c:	f3ef 8009 	mrs	r0, PSP
   80d70:	4b0c      	ldr	r3, [pc, #48]	; (80da4 <pxCurrentTCBConst>)
   80d72:	681a      	ldr	r2, [r3, #0]
   80d74:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d78:	6010      	str	r0, [r2, #0]
   80d7a:	e92d 4008 	stmdb	sp!, {r3, lr}
   80d7e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80d82:	f380 8811 	msr	BASEPRI, r0
   80d86:	f000 f8c9 	bl	80f1c <vTaskSwitchContext>
   80d8a:	f04f 0000 	mov.w	r0, #0
   80d8e:	f380 8811 	msr	BASEPRI, r0
   80d92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80d96:	6819      	ldr	r1, [r3, #0]
   80d98:	6808      	ldr	r0, [r1, #0]
   80d9a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d9e:	f380 8809 	msr	PSP, r0
   80da2:	4770      	bx	lr

00080da4 <pxCurrentTCBConst>:
   80da4:	20070b00 	.word	0x20070b00

00080da8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80da8:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80dae:	4b05      	ldr	r3, [pc, #20]	; (80dc4 <SysTick_Handler+0x1c>)
   80db0:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80db2:	4b05      	ldr	r3, [pc, #20]	; (80dc8 <SysTick_Handler+0x20>)
   80db4:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80db6:	4b05      	ldr	r3, [pc, #20]	; (80dcc <SysTick_Handler+0x24>)
   80db8:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80dba:	2000      	movs	r0, #0
   80dbc:	4b04      	ldr	r3, [pc, #16]	; (80dd0 <SysTick_Handler+0x28>)
   80dbe:	4798      	blx	r3
   80dc0:	bd08      	pop	{r3, pc}
   80dc2:	bf00      	nop
   80dc4:	e000ed04 	.word	0xe000ed04
   80dc8:	00080d55 	.word	0x00080d55
   80dcc:	00080df5 	.word	0x00080df5
   80dd0:	00080d65 	.word	0x00080d65

00080dd4 <xTaskGetTickCountFromISR>:
	return xTicks;
}
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
   80dd4:	b510      	push	{r4, lr}
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80dd6:	4b04      	ldr	r3, [pc, #16]	; (80de8 <xTaskGetTickCountFromISR+0x14>)
   80dd8:	4798      	blx	r3
	xReturn = xTickCount;
   80dda:	4b04      	ldr	r3, [pc, #16]	; (80dec <xTaskGetTickCountFromISR+0x18>)
   80ddc:	681c      	ldr	r4, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80dde:	4b04      	ldr	r3, [pc, #16]	; (80df0 <xTaskGetTickCountFromISR+0x1c>)
   80de0:	4798      	blx	r3

	return xReturn;
}
   80de2:	4620      	mov	r0, r4
   80de4:	bd10      	pop	{r4, pc}
   80de6:	bf00      	nop
   80de8:	00080d55 	.word	0x00080d55
   80dec:	20070b84 	.word	0x20070b84
   80df0:	00080d65 	.word	0x00080d65

00080df4 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80df4:	4b3d      	ldr	r3, [pc, #244]	; (80eec <vTaskIncrementTick+0xf8>)
   80df6:	681b      	ldr	r3, [r3, #0]
   80df8:	2b00      	cmp	r3, #0
   80dfa:	d16f      	bne.n	80edc <vTaskIncrementTick+0xe8>
{
   80dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80e00:	4b3b      	ldr	r3, [pc, #236]	; (80ef0 <vTaskIncrementTick+0xfc>)
   80e02:	681a      	ldr	r2, [r3, #0]
   80e04:	3201      	adds	r2, #1
   80e06:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80e08:	681b      	ldr	r3, [r3, #0]
   80e0a:	b9ab      	cbnz	r3, 80e38 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80e0c:	4b39      	ldr	r3, [pc, #228]	; (80ef4 <vTaskIncrementTick+0x100>)
   80e0e:	681b      	ldr	r3, [r3, #0]
   80e10:	681b      	ldr	r3, [r3, #0]
   80e12:	2b00      	cmp	r3, #0
   80e14:	d128      	bne.n	80e68 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80e16:	4b37      	ldr	r3, [pc, #220]	; (80ef4 <vTaskIncrementTick+0x100>)
   80e18:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80e1a:	4a37      	ldr	r2, [pc, #220]	; (80ef8 <vTaskIncrementTick+0x104>)
   80e1c:	6810      	ldr	r0, [r2, #0]
   80e1e:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80e20:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80e22:	4936      	ldr	r1, [pc, #216]	; (80efc <vTaskIncrementTick+0x108>)
   80e24:	680a      	ldr	r2, [r1, #0]
   80e26:	3201      	adds	r2, #1
   80e28:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80e2a:	681b      	ldr	r3, [r3, #0]
   80e2c:	681b      	ldr	r3, [r3, #0]
   80e2e:	b9fb      	cbnz	r3, 80e70 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80e30:	f04f 32ff 	mov.w	r2, #4294967295
   80e34:	4b32      	ldr	r3, [pc, #200]	; (80f00 <vTaskIncrementTick+0x10c>)
   80e36:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80e38:	4b2d      	ldr	r3, [pc, #180]	; (80ef0 <vTaskIncrementTick+0xfc>)
   80e3a:	681a      	ldr	r2, [r3, #0]
   80e3c:	4b30      	ldr	r3, [pc, #192]	; (80f00 <vTaskIncrementTick+0x10c>)
   80e3e:	681b      	ldr	r3, [r3, #0]
   80e40:	429a      	cmp	r2, r3
   80e42:	d350      	bcc.n	80ee6 <vTaskIncrementTick+0xf2>
   80e44:	4b2b      	ldr	r3, [pc, #172]	; (80ef4 <vTaskIncrementTick+0x100>)
   80e46:	681b      	ldr	r3, [r3, #0]
   80e48:	681b      	ldr	r3, [r3, #0]
   80e4a:	b1cb      	cbz	r3, 80e80 <vTaskIncrementTick+0x8c>
   80e4c:	4b29      	ldr	r3, [pc, #164]	; (80ef4 <vTaskIncrementTick+0x100>)
   80e4e:	681b      	ldr	r3, [r3, #0]
   80e50:	68db      	ldr	r3, [r3, #12]
   80e52:	68dc      	ldr	r4, [r3, #12]
   80e54:	6863      	ldr	r3, [r4, #4]
   80e56:	4a26      	ldr	r2, [pc, #152]	; (80ef0 <vTaskIncrementTick+0xfc>)
   80e58:	6812      	ldr	r2, [r2, #0]
   80e5a:	4293      	cmp	r3, r2
   80e5c:	d816      	bhi.n	80e8c <vTaskIncrementTick+0x98>
   80e5e:	4e29      	ldr	r6, [pc, #164]	; (80f04 <vTaskIncrementTick+0x110>)
   80e60:	4f29      	ldr	r7, [pc, #164]	; (80f08 <vTaskIncrementTick+0x114>)
   80e62:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80f18 <vTaskIncrementTick+0x124>
   80e66:	e02f      	b.n	80ec8 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80e68:	4b28      	ldr	r3, [pc, #160]	; (80f0c <vTaskIncrementTick+0x118>)
   80e6a:	4798      	blx	r3
   80e6c:	bf00      	nop
   80e6e:	e7fd      	b.n	80e6c <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80e70:	4b20      	ldr	r3, [pc, #128]	; (80ef4 <vTaskIncrementTick+0x100>)
   80e72:	681b      	ldr	r3, [r3, #0]
   80e74:	68db      	ldr	r3, [r3, #12]
   80e76:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80e78:	685a      	ldr	r2, [r3, #4]
   80e7a:	4b21      	ldr	r3, [pc, #132]	; (80f00 <vTaskIncrementTick+0x10c>)
   80e7c:	601a      	str	r2, [r3, #0]
   80e7e:	e7db      	b.n	80e38 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80e80:	f04f 32ff 	mov.w	r2, #4294967295
   80e84:	4b1e      	ldr	r3, [pc, #120]	; (80f00 <vTaskIncrementTick+0x10c>)
   80e86:	601a      	str	r2, [r3, #0]
   80e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e8c:	4a1c      	ldr	r2, [pc, #112]	; (80f00 <vTaskIncrementTick+0x10c>)
   80e8e:	6013      	str	r3, [r2, #0]
   80e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e94:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80e96:	683b      	ldr	r3, [r7, #0]
   80e98:	4298      	cmp	r0, r3
   80e9a:	bf88      	it	hi
   80e9c:	6038      	strhi	r0, [r7, #0]
   80e9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80ea2:	4629      	mov	r1, r5
   80ea4:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80ea8:	4b19      	ldr	r3, [pc, #100]	; (80f10 <vTaskIncrementTick+0x11c>)
   80eaa:	4798      	blx	r3
   80eac:	4b11      	ldr	r3, [pc, #68]	; (80ef4 <vTaskIncrementTick+0x100>)
   80eae:	681b      	ldr	r3, [r3, #0]
   80eb0:	681b      	ldr	r3, [r3, #0]
   80eb2:	2b00      	cmp	r3, #0
   80eb4:	d0e4      	beq.n	80e80 <vTaskIncrementTick+0x8c>
   80eb6:	4b0f      	ldr	r3, [pc, #60]	; (80ef4 <vTaskIncrementTick+0x100>)
   80eb8:	681b      	ldr	r3, [r3, #0]
   80eba:	68db      	ldr	r3, [r3, #12]
   80ebc:	68dc      	ldr	r4, [r3, #12]
   80ebe:	6863      	ldr	r3, [r4, #4]
   80ec0:	4a0b      	ldr	r2, [pc, #44]	; (80ef0 <vTaskIncrementTick+0xfc>)
   80ec2:	6812      	ldr	r2, [r2, #0]
   80ec4:	4293      	cmp	r3, r2
   80ec6:	d8e1      	bhi.n	80e8c <vTaskIncrementTick+0x98>
   80ec8:	1d25      	adds	r5, r4, #4
   80eca:	4628      	mov	r0, r5
   80ecc:	47b0      	blx	r6
   80ece:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80ed0:	2b00      	cmp	r3, #0
   80ed2:	d0df      	beq.n	80e94 <vTaskIncrementTick+0xa0>
   80ed4:	f104 0018 	add.w	r0, r4, #24
   80ed8:	47b0      	blx	r6
   80eda:	e7db      	b.n	80e94 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80edc:	4a0d      	ldr	r2, [pc, #52]	; (80f14 <vTaskIncrementTick+0x120>)
   80ede:	6813      	ldr	r3, [r2, #0]
   80ee0:	3301      	adds	r3, #1
   80ee2:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80ee4:	4770      	bx	lr
   80ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80eea:	bf00      	nop
   80eec:	20070b74 	.word	0x20070b74
   80ef0:	20070b84 	.word	0x20070b84
   80ef4:	20070b04 	.word	0x20070b04
   80ef8:	20070b08 	.word	0x20070b08
   80efc:	20070b80 	.word	0x20070b80
   80f00:	2007012c 	.word	0x2007012c
   80f04:	00080d0d 	.word	0x00080d0d
   80f08:	20070b78 	.word	0x20070b78
   80f0c:	00080d55 	.word	0x00080d55
   80f10:	00080cf1 	.word	0x00080cf1
   80f14:	20070b70 	.word	0x20070b70
   80f18:	20070b0c 	.word	0x20070b0c

00080f1c <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80f1c:	4b21      	ldr	r3, [pc, #132]	; (80fa4 <vTaskSwitchContext+0x88>)
   80f1e:	681b      	ldr	r3, [r3, #0]
   80f20:	b9eb      	cbnz	r3, 80f5e <vTaskSwitchContext+0x42>
{
   80f22:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80f24:	4b20      	ldr	r3, [pc, #128]	; (80fa8 <vTaskSwitchContext+0x8c>)
   80f26:	681b      	ldr	r3, [r3, #0]
   80f28:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80f2c:	009b      	lsls	r3, r3, #2
   80f2e:	4a1f      	ldr	r2, [pc, #124]	; (80fac <vTaskSwitchContext+0x90>)
   80f30:	58d3      	ldr	r3, [r2, r3]
   80f32:	b9c3      	cbnz	r3, 80f66 <vTaskSwitchContext+0x4a>
   80f34:	4b1c      	ldr	r3, [pc, #112]	; (80fa8 <vTaskSwitchContext+0x8c>)
   80f36:	681b      	ldr	r3, [r3, #0]
   80f38:	b16b      	cbz	r3, 80f56 <vTaskSwitchContext+0x3a>
   80f3a:	4a1b      	ldr	r2, [pc, #108]	; (80fa8 <vTaskSwitchContext+0x8c>)
   80f3c:	491b      	ldr	r1, [pc, #108]	; (80fac <vTaskSwitchContext+0x90>)
   80f3e:	6813      	ldr	r3, [r2, #0]
   80f40:	3b01      	subs	r3, #1
   80f42:	6013      	str	r3, [r2, #0]
   80f44:	6813      	ldr	r3, [r2, #0]
   80f46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80f4a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80f4e:	b953      	cbnz	r3, 80f66 <vTaskSwitchContext+0x4a>
   80f50:	6813      	ldr	r3, [r2, #0]
   80f52:	2b00      	cmp	r3, #0
   80f54:	d1f3      	bne.n	80f3e <vTaskSwitchContext+0x22>
   80f56:	4b16      	ldr	r3, [pc, #88]	; (80fb0 <vTaskSwitchContext+0x94>)
   80f58:	4798      	blx	r3
   80f5a:	bf00      	nop
   80f5c:	e7fd      	b.n	80f5a <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80f5e:	2201      	movs	r2, #1
   80f60:	4b14      	ldr	r3, [pc, #80]	; (80fb4 <vTaskSwitchContext+0x98>)
   80f62:	601a      	str	r2, [r3, #0]
   80f64:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80f66:	4b10      	ldr	r3, [pc, #64]	; (80fa8 <vTaskSwitchContext+0x8c>)
   80f68:	681b      	ldr	r3, [r3, #0]
   80f6a:	4a10      	ldr	r2, [pc, #64]	; (80fac <vTaskSwitchContext+0x90>)
   80f6c:	0099      	lsls	r1, r3, #2
   80f6e:	18c8      	adds	r0, r1, r3
   80f70:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80f74:	6844      	ldr	r4, [r0, #4]
   80f76:	6864      	ldr	r4, [r4, #4]
   80f78:	6044      	str	r4, [r0, #4]
   80f7a:	4419      	add	r1, r3
   80f7c:	4602      	mov	r2, r0
   80f7e:	3208      	adds	r2, #8
   80f80:	4294      	cmp	r4, r2
   80f82:	d009      	beq.n	80f98 <vTaskSwitchContext+0x7c>
   80f84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80f88:	4a08      	ldr	r2, [pc, #32]	; (80fac <vTaskSwitchContext+0x90>)
   80f8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80f8e:	685b      	ldr	r3, [r3, #4]
   80f90:	68da      	ldr	r2, [r3, #12]
   80f92:	4b09      	ldr	r3, [pc, #36]	; (80fb8 <vTaskSwitchContext+0x9c>)
   80f94:	601a      	str	r2, [r3, #0]
   80f96:	bd10      	pop	{r4, pc}
   80f98:	6860      	ldr	r0, [r4, #4]
   80f9a:	4a04      	ldr	r2, [pc, #16]	; (80fac <vTaskSwitchContext+0x90>)
   80f9c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80fa0:	6050      	str	r0, [r2, #4]
   80fa2:	e7ef      	b.n	80f84 <vTaskSwitchContext+0x68>
   80fa4:	20070b74 	.word	0x20070b74
   80fa8:	20070b78 	.word	0x20070b78
   80fac:	20070b0c 	.word	0x20070b0c
   80fb0:	00080d55 	.word	0x00080d55
   80fb4:	20070b7c 	.word	0x20070b7c
   80fb8:	20070b00 	.word	0x20070b00

00080fbc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80fbc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80fbe:	480e      	ldr	r0, [pc, #56]	; (80ff8 <sysclk_init+0x3c>)
   80fc0:	4b0e      	ldr	r3, [pc, #56]	; (80ffc <sysclk_init+0x40>)
   80fc2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80fc4:	213e      	movs	r1, #62	; 0x3e
   80fc6:	2000      	movs	r0, #0
   80fc8:	4b0d      	ldr	r3, [pc, #52]	; (81000 <sysclk_init+0x44>)
   80fca:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80fcc:	4c0d      	ldr	r4, [pc, #52]	; (81004 <sysclk_init+0x48>)
   80fce:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80fd0:	2800      	cmp	r0, #0
   80fd2:	d0fc      	beq.n	80fce <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80fd4:	4b0c      	ldr	r3, [pc, #48]	; (81008 <sysclk_init+0x4c>)
   80fd6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80fd8:	4a0c      	ldr	r2, [pc, #48]	; (8100c <sysclk_init+0x50>)
   80fda:	4b0d      	ldr	r3, [pc, #52]	; (81010 <sysclk_init+0x54>)
   80fdc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80fde:	4c0d      	ldr	r4, [pc, #52]	; (81014 <sysclk_init+0x58>)
   80fe0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80fe2:	2800      	cmp	r0, #0
   80fe4:	d0fc      	beq.n	80fe0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80fe6:	2010      	movs	r0, #16
   80fe8:	4b0b      	ldr	r3, [pc, #44]	; (81018 <sysclk_init+0x5c>)
   80fea:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80fec:	4b0b      	ldr	r3, [pc, #44]	; (8101c <sysclk_init+0x60>)
   80fee:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80ff0:	4801      	ldr	r0, [pc, #4]	; (80ff8 <sysclk_init+0x3c>)
   80ff2:	4b02      	ldr	r3, [pc, #8]	; (80ffc <sysclk_init+0x40>)
   80ff4:	4798      	blx	r3
   80ff6:	bd10      	pop	{r4, pc}
   80ff8:	0501bd00 	.word	0x0501bd00
   80ffc:	200700a5 	.word	0x200700a5
   81000:	00081451 	.word	0x00081451
   81004:	000814a5 	.word	0x000814a5
   81008:	000814b5 	.word	0x000814b5
   8100c:	200d3f01 	.word	0x200d3f01
   81010:	400e0600 	.word	0x400e0600
   81014:	000814c5 	.word	0x000814c5
   81018:	000813ed 	.word	0x000813ed
   8101c:	000815c5 	.word	0x000815c5

00081020 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81020:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81022:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81026:	4b16      	ldr	r3, [pc, #88]	; (81080 <board_init+0x60>)
   81028:	605a      	str	r2, [r3, #4]
   8102a:	200b      	movs	r0, #11
   8102c:	4c15      	ldr	r4, [pc, #84]	; (81084 <board_init+0x64>)
   8102e:	47a0      	blx	r4
   81030:	200c      	movs	r0, #12
   81032:	47a0      	blx	r4
   81034:	200d      	movs	r0, #13
   81036:	47a0      	blx	r4
   81038:	200e      	movs	r0, #14
   8103a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8103c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81040:	203b      	movs	r0, #59	; 0x3b
   81042:	4c11      	ldr	r4, [pc, #68]	; (81088 <board_init+0x68>)
   81044:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81046:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8104a:	2055      	movs	r0, #85	; 0x55
   8104c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8104e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81052:	2056      	movs	r0, #86	; 0x56
   81054:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81056:	490d      	ldr	r1, [pc, #52]	; (8108c <board_init+0x6c>)
   81058:	2068      	movs	r0, #104	; 0x68
   8105a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8105c:	490c      	ldr	r1, [pc, #48]	; (81090 <board_init+0x70>)
   8105e:	205c      	movs	r0, #92	; 0x5c
   81060:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81062:	4a0c      	ldr	r2, [pc, #48]	; (81094 <board_init+0x74>)
   81064:	f44f 7140 	mov.w	r1, #768	; 0x300
   81068:	480b      	ldr	r0, [pc, #44]	; (81098 <board_init+0x78>)
   8106a:	4b0c      	ldr	r3, [pc, #48]	; (8109c <board_init+0x7c>)
   8106c:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8106e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81072:	202b      	movs	r0, #43	; 0x2b
   81074:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   81076:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8107a:	202a      	movs	r0, #42	; 0x2a
   8107c:	47a0      	blx	r4
   8107e:	bd10      	pop	{r4, pc}
   81080:	400e1a50 	.word	0x400e1a50
   81084:	000814d5 	.word	0x000814d5
   81088:	00081171 	.word	0x00081171
   8108c:	28000079 	.word	0x28000079
   81090:	28000001 	.word	0x28000001
   81094:	08000001 	.word	0x08000001
   81098:	400e0e00 	.word	0x400e0e00
   8109c:	00081241 	.word	0x00081241

000810a0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   810a0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   810a2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   810a6:	d016      	beq.n	810d6 <pio_set_peripheral+0x36>
   810a8:	d80b      	bhi.n	810c2 <pio_set_peripheral+0x22>
   810aa:	b149      	cbz	r1, 810c0 <pio_set_peripheral+0x20>
   810ac:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   810b0:	d105      	bne.n	810be <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   810b2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   810b4:	6f01      	ldr	r1, [r0, #112]	; 0x70
   810b6:	400b      	ands	r3, r1
   810b8:	ea23 0302 	bic.w	r3, r3, r2
   810bc:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   810be:	6042      	str	r2, [r0, #4]
   810c0:	4770      	bx	lr
	switch (ul_type) {
   810c2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   810c6:	d0fb      	beq.n	810c0 <pio_set_peripheral+0x20>
   810c8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   810cc:	d0f8      	beq.n	810c0 <pio_set_peripheral+0x20>
   810ce:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   810d2:	d1f4      	bne.n	810be <pio_set_peripheral+0x1e>
   810d4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   810d6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   810d8:	4313      	orrs	r3, r2
   810da:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   810dc:	e7ef      	b.n	810be <pio_set_peripheral+0x1e>

000810de <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   810de:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   810e0:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   810e4:	bf14      	ite	ne
   810e6:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   810e8:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   810ea:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   810ee:	bf14      	ite	ne
   810f0:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   810f2:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   810f4:	f012 0f02 	tst.w	r2, #2
   810f8:	d107      	bne.n	8110a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   810fa:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   810fe:	bf18      	it	ne
   81100:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   81104:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   81106:	6001      	str	r1, [r0, #0]
   81108:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   8110a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8110e:	e7f9      	b.n	81104 <pio_set_input+0x26>

00081110 <pio_set_output>:
{
   81110:	b410      	push	{r4}
   81112:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   81114:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81116:	b944      	cbnz	r4, 8112a <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   81118:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   8111a:	b143      	cbz	r3, 8112e <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   8111c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   8111e:	b942      	cbnz	r2, 81132 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   81120:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   81122:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81124:	6001      	str	r1, [r0, #0]
}
   81126:	bc10      	pop	{r4}
   81128:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   8112a:	6641      	str	r1, [r0, #100]	; 0x64
   8112c:	e7f5      	b.n	8111a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   8112e:	6541      	str	r1, [r0, #84]	; 0x54
   81130:	e7f5      	b.n	8111e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   81132:	6301      	str	r1, [r0, #48]	; 0x30
   81134:	e7f5      	b.n	81122 <pio_set_output+0x12>

00081136 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   81136:	f012 0f10 	tst.w	r2, #16
   8113a:	d010      	beq.n	8115e <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   8113c:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   81140:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   81144:	bf14      	ite	ne
   81146:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   8114a:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   8114e:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   81152:	bf14      	ite	ne
   81154:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   81158:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   8115c:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   8115e:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   81162:	4770      	bx	lr

00081164 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   81164:	6401      	str	r1, [r0, #64]	; 0x40
   81166:	4770      	bx	lr

00081168 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81168:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8116a:	4770      	bx	lr

0008116c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8116c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8116e:	4770      	bx	lr

00081170 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81170:	b570      	push	{r4, r5, r6, lr}
   81172:	b082      	sub	sp, #8
   81174:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81176:	0943      	lsrs	r3, r0, #5
   81178:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8117c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81180:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   81182:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81186:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8118a:	d031      	beq.n	811f0 <pio_configure_pin+0x80>
   8118c:	d816      	bhi.n	811bc <pio_configure_pin+0x4c>
   8118e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81192:	d01b      	beq.n	811cc <pio_configure_pin+0x5c>
   81194:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81198:	d116      	bne.n	811c8 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8119a:	f000 001f 	and.w	r0, r0, #31
   8119e:	2601      	movs	r6, #1
   811a0:	4086      	lsls	r6, r0
   811a2:	4632      	mov	r2, r6
   811a4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   811a8:	4620      	mov	r0, r4
   811aa:	4b22      	ldr	r3, [pc, #136]	; (81234 <pio_configure_pin+0xc4>)
   811ac:	4798      	blx	r3
	if (ul_pull_up_enable) {
   811ae:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   811b2:	bf14      	ite	ne
   811b4:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   811b6:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   811b8:	2001      	movs	r0, #1
   811ba:	e017      	b.n	811ec <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   811bc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   811c0:	d021      	beq.n	81206 <pio_configure_pin+0x96>
   811c2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   811c6:	d01e      	beq.n	81206 <pio_configure_pin+0x96>
		return 0;
   811c8:	2000      	movs	r0, #0
   811ca:	e00f      	b.n	811ec <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   811cc:	f000 001f 	and.w	r0, r0, #31
   811d0:	2601      	movs	r6, #1
   811d2:	4086      	lsls	r6, r0
   811d4:	4632      	mov	r2, r6
   811d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811da:	4620      	mov	r0, r4
   811dc:	4b15      	ldr	r3, [pc, #84]	; (81234 <pio_configure_pin+0xc4>)
   811de:	4798      	blx	r3
	if (ul_pull_up_enable) {
   811e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   811e4:	bf14      	ite	ne
   811e6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   811e8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   811ea:	2001      	movs	r0, #1
}
   811ec:	b002      	add	sp, #8
   811ee:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   811f0:	f000 011f 	and.w	r1, r0, #31
   811f4:	2601      	movs	r6, #1
   811f6:	462a      	mov	r2, r5
   811f8:	fa06 f101 	lsl.w	r1, r6, r1
   811fc:	4620      	mov	r0, r4
   811fe:	4b0e      	ldr	r3, [pc, #56]	; (81238 <pio_configure_pin+0xc8>)
   81200:	4798      	blx	r3
	return 1;
   81202:	4630      	mov	r0, r6
		break;
   81204:	e7f2      	b.n	811ec <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81206:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8120a:	f000 011f 	and.w	r1, r0, #31
   8120e:	2601      	movs	r6, #1
   81210:	ea05 0306 	and.w	r3, r5, r6
   81214:	9300      	str	r3, [sp, #0]
   81216:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8121a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8121e:	bf14      	ite	ne
   81220:	2200      	movne	r2, #0
   81222:	2201      	moveq	r2, #1
   81224:	fa06 f101 	lsl.w	r1, r6, r1
   81228:	4620      	mov	r0, r4
   8122a:	4c04      	ldr	r4, [pc, #16]	; (8123c <pio_configure_pin+0xcc>)
   8122c:	47a0      	blx	r4
	return 1;
   8122e:	4630      	mov	r0, r6
		break;
   81230:	e7dc      	b.n	811ec <pio_configure_pin+0x7c>
   81232:	bf00      	nop
   81234:	000810a1 	.word	0x000810a1
   81238:	000810df 	.word	0x000810df
   8123c:	00081111 	.word	0x00081111

00081240 <pio_configure_pin_group>:
{
   81240:	b570      	push	{r4, r5, r6, lr}
   81242:	b082      	sub	sp, #8
   81244:	4605      	mov	r5, r0
   81246:	460e      	mov	r6, r1
   81248:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   8124a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8124e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81252:	d027      	beq.n	812a4 <pio_configure_pin_group+0x64>
   81254:	d811      	bhi.n	8127a <pio_configure_pin_group+0x3a>
   81256:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8125a:	d016      	beq.n	8128a <pio_configure_pin_group+0x4a>
   8125c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81260:	d111      	bne.n	81286 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81262:	460a      	mov	r2, r1
   81264:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81268:	4b19      	ldr	r3, [pc, #100]	; (812d0 <pio_configure_pin_group+0x90>)
   8126a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8126c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81270:	bf14      	ite	ne
   81272:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81274:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   81276:	2001      	movs	r0, #1
   81278:	e012      	b.n	812a0 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   8127a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8127e:	d015      	beq.n	812ac <pio_configure_pin_group+0x6c>
   81280:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81284:	d012      	beq.n	812ac <pio_configure_pin_group+0x6c>
		return 0;
   81286:	2000      	movs	r0, #0
   81288:	e00a      	b.n	812a0 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8128a:	460a      	mov	r2, r1
   8128c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81290:	4b0f      	ldr	r3, [pc, #60]	; (812d0 <pio_configure_pin_group+0x90>)
   81292:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81294:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81298:	bf14      	ite	ne
   8129a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8129c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8129e:	2001      	movs	r0, #1
}
   812a0:	b002      	add	sp, #8
   812a2:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   812a4:	4b0b      	ldr	r3, [pc, #44]	; (812d4 <pio_configure_pin_group+0x94>)
   812a6:	4798      	blx	r3
	return 1;
   812a8:	2001      	movs	r0, #1
		break;
   812aa:	e7f9      	b.n	812a0 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   812ac:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   812b0:	f004 0301 	and.w	r3, r4, #1
   812b4:	9300      	str	r3, [sp, #0]
   812b6:	f3c4 0380 	ubfx	r3, r4, #2, #1
   812ba:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   812be:	bf14      	ite	ne
   812c0:	2200      	movne	r2, #0
   812c2:	2201      	moveq	r2, #1
   812c4:	4631      	mov	r1, r6
   812c6:	4628      	mov	r0, r5
   812c8:	4c03      	ldr	r4, [pc, #12]	; (812d8 <pio_configure_pin_group+0x98>)
   812ca:	47a0      	blx	r4
	return 1;
   812cc:	2001      	movs	r0, #1
		break;
   812ce:	e7e7      	b.n	812a0 <pio_configure_pin_group+0x60>
   812d0:	000810a1 	.word	0x000810a1
   812d4:	000810df 	.word	0x000810df
   812d8:	00081111 	.word	0x00081111

000812dc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   812dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   812e0:	4604      	mov	r4, r0
   812e2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   812e4:	4b0e      	ldr	r3, [pc, #56]	; (81320 <pio_handler_process+0x44>)
   812e6:	4798      	blx	r3
   812e8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   812ea:	4620      	mov	r0, r4
   812ec:	4b0d      	ldr	r3, [pc, #52]	; (81324 <pio_handler_process+0x48>)
   812ee:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   812f0:	4005      	ands	r5, r0
   812f2:	d013      	beq.n	8131c <pio_handler_process+0x40>
   812f4:	4c0c      	ldr	r4, [pc, #48]	; (81328 <pio_handler_process+0x4c>)
   812f6:	f104 0660 	add.w	r6, r4, #96	; 0x60
   812fa:	e003      	b.n	81304 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   812fc:	42b4      	cmp	r4, r6
   812fe:	d00d      	beq.n	8131c <pio_handler_process+0x40>
   81300:	3410      	adds	r4, #16
		while (status != 0) {
   81302:	b15d      	cbz	r5, 8131c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   81304:	6820      	ldr	r0, [r4, #0]
   81306:	4540      	cmp	r0, r8
   81308:	d1f8      	bne.n	812fc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8130a:	6861      	ldr	r1, [r4, #4]
   8130c:	4229      	tst	r1, r5
   8130e:	d0f5      	beq.n	812fc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81310:	68e3      	ldr	r3, [r4, #12]
   81312:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   81314:	6863      	ldr	r3, [r4, #4]
   81316:	ea25 0503 	bic.w	r5, r5, r3
   8131a:	e7ef      	b.n	812fc <pio_handler_process+0x20>
   8131c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81320:	00081169 	.word	0x00081169
   81324:	0008116d 	.word	0x0008116d
   81328:	20070b88 	.word	0x20070b88

0008132c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   8132c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8132e:	4c18      	ldr	r4, [pc, #96]	; (81390 <pio_handler_set+0x64>)
   81330:	6826      	ldr	r6, [r4, #0]
   81332:	2e06      	cmp	r6, #6
   81334:	d829      	bhi.n	8138a <pio_handler_set+0x5e>
   81336:	f04f 0c00 	mov.w	ip, #0
   8133a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   8133c:	4f15      	ldr	r7, [pc, #84]	; (81394 <pio_handler_set+0x68>)
   8133e:	e004      	b.n	8134a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   81340:	3401      	adds	r4, #1
   81342:	b2e4      	uxtb	r4, r4
   81344:	46a4      	mov	ip, r4
   81346:	42a6      	cmp	r6, r4
   81348:	d309      	bcc.n	8135e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
   8134a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   8134c:	0125      	lsls	r5, r4, #4
   8134e:	597d      	ldr	r5, [r7, r5]
   81350:	428d      	cmp	r5, r1
   81352:	d1f5      	bne.n	81340 <pio_handler_set+0x14>
   81354:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   81358:	686d      	ldr	r5, [r5, #4]
   8135a:	4295      	cmp	r5, r2
   8135c:	d1f0      	bne.n	81340 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   8135e:	4d0d      	ldr	r5, [pc, #52]	; (81394 <pio_handler_set+0x68>)
   81360:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   81364:	eb05 040e 	add.w	r4, r5, lr
   81368:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   8136c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   8136e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   81370:	9906      	ldr	r1, [sp, #24]
   81372:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   81374:	3601      	adds	r6, #1
   81376:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   81378:	bf04      	itt	eq
   8137a:	4905      	ldreq	r1, [pc, #20]	; (81390 <pio_handler_set+0x64>)
   8137c:	600e      	streq	r6, [r1, #0]
   8137e:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   81380:	461a      	mov	r2, r3
   81382:	4b05      	ldr	r3, [pc, #20]	; (81398 <pio_handler_set+0x6c>)
   81384:	4798      	blx	r3

	return 0;
   81386:	2000      	movs	r0, #0
   81388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
   8138a:	2001      	movs	r0, #1
}
   8138c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8138e:	bf00      	nop
   81390:	20070bf8 	.word	0x20070bf8
   81394:	20070b88 	.word	0x20070b88
   81398:	00081137 	.word	0x00081137

0008139c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8139c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8139e:	210b      	movs	r1, #11
   813a0:	4801      	ldr	r0, [pc, #4]	; (813a8 <PIOA_Handler+0xc>)
   813a2:	4b02      	ldr	r3, [pc, #8]	; (813ac <PIOA_Handler+0x10>)
   813a4:	4798      	blx	r3
   813a6:	bd08      	pop	{r3, pc}
   813a8:	400e0e00 	.word	0x400e0e00
   813ac:	000812dd 	.word	0x000812dd

000813b0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   813b0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   813b2:	210c      	movs	r1, #12
   813b4:	4801      	ldr	r0, [pc, #4]	; (813bc <PIOB_Handler+0xc>)
   813b6:	4b02      	ldr	r3, [pc, #8]	; (813c0 <PIOB_Handler+0x10>)
   813b8:	4798      	blx	r3
   813ba:	bd08      	pop	{r3, pc}
   813bc:	400e1000 	.word	0x400e1000
   813c0:	000812dd 	.word	0x000812dd

000813c4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   813c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   813c6:	210d      	movs	r1, #13
   813c8:	4801      	ldr	r0, [pc, #4]	; (813d0 <PIOC_Handler+0xc>)
   813ca:	4b02      	ldr	r3, [pc, #8]	; (813d4 <PIOC_Handler+0x10>)
   813cc:	4798      	blx	r3
   813ce:	bd08      	pop	{r3, pc}
   813d0:	400e1200 	.word	0x400e1200
   813d4:	000812dd 	.word	0x000812dd

000813d8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   813d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   813da:	210e      	movs	r1, #14
   813dc:	4801      	ldr	r0, [pc, #4]	; (813e4 <PIOD_Handler+0xc>)
   813de:	4b02      	ldr	r3, [pc, #8]	; (813e8 <PIOD_Handler+0x10>)
   813e0:	4798      	blx	r3
   813e2:	bd08      	pop	{r3, pc}
   813e4:	400e1400 	.word	0x400e1400
   813e8:	000812dd 	.word	0x000812dd

000813ec <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   813ec:	4a17      	ldr	r2, [pc, #92]	; (8144c <pmc_switch_mck_to_pllack+0x60>)
   813ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
   813f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   813f4:	4318      	orrs	r0, r3
   813f6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   813f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   813fa:	f013 0f08 	tst.w	r3, #8
   813fe:	d10a      	bne.n	81416 <pmc_switch_mck_to_pllack+0x2a>
   81400:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81404:	4911      	ldr	r1, [pc, #68]	; (8144c <pmc_switch_mck_to_pllack+0x60>)
   81406:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81408:	f012 0f08 	tst.w	r2, #8
   8140c:	d103      	bne.n	81416 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8140e:	3b01      	subs	r3, #1
   81410:	d1f9      	bne.n	81406 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   81412:	2001      	movs	r0, #1
   81414:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81416:	4a0d      	ldr	r2, [pc, #52]	; (8144c <pmc_switch_mck_to_pllack+0x60>)
   81418:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8141a:	f023 0303 	bic.w	r3, r3, #3
   8141e:	f043 0302 	orr.w	r3, r3, #2
   81422:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81424:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81426:	f013 0f08 	tst.w	r3, #8
   8142a:	d10a      	bne.n	81442 <pmc_switch_mck_to_pllack+0x56>
   8142c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81430:	4906      	ldr	r1, [pc, #24]	; (8144c <pmc_switch_mck_to_pllack+0x60>)
   81432:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81434:	f012 0f08 	tst.w	r2, #8
   81438:	d105      	bne.n	81446 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8143a:	3b01      	subs	r3, #1
   8143c:	d1f9      	bne.n	81432 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8143e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81440:	4770      	bx	lr
	return 0;
   81442:	2000      	movs	r0, #0
   81444:	4770      	bx	lr
   81446:	2000      	movs	r0, #0
   81448:	4770      	bx	lr
   8144a:	bf00      	nop
   8144c:	400e0600 	.word	0x400e0600

00081450 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81450:	b9c8      	cbnz	r0, 81486 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81452:	4a11      	ldr	r2, [pc, #68]	; (81498 <pmc_switch_mainck_to_xtal+0x48>)
   81454:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81456:	0209      	lsls	r1, r1, #8
   81458:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8145a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8145e:	f023 0303 	bic.w	r3, r3, #3
   81462:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81466:	f043 0301 	orr.w	r3, r3, #1
   8146a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8146c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8146e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81470:	f013 0f01 	tst.w	r3, #1
   81474:	d0fb      	beq.n	8146e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81476:	4a08      	ldr	r2, [pc, #32]	; (81498 <pmc_switch_mainck_to_xtal+0x48>)
   81478:	6a13      	ldr	r3, [r2, #32]
   8147a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8147e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81482:	6213      	str	r3, [r2, #32]
   81484:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81486:	4904      	ldr	r1, [pc, #16]	; (81498 <pmc_switch_mainck_to_xtal+0x48>)
   81488:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8148a:	4a04      	ldr	r2, [pc, #16]	; (8149c <pmc_switch_mainck_to_xtal+0x4c>)
   8148c:	401a      	ands	r2, r3
   8148e:	4b04      	ldr	r3, [pc, #16]	; (814a0 <pmc_switch_mainck_to_xtal+0x50>)
   81490:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81492:	620b      	str	r3, [r1, #32]
   81494:	4770      	bx	lr
   81496:	bf00      	nop
   81498:	400e0600 	.word	0x400e0600
   8149c:	fec8fffc 	.word	0xfec8fffc
   814a0:	01370002 	.word	0x01370002

000814a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   814a4:	4b02      	ldr	r3, [pc, #8]	; (814b0 <pmc_osc_is_ready_mainck+0xc>)
   814a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   814a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   814ac:	4770      	bx	lr
   814ae:	bf00      	nop
   814b0:	400e0600 	.word	0x400e0600

000814b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   814b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   814b8:	4b01      	ldr	r3, [pc, #4]	; (814c0 <pmc_disable_pllack+0xc>)
   814ba:	629a      	str	r2, [r3, #40]	; 0x28
   814bc:	4770      	bx	lr
   814be:	bf00      	nop
   814c0:	400e0600 	.word	0x400e0600

000814c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   814c4:	4b02      	ldr	r3, [pc, #8]	; (814d0 <pmc_is_locked_pllack+0xc>)
   814c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   814c8:	f000 0002 	and.w	r0, r0, #2
   814cc:	4770      	bx	lr
   814ce:	bf00      	nop
   814d0:	400e0600 	.word	0x400e0600

000814d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   814d4:	282c      	cmp	r0, #44	; 0x2c
   814d6:	d81e      	bhi.n	81516 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   814d8:	281f      	cmp	r0, #31
   814da:	d80c      	bhi.n	814f6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   814dc:	4b11      	ldr	r3, [pc, #68]	; (81524 <pmc_enable_periph_clk+0x50>)
   814de:	699a      	ldr	r2, [r3, #24]
   814e0:	2301      	movs	r3, #1
   814e2:	4083      	lsls	r3, r0
   814e4:	4393      	bics	r3, r2
   814e6:	d018      	beq.n	8151a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   814e8:	2301      	movs	r3, #1
   814ea:	fa03 f000 	lsl.w	r0, r3, r0
   814ee:	4b0d      	ldr	r3, [pc, #52]	; (81524 <pmc_enable_periph_clk+0x50>)
   814f0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   814f2:	2000      	movs	r0, #0
   814f4:	4770      	bx	lr
		ul_id -= 32;
   814f6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   814f8:	4b0a      	ldr	r3, [pc, #40]	; (81524 <pmc_enable_periph_clk+0x50>)
   814fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   814fe:	2301      	movs	r3, #1
   81500:	4083      	lsls	r3, r0
   81502:	4393      	bics	r3, r2
   81504:	d00b      	beq.n	8151e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81506:	2301      	movs	r3, #1
   81508:	fa03 f000 	lsl.w	r0, r3, r0
   8150c:	4b05      	ldr	r3, [pc, #20]	; (81524 <pmc_enable_periph_clk+0x50>)
   8150e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   81512:	2000      	movs	r0, #0
   81514:	4770      	bx	lr
		return 1;
   81516:	2001      	movs	r0, #1
   81518:	4770      	bx	lr
	return 0;
   8151a:	2000      	movs	r0, #0
   8151c:	4770      	bx	lr
   8151e:	2000      	movs	r0, #0
}
   81520:	4770      	bx	lr
   81522:	bf00      	nop
   81524:	400e0600 	.word	0x400e0600

00081528 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81528:	e7fe      	b.n	81528 <Dummy_Handler>
	...

0008152c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8152c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8152e:	4b1c      	ldr	r3, [pc, #112]	; (815a0 <Reset_Handler+0x74>)
   81530:	4a1c      	ldr	r2, [pc, #112]	; (815a4 <Reset_Handler+0x78>)
   81532:	429a      	cmp	r2, r3
   81534:	d010      	beq.n	81558 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   81536:	4b1c      	ldr	r3, [pc, #112]	; (815a8 <Reset_Handler+0x7c>)
   81538:	4a19      	ldr	r2, [pc, #100]	; (815a0 <Reset_Handler+0x74>)
   8153a:	429a      	cmp	r2, r3
   8153c:	d20c      	bcs.n	81558 <Reset_Handler+0x2c>
   8153e:	3b01      	subs	r3, #1
   81540:	1a9b      	subs	r3, r3, r2
   81542:	f023 0303 	bic.w	r3, r3, #3
   81546:	3304      	adds	r3, #4
   81548:	4413      	add	r3, r2
   8154a:	4916      	ldr	r1, [pc, #88]	; (815a4 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   8154c:	f851 0b04 	ldr.w	r0, [r1], #4
   81550:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   81554:	429a      	cmp	r2, r3
   81556:	d1f9      	bne.n	8154c <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81558:	4b14      	ldr	r3, [pc, #80]	; (815ac <Reset_Handler+0x80>)
   8155a:	4a15      	ldr	r2, [pc, #84]	; (815b0 <Reset_Handler+0x84>)
   8155c:	429a      	cmp	r2, r3
   8155e:	d20a      	bcs.n	81576 <Reset_Handler+0x4a>
   81560:	3b01      	subs	r3, #1
   81562:	1a9b      	subs	r3, r3, r2
   81564:	f023 0303 	bic.w	r3, r3, #3
   81568:	3304      	adds	r3, #4
   8156a:	4413      	add	r3, r2
		*pDest++ = 0;
   8156c:	2100      	movs	r1, #0
   8156e:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   81572:	4293      	cmp	r3, r2
   81574:	d1fb      	bne.n	8156e <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81576:	4b0f      	ldr	r3, [pc, #60]	; (815b4 <Reset_Handler+0x88>)
   81578:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8157c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81580:	490d      	ldr	r1, [pc, #52]	; (815b8 <Reset_Handler+0x8c>)
   81582:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81584:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81588:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8158c:	d203      	bcs.n	81596 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8158e:	688b      	ldr	r3, [r1, #8]
   81590:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81594:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81596:	4b09      	ldr	r3, [pc, #36]	; (815bc <Reset_Handler+0x90>)
   81598:	4798      	blx	r3

	/* Branch to main function */
	main();
   8159a:	4b09      	ldr	r3, [pc, #36]	; (815c0 <Reset_Handler+0x94>)
   8159c:	4798      	blx	r3
   8159e:	e7fe      	b.n	8159e <Reset_Handler+0x72>
   815a0:	20070000 	.word	0x20070000
   815a4:	000852dc 	.word	0x000852dc
   815a8:	20070ae0 	.word	0x20070ae0
   815ac:	20070cd4 	.word	0x20070cd4
   815b0:	20070ae0 	.word	0x20070ae0
   815b4:	00080000 	.word	0x00080000
   815b8:	e000ed00 	.word	0xe000ed00
   815bc:	000820c9 	.word	0x000820c9
   815c0:	0008172d 	.word	0x0008172d

000815c4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   815c4:	4b3d      	ldr	r3, [pc, #244]	; (816bc <SystemCoreClockUpdate+0xf8>)
   815c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   815c8:	f003 0303 	and.w	r3, r3, #3
   815cc:	2b03      	cmp	r3, #3
   815ce:	d80e      	bhi.n	815ee <SystemCoreClockUpdate+0x2a>
   815d0:	e8df f003 	tbb	[pc, r3]
   815d4:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   815d8:	4b39      	ldr	r3, [pc, #228]	; (816c0 <SystemCoreClockUpdate+0xfc>)
   815da:	695b      	ldr	r3, [r3, #20]
   815dc:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   815e0:	bf14      	ite	ne
   815e2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   815e6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   815ea:	4b36      	ldr	r3, [pc, #216]	; (816c4 <SystemCoreClockUpdate+0x100>)
   815ec:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   815ee:	4b33      	ldr	r3, [pc, #204]	; (816bc <SystemCoreClockUpdate+0xf8>)
   815f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   815f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   815f6:	2b70      	cmp	r3, #112	; 0x70
   815f8:	d057      	beq.n	816aa <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   815fa:	4b30      	ldr	r3, [pc, #192]	; (816bc <SystemCoreClockUpdate+0xf8>)
   815fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   815fe:	4931      	ldr	r1, [pc, #196]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81600:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81604:	680b      	ldr	r3, [r1, #0]
   81606:	40d3      	lsrs	r3, r2
   81608:	600b      	str	r3, [r1, #0]
   8160a:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8160c:	4b2b      	ldr	r3, [pc, #172]	; (816bc <SystemCoreClockUpdate+0xf8>)
   8160e:	6a1b      	ldr	r3, [r3, #32]
   81610:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81614:	d003      	beq.n	8161e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81616:	4a2c      	ldr	r2, [pc, #176]	; (816c8 <SystemCoreClockUpdate+0x104>)
   81618:	4b2a      	ldr	r3, [pc, #168]	; (816c4 <SystemCoreClockUpdate+0x100>)
   8161a:	601a      	str	r2, [r3, #0]
   8161c:	e7e7      	b.n	815ee <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8161e:	4a2b      	ldr	r2, [pc, #172]	; (816cc <SystemCoreClockUpdate+0x108>)
   81620:	4b28      	ldr	r3, [pc, #160]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81622:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81624:	4b25      	ldr	r3, [pc, #148]	; (816bc <SystemCoreClockUpdate+0xf8>)
   81626:	6a1b      	ldr	r3, [r3, #32]
   81628:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8162c:	2b10      	cmp	r3, #16
   8162e:	d005      	beq.n	8163c <SystemCoreClockUpdate+0x78>
   81630:	2b20      	cmp	r3, #32
   81632:	d1dc      	bne.n	815ee <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   81634:	4a24      	ldr	r2, [pc, #144]	; (816c8 <SystemCoreClockUpdate+0x104>)
   81636:	4b23      	ldr	r3, [pc, #140]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81638:	601a      	str	r2, [r3, #0]
				break;
   8163a:	e7d8      	b.n	815ee <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   8163c:	4a24      	ldr	r2, [pc, #144]	; (816d0 <SystemCoreClockUpdate+0x10c>)
   8163e:	4b21      	ldr	r3, [pc, #132]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81640:	601a      	str	r2, [r3, #0]
				break;
   81642:	e7d4      	b.n	815ee <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81644:	4b1d      	ldr	r3, [pc, #116]	; (816bc <SystemCoreClockUpdate+0xf8>)
   81646:	6a1b      	ldr	r3, [r3, #32]
   81648:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8164c:	d00c      	beq.n	81668 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8164e:	4a1e      	ldr	r2, [pc, #120]	; (816c8 <SystemCoreClockUpdate+0x104>)
   81650:	4b1c      	ldr	r3, [pc, #112]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81652:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81654:	4b19      	ldr	r3, [pc, #100]	; (816bc <SystemCoreClockUpdate+0xf8>)
   81656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81658:	f003 0303 	and.w	r3, r3, #3
   8165c:	2b02      	cmp	r3, #2
   8165e:	d016      	beq.n	8168e <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81660:	4a1c      	ldr	r2, [pc, #112]	; (816d4 <SystemCoreClockUpdate+0x110>)
   81662:	4b18      	ldr	r3, [pc, #96]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81664:	601a      	str	r2, [r3, #0]
   81666:	e7c2      	b.n	815ee <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81668:	4a18      	ldr	r2, [pc, #96]	; (816cc <SystemCoreClockUpdate+0x108>)
   8166a:	4b16      	ldr	r3, [pc, #88]	; (816c4 <SystemCoreClockUpdate+0x100>)
   8166c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8166e:	4b13      	ldr	r3, [pc, #76]	; (816bc <SystemCoreClockUpdate+0xf8>)
   81670:	6a1b      	ldr	r3, [r3, #32]
   81672:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81676:	2b10      	cmp	r3, #16
   81678:	d005      	beq.n	81686 <SystemCoreClockUpdate+0xc2>
   8167a:	2b20      	cmp	r3, #32
   8167c:	d1ea      	bne.n	81654 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   8167e:	4a12      	ldr	r2, [pc, #72]	; (816c8 <SystemCoreClockUpdate+0x104>)
   81680:	4b10      	ldr	r3, [pc, #64]	; (816c4 <SystemCoreClockUpdate+0x100>)
   81682:	601a      	str	r2, [r3, #0]
				break;
   81684:	e7e6      	b.n	81654 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   81686:	4a12      	ldr	r2, [pc, #72]	; (816d0 <SystemCoreClockUpdate+0x10c>)
   81688:	4b0e      	ldr	r3, [pc, #56]	; (816c4 <SystemCoreClockUpdate+0x100>)
   8168a:	601a      	str	r2, [r3, #0]
				break;
   8168c:	e7e2      	b.n	81654 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8168e:	4a0b      	ldr	r2, [pc, #44]	; (816bc <SystemCoreClockUpdate+0xf8>)
   81690:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81692:	6a92      	ldr	r2, [r2, #40]	; 0x28
   81694:	480b      	ldr	r0, [pc, #44]	; (816c4 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81696:	f3c1 410a 	ubfx	r1, r1, #16, #11
   8169a:	6803      	ldr	r3, [r0, #0]
   8169c:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   816a0:	b2d2      	uxtb	r2, r2
   816a2:	fbb3 f3f2 	udiv	r3, r3, r2
   816a6:	6003      	str	r3, [r0, #0]
   816a8:	e7a1      	b.n	815ee <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   816aa:	4a06      	ldr	r2, [pc, #24]	; (816c4 <SystemCoreClockUpdate+0x100>)
   816ac:	6813      	ldr	r3, [r2, #0]
   816ae:	490a      	ldr	r1, [pc, #40]	; (816d8 <SystemCoreClockUpdate+0x114>)
   816b0:	fba1 1303 	umull	r1, r3, r1, r3
   816b4:	085b      	lsrs	r3, r3, #1
   816b6:	6013      	str	r3, [r2, #0]
   816b8:	4770      	bx	lr
   816ba:	bf00      	nop
   816bc:	400e0600 	.word	0x400e0600
   816c0:	400e1a10 	.word	0x400e1a10
   816c4:	20070130 	.word	0x20070130
   816c8:	00b71b00 	.word	0x00b71b00
   816cc:	003d0900 	.word	0x003d0900
   816d0:	007a1200 	.word	0x007a1200
   816d4:	0e4e1c00 	.word	0x0e4e1c00
   816d8:	aaaaaaab 	.word	0xaaaaaaab

000816dc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   816dc:	4b0a      	ldr	r3, [pc, #40]	; (81708 <_sbrk+0x2c>)
   816de:	681b      	ldr	r3, [r3, #0]
   816e0:	b153      	cbz	r3, 816f8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   816e2:	4b09      	ldr	r3, [pc, #36]	; (81708 <_sbrk+0x2c>)
   816e4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   816e6:	181a      	adds	r2, r3, r0
   816e8:	4908      	ldr	r1, [pc, #32]	; (8170c <_sbrk+0x30>)
   816ea:	4291      	cmp	r1, r2
   816ec:	db08      	blt.n	81700 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   816ee:	4610      	mov	r0, r2
   816f0:	4a05      	ldr	r2, [pc, #20]	; (81708 <_sbrk+0x2c>)
   816f2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   816f4:	4618      	mov	r0, r3
   816f6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   816f8:	4a05      	ldr	r2, [pc, #20]	; (81710 <_sbrk+0x34>)
   816fa:	4b03      	ldr	r3, [pc, #12]	; (81708 <_sbrk+0x2c>)
   816fc:	601a      	str	r2, [r3, #0]
   816fe:	e7f0      	b.n	816e2 <_sbrk+0x6>
		return (caddr_t) -1;	
   81700:	f04f 30ff 	mov.w	r0, #4294967295
}
   81704:	4770      	bx	lr
   81706:	bf00      	nop
   81708:	20070bfc 	.word	0x20070bfc
   8170c:	20087ffc 	.word	0x20087ffc
   81710:	20072cd8 	.word	0x20072cd8

00081714 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81714:	f04f 30ff 	mov.w	r0, #4294967295
   81718:	4770      	bx	lr

0008171a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8171a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8171e:	604b      	str	r3, [r1, #4]

	return 0;
}
   81720:	2000      	movs	r0, #0
   81722:	4770      	bx	lr

00081724 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81724:	2001      	movs	r0, #1
   81726:	4770      	bx	lr

00081728 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81728:	2000      	movs	r0, #0
   8172a:	4770      	bx	lr

0008172c <main>:

Next version (1.4) will test if we can implement PWM to control the signal to the motorcontrollers. Clear?[] 

*/
int main (void)
{
   8172c:	b508      	push	{r3, lr}

	misc_init(); //pin 2 out, pin5&7 in
   8172e:	4b06      	ldr	r3, [pc, #24]	; (81748 <main+0x1c>)
   81730:	4798      	blx	r3
	console_init();
   81732:	4b06      	ldr	r3, [pc, #24]	; (8174c <main+0x20>)
   81734:	4798      	blx	r3
	//interrupt_init();	//	pin 7 and 8 as interrupt pins	
	encoder_init(); //also initialises pin 5 (left encoder) & 7 (right encoder) as interrupt pins
   81736:	4b06      	ldr	r3, [pc, #24]	; (81750 <main+0x24>)
   81738:	4798      	blx	r3
	//rtos_init(); //Starts RTOS scheduler
	//delay_us(3000000);
	//controlCenter(50);
	//delay_init();
	
	rotate(720);
   8173a:	f44f 7034 	mov.w	r0, #720	; 0x2d0
   8173e:	4b05      	ldr	r3, [pc, #20]	; (81754 <main+0x28>)
   81740:	4798      	blx	r3
	
	
   81742:	2000      	movs	r0, #0
   81744:	bd08      	pop	{r3, pc}
   81746:	bf00      	nop
   81748:	00080bed 	.word	0x00080bed
   8174c:	00080c5d 	.word	0x00080c5d
   81750:	000804f1 	.word	0x000804f1
   81754:	00080889 	.word	0x00080889

00081758 <__aeabi_drsub>:
   81758:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8175c:	e002      	b.n	81764 <__adddf3>
   8175e:	bf00      	nop

00081760 <__aeabi_dsub>:
   81760:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081764 <__adddf3>:
   81764:	b530      	push	{r4, r5, lr}
   81766:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8176a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8176e:	ea94 0f05 	teq	r4, r5
   81772:	bf08      	it	eq
   81774:	ea90 0f02 	teqeq	r0, r2
   81778:	bf1f      	itttt	ne
   8177a:	ea54 0c00 	orrsne.w	ip, r4, r0
   8177e:	ea55 0c02 	orrsne.w	ip, r5, r2
   81782:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81786:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8178a:	f000 80e2 	beq.w	81952 <__adddf3+0x1ee>
   8178e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81792:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81796:	bfb8      	it	lt
   81798:	426d      	neglt	r5, r5
   8179a:	dd0c      	ble.n	817b6 <__adddf3+0x52>
   8179c:	442c      	add	r4, r5
   8179e:	ea80 0202 	eor.w	r2, r0, r2
   817a2:	ea81 0303 	eor.w	r3, r1, r3
   817a6:	ea82 0000 	eor.w	r0, r2, r0
   817aa:	ea83 0101 	eor.w	r1, r3, r1
   817ae:	ea80 0202 	eor.w	r2, r0, r2
   817b2:	ea81 0303 	eor.w	r3, r1, r3
   817b6:	2d36      	cmp	r5, #54	; 0x36
   817b8:	bf88      	it	hi
   817ba:	bd30      	pophi	{r4, r5, pc}
   817bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   817c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   817c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   817c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   817cc:	d002      	beq.n	817d4 <__adddf3+0x70>
   817ce:	4240      	negs	r0, r0
   817d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   817d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   817d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   817dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   817e0:	d002      	beq.n	817e8 <__adddf3+0x84>
   817e2:	4252      	negs	r2, r2
   817e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   817e8:	ea94 0f05 	teq	r4, r5
   817ec:	f000 80a7 	beq.w	8193e <__adddf3+0x1da>
   817f0:	f1a4 0401 	sub.w	r4, r4, #1
   817f4:	f1d5 0e20 	rsbs	lr, r5, #32
   817f8:	db0d      	blt.n	81816 <__adddf3+0xb2>
   817fa:	fa02 fc0e 	lsl.w	ip, r2, lr
   817fe:	fa22 f205 	lsr.w	r2, r2, r5
   81802:	1880      	adds	r0, r0, r2
   81804:	f141 0100 	adc.w	r1, r1, #0
   81808:	fa03 f20e 	lsl.w	r2, r3, lr
   8180c:	1880      	adds	r0, r0, r2
   8180e:	fa43 f305 	asr.w	r3, r3, r5
   81812:	4159      	adcs	r1, r3
   81814:	e00e      	b.n	81834 <__adddf3+0xd0>
   81816:	f1a5 0520 	sub.w	r5, r5, #32
   8181a:	f10e 0e20 	add.w	lr, lr, #32
   8181e:	2a01      	cmp	r2, #1
   81820:	fa03 fc0e 	lsl.w	ip, r3, lr
   81824:	bf28      	it	cs
   81826:	f04c 0c02 	orrcs.w	ip, ip, #2
   8182a:	fa43 f305 	asr.w	r3, r3, r5
   8182e:	18c0      	adds	r0, r0, r3
   81830:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81834:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81838:	d507      	bpl.n	8184a <__adddf3+0xe6>
   8183a:	f04f 0e00 	mov.w	lr, #0
   8183e:	f1dc 0c00 	rsbs	ip, ip, #0
   81842:	eb7e 0000 	sbcs.w	r0, lr, r0
   81846:	eb6e 0101 	sbc.w	r1, lr, r1
   8184a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8184e:	d31b      	bcc.n	81888 <__adddf3+0x124>
   81850:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81854:	d30c      	bcc.n	81870 <__adddf3+0x10c>
   81856:	0849      	lsrs	r1, r1, #1
   81858:	ea5f 0030 	movs.w	r0, r0, rrx
   8185c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81860:	f104 0401 	add.w	r4, r4, #1
   81864:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81868:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8186c:	f080 809a 	bcs.w	819a4 <__adddf3+0x240>
   81870:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81874:	bf08      	it	eq
   81876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8187a:	f150 0000 	adcs.w	r0, r0, #0
   8187e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81882:	ea41 0105 	orr.w	r1, r1, r5
   81886:	bd30      	pop	{r4, r5, pc}
   81888:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8188c:	4140      	adcs	r0, r0
   8188e:	eb41 0101 	adc.w	r1, r1, r1
   81892:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81896:	f1a4 0401 	sub.w	r4, r4, #1
   8189a:	d1e9      	bne.n	81870 <__adddf3+0x10c>
   8189c:	f091 0f00 	teq	r1, #0
   818a0:	bf04      	itt	eq
   818a2:	4601      	moveq	r1, r0
   818a4:	2000      	moveq	r0, #0
   818a6:	fab1 f381 	clz	r3, r1
   818aa:	bf08      	it	eq
   818ac:	3320      	addeq	r3, #32
   818ae:	f1a3 030b 	sub.w	r3, r3, #11
   818b2:	f1b3 0220 	subs.w	r2, r3, #32
   818b6:	da0c      	bge.n	818d2 <__adddf3+0x16e>
   818b8:	320c      	adds	r2, #12
   818ba:	dd08      	ble.n	818ce <__adddf3+0x16a>
   818bc:	f102 0c14 	add.w	ip, r2, #20
   818c0:	f1c2 020c 	rsb	r2, r2, #12
   818c4:	fa01 f00c 	lsl.w	r0, r1, ip
   818c8:	fa21 f102 	lsr.w	r1, r1, r2
   818cc:	e00c      	b.n	818e8 <__adddf3+0x184>
   818ce:	f102 0214 	add.w	r2, r2, #20
   818d2:	bfd8      	it	le
   818d4:	f1c2 0c20 	rsble	ip, r2, #32
   818d8:	fa01 f102 	lsl.w	r1, r1, r2
   818dc:	fa20 fc0c 	lsr.w	ip, r0, ip
   818e0:	bfdc      	itt	le
   818e2:	ea41 010c 	orrle.w	r1, r1, ip
   818e6:	4090      	lslle	r0, r2
   818e8:	1ae4      	subs	r4, r4, r3
   818ea:	bfa2      	ittt	ge
   818ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   818f0:	4329      	orrge	r1, r5
   818f2:	bd30      	popge	{r4, r5, pc}
   818f4:	ea6f 0404 	mvn.w	r4, r4
   818f8:	3c1f      	subs	r4, #31
   818fa:	da1c      	bge.n	81936 <__adddf3+0x1d2>
   818fc:	340c      	adds	r4, #12
   818fe:	dc0e      	bgt.n	8191e <__adddf3+0x1ba>
   81900:	f104 0414 	add.w	r4, r4, #20
   81904:	f1c4 0220 	rsb	r2, r4, #32
   81908:	fa20 f004 	lsr.w	r0, r0, r4
   8190c:	fa01 f302 	lsl.w	r3, r1, r2
   81910:	ea40 0003 	orr.w	r0, r0, r3
   81914:	fa21 f304 	lsr.w	r3, r1, r4
   81918:	ea45 0103 	orr.w	r1, r5, r3
   8191c:	bd30      	pop	{r4, r5, pc}
   8191e:	f1c4 040c 	rsb	r4, r4, #12
   81922:	f1c4 0220 	rsb	r2, r4, #32
   81926:	fa20 f002 	lsr.w	r0, r0, r2
   8192a:	fa01 f304 	lsl.w	r3, r1, r4
   8192e:	ea40 0003 	orr.w	r0, r0, r3
   81932:	4629      	mov	r1, r5
   81934:	bd30      	pop	{r4, r5, pc}
   81936:	fa21 f004 	lsr.w	r0, r1, r4
   8193a:	4629      	mov	r1, r5
   8193c:	bd30      	pop	{r4, r5, pc}
   8193e:	f094 0f00 	teq	r4, #0
   81942:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81946:	bf06      	itte	eq
   81948:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8194c:	3401      	addeq	r4, #1
   8194e:	3d01      	subne	r5, #1
   81950:	e74e      	b.n	817f0 <__adddf3+0x8c>
   81952:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81956:	bf18      	it	ne
   81958:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8195c:	d029      	beq.n	819b2 <__adddf3+0x24e>
   8195e:	ea94 0f05 	teq	r4, r5
   81962:	bf08      	it	eq
   81964:	ea90 0f02 	teqeq	r0, r2
   81968:	d005      	beq.n	81976 <__adddf3+0x212>
   8196a:	ea54 0c00 	orrs.w	ip, r4, r0
   8196e:	bf04      	itt	eq
   81970:	4619      	moveq	r1, r3
   81972:	4610      	moveq	r0, r2
   81974:	bd30      	pop	{r4, r5, pc}
   81976:	ea91 0f03 	teq	r1, r3
   8197a:	bf1e      	ittt	ne
   8197c:	2100      	movne	r1, #0
   8197e:	2000      	movne	r0, #0
   81980:	bd30      	popne	{r4, r5, pc}
   81982:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81986:	d105      	bne.n	81994 <__adddf3+0x230>
   81988:	0040      	lsls	r0, r0, #1
   8198a:	4149      	adcs	r1, r1
   8198c:	bf28      	it	cs
   8198e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81992:	bd30      	pop	{r4, r5, pc}
   81994:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81998:	bf3c      	itt	cc
   8199a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8199e:	bd30      	popcc	{r4, r5, pc}
   819a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   819a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   819a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   819ac:	f04f 0000 	mov.w	r0, #0
   819b0:	bd30      	pop	{r4, r5, pc}
   819b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   819b6:	bf1a      	itte	ne
   819b8:	4619      	movne	r1, r3
   819ba:	4610      	movne	r0, r2
   819bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   819c0:	bf1c      	itt	ne
   819c2:	460b      	movne	r3, r1
   819c4:	4602      	movne	r2, r0
   819c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   819ca:	bf06      	itte	eq
   819cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   819d0:	ea91 0f03 	teqeq	r1, r3
   819d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   819d8:	bd30      	pop	{r4, r5, pc}
   819da:	bf00      	nop

000819dc <__aeabi_ui2d>:
   819dc:	f090 0f00 	teq	r0, #0
   819e0:	bf04      	itt	eq
   819e2:	2100      	moveq	r1, #0
   819e4:	4770      	bxeq	lr
   819e6:	b530      	push	{r4, r5, lr}
   819e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   819ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
   819f0:	f04f 0500 	mov.w	r5, #0
   819f4:	f04f 0100 	mov.w	r1, #0
   819f8:	e750      	b.n	8189c <__adddf3+0x138>
   819fa:	bf00      	nop

000819fc <__aeabi_i2d>:
   819fc:	f090 0f00 	teq	r0, #0
   81a00:	bf04      	itt	eq
   81a02:	2100      	moveq	r1, #0
   81a04:	4770      	bxeq	lr
   81a06:	b530      	push	{r4, r5, lr}
   81a08:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81a0c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81a10:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81a14:	bf48      	it	mi
   81a16:	4240      	negmi	r0, r0
   81a18:	f04f 0100 	mov.w	r1, #0
   81a1c:	e73e      	b.n	8189c <__adddf3+0x138>
   81a1e:	bf00      	nop

00081a20 <__aeabi_f2d>:
   81a20:	0042      	lsls	r2, r0, #1
   81a22:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81a26:	ea4f 0131 	mov.w	r1, r1, rrx
   81a2a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81a2e:	bf1f      	itttt	ne
   81a30:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81a34:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81a38:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81a3c:	4770      	bxne	lr
   81a3e:	f092 0f00 	teq	r2, #0
   81a42:	bf14      	ite	ne
   81a44:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81a48:	4770      	bxeq	lr
   81a4a:	b530      	push	{r4, r5, lr}
   81a4c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81a50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81a54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81a58:	e720      	b.n	8189c <__adddf3+0x138>
   81a5a:	bf00      	nop

00081a5c <__aeabi_ul2d>:
   81a5c:	ea50 0201 	orrs.w	r2, r0, r1
   81a60:	bf08      	it	eq
   81a62:	4770      	bxeq	lr
   81a64:	b530      	push	{r4, r5, lr}
   81a66:	f04f 0500 	mov.w	r5, #0
   81a6a:	e00a      	b.n	81a82 <__aeabi_l2d+0x16>

00081a6c <__aeabi_l2d>:
   81a6c:	ea50 0201 	orrs.w	r2, r0, r1
   81a70:	bf08      	it	eq
   81a72:	4770      	bxeq	lr
   81a74:	b530      	push	{r4, r5, lr}
   81a76:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81a7a:	d502      	bpl.n	81a82 <__aeabi_l2d+0x16>
   81a7c:	4240      	negs	r0, r0
   81a7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81a82:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81a86:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81a8a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81a8e:	f43f aedc 	beq.w	8184a <__adddf3+0xe6>
   81a92:	f04f 0203 	mov.w	r2, #3
   81a96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81a9a:	bf18      	it	ne
   81a9c:	3203      	addne	r2, #3
   81a9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81aa2:	bf18      	it	ne
   81aa4:	3203      	addne	r2, #3
   81aa6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81aaa:	f1c2 0320 	rsb	r3, r2, #32
   81aae:	fa00 fc03 	lsl.w	ip, r0, r3
   81ab2:	fa20 f002 	lsr.w	r0, r0, r2
   81ab6:	fa01 fe03 	lsl.w	lr, r1, r3
   81aba:	ea40 000e 	orr.w	r0, r0, lr
   81abe:	fa21 f102 	lsr.w	r1, r1, r2
   81ac2:	4414      	add	r4, r2
   81ac4:	e6c1      	b.n	8184a <__adddf3+0xe6>
   81ac6:	bf00      	nop

00081ac8 <__aeabi_dmul>:
   81ac8:	b570      	push	{r4, r5, r6, lr}
   81aca:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81ace:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81ad2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81ad6:	bf1d      	ittte	ne
   81ad8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81adc:	ea94 0f0c 	teqne	r4, ip
   81ae0:	ea95 0f0c 	teqne	r5, ip
   81ae4:	f000 f8de 	bleq	81ca4 <__aeabi_dmul+0x1dc>
   81ae8:	442c      	add	r4, r5
   81aea:	ea81 0603 	eor.w	r6, r1, r3
   81aee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81af2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81af6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81afa:	bf18      	it	ne
   81afc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81b00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81b04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81b08:	d038      	beq.n	81b7c <__aeabi_dmul+0xb4>
   81b0a:	fba0 ce02 	umull	ip, lr, r0, r2
   81b0e:	f04f 0500 	mov.w	r5, #0
   81b12:	fbe1 e502 	umlal	lr, r5, r1, r2
   81b16:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81b1a:	fbe0 e503 	umlal	lr, r5, r0, r3
   81b1e:	f04f 0600 	mov.w	r6, #0
   81b22:	fbe1 5603 	umlal	r5, r6, r1, r3
   81b26:	f09c 0f00 	teq	ip, #0
   81b2a:	bf18      	it	ne
   81b2c:	f04e 0e01 	orrne.w	lr, lr, #1
   81b30:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81b34:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81b38:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81b3c:	d204      	bcs.n	81b48 <__aeabi_dmul+0x80>
   81b3e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81b42:	416d      	adcs	r5, r5
   81b44:	eb46 0606 	adc.w	r6, r6, r6
   81b48:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81b4c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81b50:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81b54:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81b58:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81b5c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81b60:	bf88      	it	hi
   81b62:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81b66:	d81e      	bhi.n	81ba6 <__aeabi_dmul+0xde>
   81b68:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81b6c:	bf08      	it	eq
   81b6e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81b72:	f150 0000 	adcs.w	r0, r0, #0
   81b76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81b7a:	bd70      	pop	{r4, r5, r6, pc}
   81b7c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81b80:	ea46 0101 	orr.w	r1, r6, r1
   81b84:	ea40 0002 	orr.w	r0, r0, r2
   81b88:	ea81 0103 	eor.w	r1, r1, r3
   81b8c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81b90:	bfc2      	ittt	gt
   81b92:	ebd4 050c 	rsbsgt	r5, r4, ip
   81b96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81b9a:	bd70      	popgt	{r4, r5, r6, pc}
   81b9c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81ba0:	f04f 0e00 	mov.w	lr, #0
   81ba4:	3c01      	subs	r4, #1
   81ba6:	f300 80ab 	bgt.w	81d00 <__aeabi_dmul+0x238>
   81baa:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81bae:	bfde      	ittt	le
   81bb0:	2000      	movle	r0, #0
   81bb2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81bb6:	bd70      	pople	{r4, r5, r6, pc}
   81bb8:	f1c4 0400 	rsb	r4, r4, #0
   81bbc:	3c20      	subs	r4, #32
   81bbe:	da35      	bge.n	81c2c <__aeabi_dmul+0x164>
   81bc0:	340c      	adds	r4, #12
   81bc2:	dc1b      	bgt.n	81bfc <__aeabi_dmul+0x134>
   81bc4:	f104 0414 	add.w	r4, r4, #20
   81bc8:	f1c4 0520 	rsb	r5, r4, #32
   81bcc:	fa00 f305 	lsl.w	r3, r0, r5
   81bd0:	fa20 f004 	lsr.w	r0, r0, r4
   81bd4:	fa01 f205 	lsl.w	r2, r1, r5
   81bd8:	ea40 0002 	orr.w	r0, r0, r2
   81bdc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81be0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81be4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81be8:	fa21 f604 	lsr.w	r6, r1, r4
   81bec:	eb42 0106 	adc.w	r1, r2, r6
   81bf0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81bf4:	bf08      	it	eq
   81bf6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81bfa:	bd70      	pop	{r4, r5, r6, pc}
   81bfc:	f1c4 040c 	rsb	r4, r4, #12
   81c00:	f1c4 0520 	rsb	r5, r4, #32
   81c04:	fa00 f304 	lsl.w	r3, r0, r4
   81c08:	fa20 f005 	lsr.w	r0, r0, r5
   81c0c:	fa01 f204 	lsl.w	r2, r1, r4
   81c10:	ea40 0002 	orr.w	r0, r0, r2
   81c14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81c18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81c1c:	f141 0100 	adc.w	r1, r1, #0
   81c20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81c24:	bf08      	it	eq
   81c26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81c2a:	bd70      	pop	{r4, r5, r6, pc}
   81c2c:	f1c4 0520 	rsb	r5, r4, #32
   81c30:	fa00 f205 	lsl.w	r2, r0, r5
   81c34:	ea4e 0e02 	orr.w	lr, lr, r2
   81c38:	fa20 f304 	lsr.w	r3, r0, r4
   81c3c:	fa01 f205 	lsl.w	r2, r1, r5
   81c40:	ea43 0302 	orr.w	r3, r3, r2
   81c44:	fa21 f004 	lsr.w	r0, r1, r4
   81c48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81c4c:	fa21 f204 	lsr.w	r2, r1, r4
   81c50:	ea20 0002 	bic.w	r0, r0, r2
   81c54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81c58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81c5c:	bf08      	it	eq
   81c5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81c62:	bd70      	pop	{r4, r5, r6, pc}
   81c64:	f094 0f00 	teq	r4, #0
   81c68:	d10f      	bne.n	81c8a <__aeabi_dmul+0x1c2>
   81c6a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81c6e:	0040      	lsls	r0, r0, #1
   81c70:	eb41 0101 	adc.w	r1, r1, r1
   81c74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81c78:	bf08      	it	eq
   81c7a:	3c01      	subeq	r4, #1
   81c7c:	d0f7      	beq.n	81c6e <__aeabi_dmul+0x1a6>
   81c7e:	ea41 0106 	orr.w	r1, r1, r6
   81c82:	f095 0f00 	teq	r5, #0
   81c86:	bf18      	it	ne
   81c88:	4770      	bxne	lr
   81c8a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81c8e:	0052      	lsls	r2, r2, #1
   81c90:	eb43 0303 	adc.w	r3, r3, r3
   81c94:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81c98:	bf08      	it	eq
   81c9a:	3d01      	subeq	r5, #1
   81c9c:	d0f7      	beq.n	81c8e <__aeabi_dmul+0x1c6>
   81c9e:	ea43 0306 	orr.w	r3, r3, r6
   81ca2:	4770      	bx	lr
   81ca4:	ea94 0f0c 	teq	r4, ip
   81ca8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81cac:	bf18      	it	ne
   81cae:	ea95 0f0c 	teqne	r5, ip
   81cb2:	d00c      	beq.n	81cce <__aeabi_dmul+0x206>
   81cb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81cb8:	bf18      	it	ne
   81cba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81cbe:	d1d1      	bne.n	81c64 <__aeabi_dmul+0x19c>
   81cc0:	ea81 0103 	eor.w	r1, r1, r3
   81cc4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81cc8:	f04f 0000 	mov.w	r0, #0
   81ccc:	bd70      	pop	{r4, r5, r6, pc}
   81cce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81cd2:	bf06      	itte	eq
   81cd4:	4610      	moveq	r0, r2
   81cd6:	4619      	moveq	r1, r3
   81cd8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81cdc:	d019      	beq.n	81d12 <__aeabi_dmul+0x24a>
   81cde:	ea94 0f0c 	teq	r4, ip
   81ce2:	d102      	bne.n	81cea <__aeabi_dmul+0x222>
   81ce4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81ce8:	d113      	bne.n	81d12 <__aeabi_dmul+0x24a>
   81cea:	ea95 0f0c 	teq	r5, ip
   81cee:	d105      	bne.n	81cfc <__aeabi_dmul+0x234>
   81cf0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81cf4:	bf1c      	itt	ne
   81cf6:	4610      	movne	r0, r2
   81cf8:	4619      	movne	r1, r3
   81cfa:	d10a      	bne.n	81d12 <__aeabi_dmul+0x24a>
   81cfc:	ea81 0103 	eor.w	r1, r1, r3
   81d00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81d04:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81d08:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81d0c:	f04f 0000 	mov.w	r0, #0
   81d10:	bd70      	pop	{r4, r5, r6, pc}
   81d12:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81d16:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81d1a:	bd70      	pop	{r4, r5, r6, pc}

00081d1c <__aeabi_ddiv>:
   81d1c:	b570      	push	{r4, r5, r6, lr}
   81d1e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81d22:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81d26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81d2a:	bf1d      	ittte	ne
   81d2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81d30:	ea94 0f0c 	teqne	r4, ip
   81d34:	ea95 0f0c 	teqne	r5, ip
   81d38:	f000 f8a7 	bleq	81e8a <__aeabi_ddiv+0x16e>
   81d3c:	eba4 0405 	sub.w	r4, r4, r5
   81d40:	ea81 0e03 	eor.w	lr, r1, r3
   81d44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81d48:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81d4c:	f000 8088 	beq.w	81e60 <__aeabi_ddiv+0x144>
   81d50:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81d54:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81d58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81d5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81d60:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81d64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81d68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81d6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81d70:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81d74:	429d      	cmp	r5, r3
   81d76:	bf08      	it	eq
   81d78:	4296      	cmpeq	r6, r2
   81d7a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81d7e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81d82:	d202      	bcs.n	81d8a <__aeabi_ddiv+0x6e>
   81d84:	085b      	lsrs	r3, r3, #1
   81d86:	ea4f 0232 	mov.w	r2, r2, rrx
   81d8a:	1ab6      	subs	r6, r6, r2
   81d8c:	eb65 0503 	sbc.w	r5, r5, r3
   81d90:	085b      	lsrs	r3, r3, #1
   81d92:	ea4f 0232 	mov.w	r2, r2, rrx
   81d96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81d9a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81d9e:	ebb6 0e02 	subs.w	lr, r6, r2
   81da2:	eb75 0e03 	sbcs.w	lr, r5, r3
   81da6:	bf22      	ittt	cs
   81da8:	1ab6      	subcs	r6, r6, r2
   81daa:	4675      	movcs	r5, lr
   81dac:	ea40 000c 	orrcs.w	r0, r0, ip
   81db0:	085b      	lsrs	r3, r3, #1
   81db2:	ea4f 0232 	mov.w	r2, r2, rrx
   81db6:	ebb6 0e02 	subs.w	lr, r6, r2
   81dba:	eb75 0e03 	sbcs.w	lr, r5, r3
   81dbe:	bf22      	ittt	cs
   81dc0:	1ab6      	subcs	r6, r6, r2
   81dc2:	4675      	movcs	r5, lr
   81dc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81dc8:	085b      	lsrs	r3, r3, #1
   81dca:	ea4f 0232 	mov.w	r2, r2, rrx
   81dce:	ebb6 0e02 	subs.w	lr, r6, r2
   81dd2:	eb75 0e03 	sbcs.w	lr, r5, r3
   81dd6:	bf22      	ittt	cs
   81dd8:	1ab6      	subcs	r6, r6, r2
   81dda:	4675      	movcs	r5, lr
   81ddc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81de0:	085b      	lsrs	r3, r3, #1
   81de2:	ea4f 0232 	mov.w	r2, r2, rrx
   81de6:	ebb6 0e02 	subs.w	lr, r6, r2
   81dea:	eb75 0e03 	sbcs.w	lr, r5, r3
   81dee:	bf22      	ittt	cs
   81df0:	1ab6      	subcs	r6, r6, r2
   81df2:	4675      	movcs	r5, lr
   81df4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81df8:	ea55 0e06 	orrs.w	lr, r5, r6
   81dfc:	d018      	beq.n	81e30 <__aeabi_ddiv+0x114>
   81dfe:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81e02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81e06:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81e0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81e0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81e12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81e16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81e1a:	d1c0      	bne.n	81d9e <__aeabi_ddiv+0x82>
   81e1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81e20:	d10b      	bne.n	81e3a <__aeabi_ddiv+0x11e>
   81e22:	ea41 0100 	orr.w	r1, r1, r0
   81e26:	f04f 0000 	mov.w	r0, #0
   81e2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81e2e:	e7b6      	b.n	81d9e <__aeabi_ddiv+0x82>
   81e30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81e34:	bf04      	itt	eq
   81e36:	4301      	orreq	r1, r0
   81e38:	2000      	moveq	r0, #0
   81e3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81e3e:	bf88      	it	hi
   81e40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81e44:	f63f aeaf 	bhi.w	81ba6 <__aeabi_dmul+0xde>
   81e48:	ebb5 0c03 	subs.w	ip, r5, r3
   81e4c:	bf04      	itt	eq
   81e4e:	ebb6 0c02 	subseq.w	ip, r6, r2
   81e52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81e56:	f150 0000 	adcs.w	r0, r0, #0
   81e5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81e5e:	bd70      	pop	{r4, r5, r6, pc}
   81e60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81e64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81e68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81e6c:	bfc2      	ittt	gt
   81e6e:	ebd4 050c 	rsbsgt	r5, r4, ip
   81e72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81e76:	bd70      	popgt	{r4, r5, r6, pc}
   81e78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81e7c:	f04f 0e00 	mov.w	lr, #0
   81e80:	3c01      	subs	r4, #1
   81e82:	e690      	b.n	81ba6 <__aeabi_dmul+0xde>
   81e84:	ea45 0e06 	orr.w	lr, r5, r6
   81e88:	e68d      	b.n	81ba6 <__aeabi_dmul+0xde>
   81e8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81e8e:	ea94 0f0c 	teq	r4, ip
   81e92:	bf08      	it	eq
   81e94:	ea95 0f0c 	teqeq	r5, ip
   81e98:	f43f af3b 	beq.w	81d12 <__aeabi_dmul+0x24a>
   81e9c:	ea94 0f0c 	teq	r4, ip
   81ea0:	d10a      	bne.n	81eb8 <__aeabi_ddiv+0x19c>
   81ea2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81ea6:	f47f af34 	bne.w	81d12 <__aeabi_dmul+0x24a>
   81eaa:	ea95 0f0c 	teq	r5, ip
   81eae:	f47f af25 	bne.w	81cfc <__aeabi_dmul+0x234>
   81eb2:	4610      	mov	r0, r2
   81eb4:	4619      	mov	r1, r3
   81eb6:	e72c      	b.n	81d12 <__aeabi_dmul+0x24a>
   81eb8:	ea95 0f0c 	teq	r5, ip
   81ebc:	d106      	bne.n	81ecc <__aeabi_ddiv+0x1b0>
   81ebe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81ec2:	f43f aefd 	beq.w	81cc0 <__aeabi_dmul+0x1f8>
   81ec6:	4610      	mov	r0, r2
   81ec8:	4619      	mov	r1, r3
   81eca:	e722      	b.n	81d12 <__aeabi_dmul+0x24a>
   81ecc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ed0:	bf18      	it	ne
   81ed2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81ed6:	f47f aec5 	bne.w	81c64 <__aeabi_dmul+0x19c>
   81eda:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81ede:	f47f af0d 	bne.w	81cfc <__aeabi_dmul+0x234>
   81ee2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81ee6:	f47f aeeb 	bne.w	81cc0 <__aeabi_dmul+0x1f8>
   81eea:	e712      	b.n	81d12 <__aeabi_dmul+0x24a>

00081eec <__aeabi_d2iz>:
   81eec:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81ef0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81ef4:	d215      	bcs.n	81f22 <__aeabi_d2iz+0x36>
   81ef6:	d511      	bpl.n	81f1c <__aeabi_d2iz+0x30>
   81ef8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81efc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81f00:	d912      	bls.n	81f28 <__aeabi_d2iz+0x3c>
   81f02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81f06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81f0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81f0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81f12:	fa23 f002 	lsr.w	r0, r3, r2
   81f16:	bf18      	it	ne
   81f18:	4240      	negne	r0, r0
   81f1a:	4770      	bx	lr
   81f1c:	f04f 0000 	mov.w	r0, #0
   81f20:	4770      	bx	lr
   81f22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81f26:	d105      	bne.n	81f34 <__aeabi_d2iz+0x48>
   81f28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   81f2c:	bf08      	it	eq
   81f2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81f32:	4770      	bx	lr
   81f34:	f04f 0000 	mov.w	r0, #0
   81f38:	4770      	bx	lr
   81f3a:	bf00      	nop

00081f3c <__aeabi_d2f>:
   81f3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81f40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   81f44:	bf24      	itt	cs
   81f46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   81f4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   81f4e:	d90d      	bls.n	81f6c <__aeabi_d2f+0x30>
   81f50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81f54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   81f58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   81f5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   81f60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   81f64:	bf08      	it	eq
   81f66:	f020 0001 	biceq.w	r0, r0, #1
   81f6a:	4770      	bx	lr
   81f6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   81f70:	d121      	bne.n	81fb6 <__aeabi_d2f+0x7a>
   81f72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   81f76:	bfbc      	itt	lt
   81f78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   81f7c:	4770      	bxlt	lr
   81f7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81f82:	ea4f 5252 	mov.w	r2, r2, lsr #21
   81f86:	f1c2 0218 	rsb	r2, r2, #24
   81f8a:	f1c2 0c20 	rsb	ip, r2, #32
   81f8e:	fa10 f30c 	lsls.w	r3, r0, ip
   81f92:	fa20 f002 	lsr.w	r0, r0, r2
   81f96:	bf18      	it	ne
   81f98:	f040 0001 	orrne.w	r0, r0, #1
   81f9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81fa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   81fa4:	fa03 fc0c 	lsl.w	ip, r3, ip
   81fa8:	ea40 000c 	orr.w	r0, r0, ip
   81fac:	fa23 f302 	lsr.w	r3, r3, r2
   81fb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
   81fb4:	e7cc      	b.n	81f50 <__aeabi_d2f+0x14>
   81fb6:	ea7f 5362 	mvns.w	r3, r2, asr #21
   81fba:	d107      	bne.n	81fcc <__aeabi_d2f+0x90>
   81fbc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   81fc0:	bf1e      	ittt	ne
   81fc2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   81fc6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   81fca:	4770      	bxne	lr
   81fcc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   81fd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81fd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81fd8:	4770      	bx	lr
   81fda:	bf00      	nop

00081fdc <__gesf2>:
   81fdc:	f04f 3cff 	mov.w	ip, #4294967295
   81fe0:	e006      	b.n	81ff0 <__cmpsf2+0x4>
   81fe2:	bf00      	nop

00081fe4 <__lesf2>:
   81fe4:	f04f 0c01 	mov.w	ip, #1
   81fe8:	e002      	b.n	81ff0 <__cmpsf2+0x4>
   81fea:	bf00      	nop

00081fec <__cmpsf2>:
   81fec:	f04f 0c01 	mov.w	ip, #1
   81ff0:	f84d cd04 	str.w	ip, [sp, #-4]!
   81ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82000:	bf18      	it	ne
   82002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82006:	d011      	beq.n	8202c <__cmpsf2+0x40>
   82008:	b001      	add	sp, #4
   8200a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   8200e:	bf18      	it	ne
   82010:	ea90 0f01 	teqne	r0, r1
   82014:	bf58      	it	pl
   82016:	ebb2 0003 	subspl.w	r0, r2, r3
   8201a:	bf88      	it	hi
   8201c:	17c8      	asrhi	r0, r1, #31
   8201e:	bf38      	it	cc
   82020:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   82024:	bf18      	it	ne
   82026:	f040 0001 	orrne.w	r0, r0, #1
   8202a:	4770      	bx	lr
   8202c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82030:	d102      	bne.n	82038 <__cmpsf2+0x4c>
   82032:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   82036:	d105      	bne.n	82044 <__cmpsf2+0x58>
   82038:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   8203c:	d1e4      	bne.n	82008 <__cmpsf2+0x1c>
   8203e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   82042:	d0e1      	beq.n	82008 <__cmpsf2+0x1c>
   82044:	f85d 0b04 	ldr.w	r0, [sp], #4
   82048:	4770      	bx	lr
   8204a:	bf00      	nop

0008204c <__aeabi_cfrcmple>:
   8204c:	4684      	mov	ip, r0
   8204e:	4608      	mov	r0, r1
   82050:	4661      	mov	r1, ip
   82052:	e7ff      	b.n	82054 <__aeabi_cfcmpeq>

00082054 <__aeabi_cfcmpeq>:
   82054:	b50f      	push	{r0, r1, r2, r3, lr}
   82056:	f7ff ffc9 	bl	81fec <__cmpsf2>
   8205a:	2800      	cmp	r0, #0
   8205c:	bf48      	it	mi
   8205e:	f110 0f00 	cmnmi.w	r0, #0
   82062:	bd0f      	pop	{r0, r1, r2, r3, pc}

00082064 <__aeabi_fcmpeq>:
   82064:	f84d ed08 	str.w	lr, [sp, #-8]!
   82068:	f7ff fff4 	bl	82054 <__aeabi_cfcmpeq>
   8206c:	bf0c      	ite	eq
   8206e:	2001      	moveq	r0, #1
   82070:	2000      	movne	r0, #0
   82072:	f85d fb08 	ldr.w	pc, [sp], #8
   82076:	bf00      	nop

00082078 <__aeabi_fcmplt>:
   82078:	f84d ed08 	str.w	lr, [sp, #-8]!
   8207c:	f7ff ffea 	bl	82054 <__aeabi_cfcmpeq>
   82080:	bf34      	ite	cc
   82082:	2001      	movcc	r0, #1
   82084:	2000      	movcs	r0, #0
   82086:	f85d fb08 	ldr.w	pc, [sp], #8
   8208a:	bf00      	nop

0008208c <__aeabi_fcmple>:
   8208c:	f84d ed08 	str.w	lr, [sp, #-8]!
   82090:	f7ff ffe0 	bl	82054 <__aeabi_cfcmpeq>
   82094:	bf94      	ite	ls
   82096:	2001      	movls	r0, #1
   82098:	2000      	movhi	r0, #0
   8209a:	f85d fb08 	ldr.w	pc, [sp], #8
   8209e:	bf00      	nop

000820a0 <__aeabi_fcmpge>:
   820a0:	f84d ed08 	str.w	lr, [sp, #-8]!
   820a4:	f7ff ffd2 	bl	8204c <__aeabi_cfrcmple>
   820a8:	bf94      	ite	ls
   820aa:	2001      	movls	r0, #1
   820ac:	2000      	movhi	r0, #0
   820ae:	f85d fb08 	ldr.w	pc, [sp], #8
   820b2:	bf00      	nop

000820b4 <__aeabi_fcmpgt>:
   820b4:	f84d ed08 	str.w	lr, [sp, #-8]!
   820b8:	f7ff ffc8 	bl	8204c <__aeabi_cfrcmple>
   820bc:	bf34      	ite	cc
   820be:	2001      	movcc	r0, #1
   820c0:	2000      	movcs	r0, #0
   820c2:	f85d fb08 	ldr.w	pc, [sp], #8
   820c6:	bf00      	nop

000820c8 <__libc_init_array>:
   820c8:	b570      	push	{r4, r5, r6, lr}
   820ca:	4e0f      	ldr	r6, [pc, #60]	; (82108 <__libc_init_array+0x40>)
   820cc:	4d0f      	ldr	r5, [pc, #60]	; (8210c <__libc_init_array+0x44>)
   820ce:	1b76      	subs	r6, r6, r5
   820d0:	10b6      	asrs	r6, r6, #2
   820d2:	bf18      	it	ne
   820d4:	2400      	movne	r4, #0
   820d6:	d005      	beq.n	820e4 <__libc_init_array+0x1c>
   820d8:	3401      	adds	r4, #1
   820da:	f855 3b04 	ldr.w	r3, [r5], #4
   820de:	4798      	blx	r3
   820e0:	42a6      	cmp	r6, r4
   820e2:	d1f9      	bne.n	820d8 <__libc_init_array+0x10>
   820e4:	4e0a      	ldr	r6, [pc, #40]	; (82110 <__libc_init_array+0x48>)
   820e6:	4d0b      	ldr	r5, [pc, #44]	; (82114 <__libc_init_array+0x4c>)
   820e8:	f003 f8e2 	bl	852b0 <_init>
   820ec:	1b76      	subs	r6, r6, r5
   820ee:	10b6      	asrs	r6, r6, #2
   820f0:	bf18      	it	ne
   820f2:	2400      	movne	r4, #0
   820f4:	d006      	beq.n	82104 <__libc_init_array+0x3c>
   820f6:	3401      	adds	r4, #1
   820f8:	f855 3b04 	ldr.w	r3, [r5], #4
   820fc:	4798      	blx	r3
   820fe:	42a6      	cmp	r6, r4
   82100:	d1f9      	bne.n	820f6 <__libc_init_array+0x2e>
   82102:	bd70      	pop	{r4, r5, r6, pc}
   82104:	bd70      	pop	{r4, r5, r6, pc}
   82106:	bf00      	nop
   82108:	000852bc 	.word	0x000852bc
   8210c:	000852bc 	.word	0x000852bc
   82110:	000852c4 	.word	0x000852c4
   82114:	000852bc 	.word	0x000852bc

00082118 <iprintf>:
   82118:	b40f      	push	{r0, r1, r2, r3}
   8211a:	b510      	push	{r4, lr}
   8211c:	4b07      	ldr	r3, [pc, #28]	; (8213c <iprintf+0x24>)
   8211e:	b082      	sub	sp, #8
   82120:	ac04      	add	r4, sp, #16
   82122:	f854 2b04 	ldr.w	r2, [r4], #4
   82126:	6818      	ldr	r0, [r3, #0]
   82128:	4623      	mov	r3, r4
   8212a:	6881      	ldr	r1, [r0, #8]
   8212c:	9401      	str	r4, [sp, #4]
   8212e:	f000 fa09 	bl	82544 <_vfiprintf_r>
   82132:	b002      	add	sp, #8
   82134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82138:	b004      	add	sp, #16
   8213a:	4770      	bx	lr
   8213c:	20070134 	.word	0x20070134

00082140 <memcpy>:
   82140:	4684      	mov	ip, r0
   82142:	ea41 0300 	orr.w	r3, r1, r0
   82146:	f013 0303 	ands.w	r3, r3, #3
   8214a:	d149      	bne.n	821e0 <memcpy+0xa0>
   8214c:	3a40      	subs	r2, #64	; 0x40
   8214e:	d323      	bcc.n	82198 <memcpy+0x58>
   82150:	680b      	ldr	r3, [r1, #0]
   82152:	6003      	str	r3, [r0, #0]
   82154:	684b      	ldr	r3, [r1, #4]
   82156:	6043      	str	r3, [r0, #4]
   82158:	688b      	ldr	r3, [r1, #8]
   8215a:	6083      	str	r3, [r0, #8]
   8215c:	68cb      	ldr	r3, [r1, #12]
   8215e:	60c3      	str	r3, [r0, #12]
   82160:	690b      	ldr	r3, [r1, #16]
   82162:	6103      	str	r3, [r0, #16]
   82164:	694b      	ldr	r3, [r1, #20]
   82166:	6143      	str	r3, [r0, #20]
   82168:	698b      	ldr	r3, [r1, #24]
   8216a:	6183      	str	r3, [r0, #24]
   8216c:	69cb      	ldr	r3, [r1, #28]
   8216e:	61c3      	str	r3, [r0, #28]
   82170:	6a0b      	ldr	r3, [r1, #32]
   82172:	6203      	str	r3, [r0, #32]
   82174:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82176:	6243      	str	r3, [r0, #36]	; 0x24
   82178:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8217a:	6283      	str	r3, [r0, #40]	; 0x28
   8217c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8217e:	62c3      	str	r3, [r0, #44]	; 0x2c
   82180:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82182:	6303      	str	r3, [r0, #48]	; 0x30
   82184:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82186:	6343      	str	r3, [r0, #52]	; 0x34
   82188:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8218a:	6383      	str	r3, [r0, #56]	; 0x38
   8218c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8218e:	63c3      	str	r3, [r0, #60]	; 0x3c
   82190:	3040      	adds	r0, #64	; 0x40
   82192:	3140      	adds	r1, #64	; 0x40
   82194:	3a40      	subs	r2, #64	; 0x40
   82196:	d2db      	bcs.n	82150 <memcpy+0x10>
   82198:	3230      	adds	r2, #48	; 0x30
   8219a:	d30b      	bcc.n	821b4 <memcpy+0x74>
   8219c:	680b      	ldr	r3, [r1, #0]
   8219e:	6003      	str	r3, [r0, #0]
   821a0:	684b      	ldr	r3, [r1, #4]
   821a2:	6043      	str	r3, [r0, #4]
   821a4:	688b      	ldr	r3, [r1, #8]
   821a6:	6083      	str	r3, [r0, #8]
   821a8:	68cb      	ldr	r3, [r1, #12]
   821aa:	60c3      	str	r3, [r0, #12]
   821ac:	3010      	adds	r0, #16
   821ae:	3110      	adds	r1, #16
   821b0:	3a10      	subs	r2, #16
   821b2:	d2f3      	bcs.n	8219c <memcpy+0x5c>
   821b4:	320c      	adds	r2, #12
   821b6:	d305      	bcc.n	821c4 <memcpy+0x84>
   821b8:	f851 3b04 	ldr.w	r3, [r1], #4
   821bc:	f840 3b04 	str.w	r3, [r0], #4
   821c0:	3a04      	subs	r2, #4
   821c2:	d2f9      	bcs.n	821b8 <memcpy+0x78>
   821c4:	3204      	adds	r2, #4
   821c6:	d008      	beq.n	821da <memcpy+0x9a>
   821c8:	07d2      	lsls	r2, r2, #31
   821ca:	bf1c      	itt	ne
   821cc:	f811 3b01 	ldrbne.w	r3, [r1], #1
   821d0:	f800 3b01 	strbne.w	r3, [r0], #1
   821d4:	d301      	bcc.n	821da <memcpy+0x9a>
   821d6:	880b      	ldrh	r3, [r1, #0]
   821d8:	8003      	strh	r3, [r0, #0]
   821da:	4660      	mov	r0, ip
   821dc:	4770      	bx	lr
   821de:	bf00      	nop
   821e0:	2a08      	cmp	r2, #8
   821e2:	d313      	bcc.n	8220c <memcpy+0xcc>
   821e4:	078b      	lsls	r3, r1, #30
   821e6:	d0b1      	beq.n	8214c <memcpy+0xc>
   821e8:	f010 0303 	ands.w	r3, r0, #3
   821ec:	d0ae      	beq.n	8214c <memcpy+0xc>
   821ee:	f1c3 0304 	rsb	r3, r3, #4
   821f2:	1ad2      	subs	r2, r2, r3
   821f4:	07db      	lsls	r3, r3, #31
   821f6:	bf1c      	itt	ne
   821f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   821fc:	f800 3b01 	strbne.w	r3, [r0], #1
   82200:	d3a4      	bcc.n	8214c <memcpy+0xc>
   82202:	f831 3b02 	ldrh.w	r3, [r1], #2
   82206:	f820 3b02 	strh.w	r3, [r0], #2
   8220a:	e79f      	b.n	8214c <memcpy+0xc>
   8220c:	3a04      	subs	r2, #4
   8220e:	d3d9      	bcc.n	821c4 <memcpy+0x84>
   82210:	3a01      	subs	r2, #1
   82212:	f811 3b01 	ldrb.w	r3, [r1], #1
   82216:	f800 3b01 	strb.w	r3, [r0], #1
   8221a:	d2f9      	bcs.n	82210 <memcpy+0xd0>
   8221c:	780b      	ldrb	r3, [r1, #0]
   8221e:	7003      	strb	r3, [r0, #0]
   82220:	784b      	ldrb	r3, [r1, #1]
   82222:	7043      	strb	r3, [r0, #1]
   82224:	788b      	ldrb	r3, [r1, #2]
   82226:	7083      	strb	r3, [r0, #2]
   82228:	4660      	mov	r0, ip
   8222a:	4770      	bx	lr

0008222c <memset>:
   8222c:	b470      	push	{r4, r5, r6}
   8222e:	0786      	lsls	r6, r0, #30
   82230:	d046      	beq.n	822c0 <memset+0x94>
   82232:	1e54      	subs	r4, r2, #1
   82234:	2a00      	cmp	r2, #0
   82236:	d041      	beq.n	822bc <memset+0x90>
   82238:	b2ca      	uxtb	r2, r1
   8223a:	4603      	mov	r3, r0
   8223c:	e002      	b.n	82244 <memset+0x18>
   8223e:	f114 34ff 	adds.w	r4, r4, #4294967295
   82242:	d33b      	bcc.n	822bc <memset+0x90>
   82244:	f803 2b01 	strb.w	r2, [r3], #1
   82248:	079d      	lsls	r5, r3, #30
   8224a:	d1f8      	bne.n	8223e <memset+0x12>
   8224c:	2c03      	cmp	r4, #3
   8224e:	d92e      	bls.n	822ae <memset+0x82>
   82250:	b2cd      	uxtb	r5, r1
   82252:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82256:	2c0f      	cmp	r4, #15
   82258:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8225c:	d919      	bls.n	82292 <memset+0x66>
   8225e:	4626      	mov	r6, r4
   82260:	f103 0210 	add.w	r2, r3, #16
   82264:	3e10      	subs	r6, #16
   82266:	2e0f      	cmp	r6, #15
   82268:	f842 5c10 	str.w	r5, [r2, #-16]
   8226c:	f842 5c0c 	str.w	r5, [r2, #-12]
   82270:	f842 5c08 	str.w	r5, [r2, #-8]
   82274:	f842 5c04 	str.w	r5, [r2, #-4]
   82278:	f102 0210 	add.w	r2, r2, #16
   8227c:	d8f2      	bhi.n	82264 <memset+0x38>
   8227e:	f1a4 0210 	sub.w	r2, r4, #16
   82282:	f022 020f 	bic.w	r2, r2, #15
   82286:	f004 040f 	and.w	r4, r4, #15
   8228a:	3210      	adds	r2, #16
   8228c:	2c03      	cmp	r4, #3
   8228e:	4413      	add	r3, r2
   82290:	d90d      	bls.n	822ae <memset+0x82>
   82292:	461e      	mov	r6, r3
   82294:	4622      	mov	r2, r4
   82296:	3a04      	subs	r2, #4
   82298:	2a03      	cmp	r2, #3
   8229a:	f846 5b04 	str.w	r5, [r6], #4
   8229e:	d8fa      	bhi.n	82296 <memset+0x6a>
   822a0:	1f22      	subs	r2, r4, #4
   822a2:	f022 0203 	bic.w	r2, r2, #3
   822a6:	3204      	adds	r2, #4
   822a8:	4413      	add	r3, r2
   822aa:	f004 0403 	and.w	r4, r4, #3
   822ae:	b12c      	cbz	r4, 822bc <memset+0x90>
   822b0:	b2c9      	uxtb	r1, r1
   822b2:	441c      	add	r4, r3
   822b4:	f803 1b01 	strb.w	r1, [r3], #1
   822b8:	429c      	cmp	r4, r3
   822ba:	d1fb      	bne.n	822b4 <memset+0x88>
   822bc:	bc70      	pop	{r4, r5, r6}
   822be:	4770      	bx	lr
   822c0:	4614      	mov	r4, r2
   822c2:	4603      	mov	r3, r0
   822c4:	e7c2      	b.n	8224c <memset+0x20>
   822c6:	bf00      	nop

000822c8 <setbuf>:
   822c8:	2900      	cmp	r1, #0
   822ca:	bf0c      	ite	eq
   822cc:	2202      	moveq	r2, #2
   822ce:	2200      	movne	r2, #0
   822d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   822d4:	f000 b800 	b.w	822d8 <setvbuf>

000822d8 <setvbuf>:
   822d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   822dc:	4d61      	ldr	r5, [pc, #388]	; (82464 <setvbuf+0x18c>)
   822de:	b083      	sub	sp, #12
   822e0:	682d      	ldr	r5, [r5, #0]
   822e2:	4604      	mov	r4, r0
   822e4:	460f      	mov	r7, r1
   822e6:	4690      	mov	r8, r2
   822e8:	461e      	mov	r6, r3
   822ea:	b115      	cbz	r5, 822f2 <setvbuf+0x1a>
   822ec:	6bab      	ldr	r3, [r5, #56]	; 0x38
   822ee:	2b00      	cmp	r3, #0
   822f0:	d064      	beq.n	823bc <setvbuf+0xe4>
   822f2:	f1b8 0f02 	cmp.w	r8, #2
   822f6:	d006      	beq.n	82306 <setvbuf+0x2e>
   822f8:	f1b8 0f01 	cmp.w	r8, #1
   822fc:	f200 809f 	bhi.w	8243e <setvbuf+0x166>
   82300:	2e00      	cmp	r6, #0
   82302:	f2c0 809c 	blt.w	8243e <setvbuf+0x166>
   82306:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82308:	07d8      	lsls	r0, r3, #31
   8230a:	d534      	bpl.n	82376 <setvbuf+0x9e>
   8230c:	4621      	mov	r1, r4
   8230e:	4628      	mov	r0, r5
   82310:	f001 f8b0 	bl	83474 <_fflush_r>
   82314:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82316:	b141      	cbz	r1, 8232a <setvbuf+0x52>
   82318:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8231c:	4299      	cmp	r1, r3
   8231e:	d002      	beq.n	82326 <setvbuf+0x4e>
   82320:	4628      	mov	r0, r5
   82322:	f001 fa25 	bl	83770 <_free_r>
   82326:	2300      	movs	r3, #0
   82328:	6323      	str	r3, [r4, #48]	; 0x30
   8232a:	2200      	movs	r2, #0
   8232c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82330:	61a2      	str	r2, [r4, #24]
   82332:	6062      	str	r2, [r4, #4]
   82334:	061a      	lsls	r2, r3, #24
   82336:	d43a      	bmi.n	823ae <setvbuf+0xd6>
   82338:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   8233c:	f023 0303 	bic.w	r3, r3, #3
   82340:	f1b8 0f02 	cmp.w	r8, #2
   82344:	81a3      	strh	r3, [r4, #12]
   82346:	d01d      	beq.n	82384 <setvbuf+0xac>
   82348:	ab01      	add	r3, sp, #4
   8234a:	466a      	mov	r2, sp
   8234c:	4621      	mov	r1, r4
   8234e:	4628      	mov	r0, r5
   82350:	f001 fcac 	bl	83cac <__swhatbuf_r>
   82354:	89a3      	ldrh	r3, [r4, #12]
   82356:	4318      	orrs	r0, r3
   82358:	81a0      	strh	r0, [r4, #12]
   8235a:	2e00      	cmp	r6, #0
   8235c:	d132      	bne.n	823c4 <setvbuf+0xec>
   8235e:	9e00      	ldr	r6, [sp, #0]
   82360:	4630      	mov	r0, r6
   82362:	f001 fd1b 	bl	83d9c <malloc>
   82366:	4607      	mov	r7, r0
   82368:	2800      	cmp	r0, #0
   8236a:	d06b      	beq.n	82444 <setvbuf+0x16c>
   8236c:	89a3      	ldrh	r3, [r4, #12]
   8236e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82372:	81a3      	strh	r3, [r4, #12]
   82374:	e028      	b.n	823c8 <setvbuf+0xf0>
   82376:	89a3      	ldrh	r3, [r4, #12]
   82378:	0599      	lsls	r1, r3, #22
   8237a:	d4c7      	bmi.n	8230c <setvbuf+0x34>
   8237c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8237e:	f001 fc91 	bl	83ca4 <__retarget_lock_acquire_recursive>
   82382:	e7c3      	b.n	8230c <setvbuf+0x34>
   82384:	2500      	movs	r5, #0
   82386:	2600      	movs	r6, #0
   82388:	2001      	movs	r0, #1
   8238a:	6e61      	ldr	r1, [r4, #100]	; 0x64
   8238c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82390:	f043 0302 	orr.w	r3, r3, #2
   82394:	60a6      	str	r6, [r4, #8]
   82396:	07ce      	lsls	r6, r1, #31
   82398:	81a3      	strh	r3, [r4, #12]
   8239a:	6160      	str	r0, [r4, #20]
   8239c:	6022      	str	r2, [r4, #0]
   8239e:	6122      	str	r2, [r4, #16]
   823a0:	d401      	bmi.n	823a6 <setvbuf+0xce>
   823a2:	0598      	lsls	r0, r3, #22
   823a4:	d53e      	bpl.n	82424 <setvbuf+0x14c>
   823a6:	4628      	mov	r0, r5
   823a8:	b003      	add	sp, #12
   823aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   823ae:	6921      	ldr	r1, [r4, #16]
   823b0:	4628      	mov	r0, r5
   823b2:	f001 f9dd 	bl	83770 <_free_r>
   823b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   823ba:	e7bd      	b.n	82338 <setvbuf+0x60>
   823bc:	4628      	mov	r0, r5
   823be:	f001 f8b1 	bl	83524 <__sinit>
   823c2:	e796      	b.n	822f2 <setvbuf+0x1a>
   823c4:	2f00      	cmp	r7, #0
   823c6:	d0cb      	beq.n	82360 <setvbuf+0x88>
   823c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   823ca:	2b00      	cmp	r3, #0
   823cc:	d033      	beq.n	82436 <setvbuf+0x15e>
   823ce:	9b00      	ldr	r3, [sp, #0]
   823d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   823d4:	429e      	cmp	r6, r3
   823d6:	bf1c      	itt	ne
   823d8:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   823dc:	81a2      	strhne	r2, [r4, #12]
   823de:	f1b8 0f01 	cmp.w	r8, #1
   823e2:	bf04      	itt	eq
   823e4:	f042 0201 	orreq.w	r2, r2, #1
   823e8:	81a2      	strheq	r2, [r4, #12]
   823ea:	b292      	uxth	r2, r2
   823ec:	f012 0308 	ands.w	r3, r2, #8
   823f0:	6027      	str	r7, [r4, #0]
   823f2:	6127      	str	r7, [r4, #16]
   823f4:	6166      	str	r6, [r4, #20]
   823f6:	d00e      	beq.n	82416 <setvbuf+0x13e>
   823f8:	07d1      	lsls	r1, r2, #31
   823fa:	d51a      	bpl.n	82432 <setvbuf+0x15a>
   823fc:	2300      	movs	r3, #0
   823fe:	6e65      	ldr	r5, [r4, #100]	; 0x64
   82400:	4276      	negs	r6, r6
   82402:	f015 0501 	ands.w	r5, r5, #1
   82406:	61a6      	str	r6, [r4, #24]
   82408:	60a3      	str	r3, [r4, #8]
   8240a:	d009      	beq.n	82420 <setvbuf+0x148>
   8240c:	2500      	movs	r5, #0
   8240e:	4628      	mov	r0, r5
   82410:	b003      	add	sp, #12
   82412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82416:	60a3      	str	r3, [r4, #8]
   82418:	6e65      	ldr	r5, [r4, #100]	; 0x64
   8241a:	f015 0501 	ands.w	r5, r5, #1
   8241e:	d1f5      	bne.n	8240c <setvbuf+0x134>
   82420:	0593      	lsls	r3, r2, #22
   82422:	d4c0      	bmi.n	823a6 <setvbuf+0xce>
   82424:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82426:	f001 fc3f 	bl	83ca8 <__retarget_lock_release_recursive>
   8242a:	4628      	mov	r0, r5
   8242c:	b003      	add	sp, #12
   8242e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82432:	60a6      	str	r6, [r4, #8]
   82434:	e7f0      	b.n	82418 <setvbuf+0x140>
   82436:	4628      	mov	r0, r5
   82438:	f001 f874 	bl	83524 <__sinit>
   8243c:	e7c7      	b.n	823ce <setvbuf+0xf6>
   8243e:	f04f 35ff 	mov.w	r5, #4294967295
   82442:	e7b0      	b.n	823a6 <setvbuf+0xce>
   82444:	f8dd 9000 	ldr.w	r9, [sp]
   82448:	45b1      	cmp	r9, r6
   8244a:	d004      	beq.n	82456 <setvbuf+0x17e>
   8244c:	4648      	mov	r0, r9
   8244e:	f001 fca5 	bl	83d9c <malloc>
   82452:	4607      	mov	r7, r0
   82454:	b920      	cbnz	r0, 82460 <setvbuf+0x188>
   82456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8245a:	f04f 35ff 	mov.w	r5, #4294967295
   8245e:	e792      	b.n	82386 <setvbuf+0xae>
   82460:	464e      	mov	r6, r9
   82462:	e783      	b.n	8236c <setvbuf+0x94>
   82464:	20070134 	.word	0x20070134

00082468 <strlen>:
   82468:	f020 0103 	bic.w	r1, r0, #3
   8246c:	f010 0003 	ands.w	r0, r0, #3
   82470:	f1c0 0000 	rsb	r0, r0, #0
   82474:	f851 3b04 	ldr.w	r3, [r1], #4
   82478:	f100 0c04 	add.w	ip, r0, #4
   8247c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82480:	f06f 0200 	mvn.w	r2, #0
   82484:	bf1c      	itt	ne
   82486:	fa22 f20c 	lsrne.w	r2, r2, ip
   8248a:	4313      	orrne	r3, r2
   8248c:	f04f 0c01 	mov.w	ip, #1
   82490:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82494:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82498:	eba3 020c 	sub.w	r2, r3, ip
   8249c:	ea22 0203 	bic.w	r2, r2, r3
   824a0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   824a4:	bf04      	itt	eq
   824a6:	f851 3b04 	ldreq.w	r3, [r1], #4
   824aa:	3004      	addeq	r0, #4
   824ac:	d0f4      	beq.n	82498 <strlen+0x30>
   824ae:	f1c2 0100 	rsb	r1, r2, #0
   824b2:	ea02 0201 	and.w	r2, r2, r1
   824b6:	fab2 f282 	clz	r2, r2
   824ba:	f1c2 021f 	rsb	r2, r2, #31
   824be:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   824c2:	4770      	bx	lr

000824c4 <__sprint_r.part.0>:
   824c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824c8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   824ca:	4693      	mov	fp, r2
   824cc:	049c      	lsls	r4, r3, #18
   824ce:	d52f      	bpl.n	82530 <__sprint_r.part.0+0x6c>
   824d0:	6893      	ldr	r3, [r2, #8]
   824d2:	6812      	ldr	r2, [r2, #0]
   824d4:	b353      	cbz	r3, 8252c <__sprint_r.part.0+0x68>
   824d6:	460e      	mov	r6, r1
   824d8:	4607      	mov	r7, r0
   824da:	f102 0908 	add.w	r9, r2, #8
   824de:	e919 0420 	ldmdb	r9, {r5, sl}
   824e2:	ea5f 089a 	movs.w	r8, sl, lsr #2
   824e6:	d017      	beq.n	82518 <__sprint_r.part.0+0x54>
   824e8:	2400      	movs	r4, #0
   824ea:	3d04      	subs	r5, #4
   824ec:	e001      	b.n	824f2 <__sprint_r.part.0+0x2e>
   824ee:	45a0      	cmp	r8, r4
   824f0:	d010      	beq.n	82514 <__sprint_r.part.0+0x50>
   824f2:	4632      	mov	r2, r6
   824f4:	f855 1f04 	ldr.w	r1, [r5, #4]!
   824f8:	4638      	mov	r0, r7
   824fa:	f001 f8b5 	bl	83668 <_fputwc_r>
   824fe:	1c43      	adds	r3, r0, #1
   82500:	f104 0401 	add.w	r4, r4, #1
   82504:	d1f3      	bne.n	824ee <__sprint_r.part.0+0x2a>
   82506:	2300      	movs	r3, #0
   82508:	f8cb 3008 	str.w	r3, [fp, #8]
   8250c:	f8cb 3004 	str.w	r3, [fp, #4]
   82510:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82514:	f8db 3008 	ldr.w	r3, [fp, #8]
   82518:	f02a 0a03 	bic.w	sl, sl, #3
   8251c:	eba3 030a 	sub.w	r3, r3, sl
   82520:	f8cb 3008 	str.w	r3, [fp, #8]
   82524:	f109 0908 	add.w	r9, r9, #8
   82528:	2b00      	cmp	r3, #0
   8252a:	d1d8      	bne.n	824de <__sprint_r.part.0+0x1a>
   8252c:	2000      	movs	r0, #0
   8252e:	e7ea      	b.n	82506 <__sprint_r.part.0+0x42>
   82530:	f001 fa04 	bl	8393c <__sfvwrite_r>
   82534:	2300      	movs	r3, #0
   82536:	f8cb 3008 	str.w	r3, [fp, #8]
   8253a:	f8cb 3004 	str.w	r3, [fp, #4]
   8253e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82542:	bf00      	nop

00082544 <_vfiprintf_r>:
   82544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82548:	b0ad      	sub	sp, #180	; 0xb4
   8254a:	461d      	mov	r5, r3
   8254c:	468b      	mov	fp, r1
   8254e:	4690      	mov	r8, r2
   82550:	9307      	str	r3, [sp, #28]
   82552:	9006      	str	r0, [sp, #24]
   82554:	b118      	cbz	r0, 8255e <_vfiprintf_r+0x1a>
   82556:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82558:	2b00      	cmp	r3, #0
   8255a:	f000 80f3 	beq.w	82744 <_vfiprintf_r+0x200>
   8255e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   82562:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   82566:	07df      	lsls	r7, r3, #31
   82568:	b281      	uxth	r1, r0
   8256a:	d402      	bmi.n	82572 <_vfiprintf_r+0x2e>
   8256c:	058e      	lsls	r6, r1, #22
   8256e:	f140 80fc 	bpl.w	8276a <_vfiprintf_r+0x226>
   82572:	048c      	lsls	r4, r1, #18
   82574:	d40a      	bmi.n	8258c <_vfiprintf_r+0x48>
   82576:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8257a:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   8257e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   82582:	f8ab 100c 	strh.w	r1, [fp, #12]
   82586:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   8258a:	b289      	uxth	r1, r1
   8258c:	0708      	lsls	r0, r1, #28
   8258e:	f140 80b3 	bpl.w	826f8 <_vfiprintf_r+0x1b4>
   82592:	f8db 3010 	ldr.w	r3, [fp, #16]
   82596:	2b00      	cmp	r3, #0
   82598:	f000 80ae 	beq.w	826f8 <_vfiprintf_r+0x1b4>
   8259c:	f001 031a 	and.w	r3, r1, #26
   825a0:	2b0a      	cmp	r3, #10
   825a2:	f000 80b5 	beq.w	82710 <_vfiprintf_r+0x1cc>
   825a6:	2300      	movs	r3, #0
   825a8:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   825ac:	46d1      	mov	r9, sl
   825ae:	930b      	str	r3, [sp, #44]	; 0x2c
   825b0:	9303      	str	r3, [sp, #12]
   825b2:	9311      	str	r3, [sp, #68]	; 0x44
   825b4:	9310      	str	r3, [sp, #64]	; 0x40
   825b6:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   825ba:	f8cd b010 	str.w	fp, [sp, #16]
   825be:	f898 3000 	ldrb.w	r3, [r8]
   825c2:	4644      	mov	r4, r8
   825c4:	b1fb      	cbz	r3, 82606 <_vfiprintf_r+0xc2>
   825c6:	2b25      	cmp	r3, #37	; 0x25
   825c8:	d102      	bne.n	825d0 <_vfiprintf_r+0x8c>
   825ca:	e01c      	b.n	82606 <_vfiprintf_r+0xc2>
   825cc:	2b25      	cmp	r3, #37	; 0x25
   825ce:	d003      	beq.n	825d8 <_vfiprintf_r+0x94>
   825d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   825d4:	2b00      	cmp	r3, #0
   825d6:	d1f9      	bne.n	825cc <_vfiprintf_r+0x88>
   825d8:	eba4 0508 	sub.w	r5, r4, r8
   825dc:	b19d      	cbz	r5, 82606 <_vfiprintf_r+0xc2>
   825de:	9b10      	ldr	r3, [sp, #64]	; 0x40
   825e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   825e2:	3301      	adds	r3, #1
   825e4:	442a      	add	r2, r5
   825e6:	2b07      	cmp	r3, #7
   825e8:	f8c9 8000 	str.w	r8, [r9]
   825ec:	f8c9 5004 	str.w	r5, [r9, #4]
   825f0:	9211      	str	r2, [sp, #68]	; 0x44
   825f2:	9310      	str	r3, [sp, #64]	; 0x40
   825f4:	dd7a      	ble.n	826ec <_vfiprintf_r+0x1a8>
   825f6:	2a00      	cmp	r2, #0
   825f8:	f040 84b5 	bne.w	82f66 <_vfiprintf_r+0xa22>
   825fc:	46d1      	mov	r9, sl
   825fe:	9b03      	ldr	r3, [sp, #12]
   82600:	9210      	str	r2, [sp, #64]	; 0x40
   82602:	442b      	add	r3, r5
   82604:	9303      	str	r3, [sp, #12]
   82606:	7823      	ldrb	r3, [r4, #0]
   82608:	2b00      	cmp	r3, #0
   8260a:	f000 83e5 	beq.w	82dd8 <_vfiprintf_r+0x894>
   8260e:	2000      	movs	r0, #0
   82610:	f04f 0300 	mov.w	r3, #0
   82614:	f104 0801 	add.w	r8, r4, #1
   82618:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   8261c:	7862      	ldrb	r2, [r4, #1]
   8261e:	4606      	mov	r6, r0
   82620:	4605      	mov	r5, r0
   82622:	4603      	mov	r3, r0
   82624:	f04f 34ff 	mov.w	r4, #4294967295
   82628:	f108 0801 	add.w	r8, r8, #1
   8262c:	f1a2 0120 	sub.w	r1, r2, #32
   82630:	2958      	cmp	r1, #88	; 0x58
   82632:	f200 82d9 	bhi.w	82be8 <_vfiprintf_r+0x6a4>
   82636:	e8df f011 	tbh	[pc, r1, lsl #1]
   8263a:	0228      	.short	0x0228
   8263c:	02d702d7 	.word	0x02d702d7
   82640:	02d70230 	.word	0x02d70230
   82644:	02d702d7 	.word	0x02d702d7
   82648:	02d702d7 	.word	0x02d702d7
   8264c:	00a002d7 	.word	0x00a002d7
   82650:	02d70288 	.word	0x02d70288
   82654:	02b800a8 	.word	0x02b800a8
   82658:	01a602d7 	.word	0x01a602d7
   8265c:	01ab01ab 	.word	0x01ab01ab
   82660:	01ab01ab 	.word	0x01ab01ab
   82664:	01ab01ab 	.word	0x01ab01ab
   82668:	01ab01ab 	.word	0x01ab01ab
   8266c:	02d701ab 	.word	0x02d701ab
   82670:	02d702d7 	.word	0x02d702d7
   82674:	02d702d7 	.word	0x02d702d7
   82678:	02d702d7 	.word	0x02d702d7
   8267c:	02d702d7 	.word	0x02d702d7
   82680:	01b902d7 	.word	0x01b902d7
   82684:	02d702d7 	.word	0x02d702d7
   82688:	02d702d7 	.word	0x02d702d7
   8268c:	02d702d7 	.word	0x02d702d7
   82690:	02d702d7 	.word	0x02d702d7
   82694:	02d702d7 	.word	0x02d702d7
   82698:	02d7019e 	.word	0x02d7019e
   8269c:	02d702d7 	.word	0x02d702d7
   826a0:	02d702d7 	.word	0x02d702d7
   826a4:	02d701a2 	.word	0x02d701a2
   826a8:	025a02d7 	.word	0x025a02d7
   826ac:	02d702d7 	.word	0x02d702d7
   826b0:	02d702d7 	.word	0x02d702d7
   826b4:	02d702d7 	.word	0x02d702d7
   826b8:	02d702d7 	.word	0x02d702d7
   826bc:	02d702d7 	.word	0x02d702d7
   826c0:	02220261 	.word	0x02220261
   826c4:	02d702d7 	.word	0x02d702d7
   826c8:	027602d7 	.word	0x027602d7
   826cc:	02d70222 	.word	0x02d70222
   826d0:	027b02d7 	.word	0x027b02d7
   826d4:	01fc02d7 	.word	0x01fc02d7
   826d8:	02100189 	.word	0x02100189
   826dc:	02d702d2 	.word	0x02d702d2
   826e0:	02d70295 	.word	0x02d70295
   826e4:	02d700ad 	.word	0x02d700ad
   826e8:	023502d7 	.word	0x023502d7
   826ec:	f109 0908 	add.w	r9, r9, #8
   826f0:	9b03      	ldr	r3, [sp, #12]
   826f2:	442b      	add	r3, r5
   826f4:	9303      	str	r3, [sp, #12]
   826f6:	e786      	b.n	82606 <_vfiprintf_r+0xc2>
   826f8:	4659      	mov	r1, fp
   826fa:	9806      	ldr	r0, [sp, #24]
   826fc:	f000 fdaa 	bl	83254 <__swsetup_r>
   82700:	bb18      	cbnz	r0, 8274a <_vfiprintf_r+0x206>
   82702:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   82706:	f001 031a 	and.w	r3, r1, #26
   8270a:	2b0a      	cmp	r3, #10
   8270c:	f47f af4b 	bne.w	825a6 <_vfiprintf_r+0x62>
   82710:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   82714:	2b00      	cmp	r3, #0
   82716:	f6ff af46 	blt.w	825a6 <_vfiprintf_r+0x62>
   8271a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8271e:	07db      	lsls	r3, r3, #31
   82720:	d405      	bmi.n	8272e <_vfiprintf_r+0x1ea>
   82722:	058f      	lsls	r7, r1, #22
   82724:	d403      	bmi.n	8272e <_vfiprintf_r+0x1ea>
   82726:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8272a:	f001 fabd 	bl	83ca8 <__retarget_lock_release_recursive>
   8272e:	462b      	mov	r3, r5
   82730:	4642      	mov	r2, r8
   82732:	4659      	mov	r1, fp
   82734:	9806      	ldr	r0, [sp, #24]
   82736:	f000 fd49 	bl	831cc <__sbprintf>
   8273a:	9003      	str	r0, [sp, #12]
   8273c:	9803      	ldr	r0, [sp, #12]
   8273e:	b02d      	add	sp, #180	; 0xb4
   82740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82744:	f000 feee 	bl	83524 <__sinit>
   82748:	e709      	b.n	8255e <_vfiprintf_r+0x1a>
   8274a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8274e:	07d9      	lsls	r1, r3, #31
   82750:	d404      	bmi.n	8275c <_vfiprintf_r+0x218>
   82752:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82756:	059a      	lsls	r2, r3, #22
   82758:	f140 84ae 	bpl.w	830b8 <_vfiprintf_r+0xb74>
   8275c:	f04f 33ff 	mov.w	r3, #4294967295
   82760:	9303      	str	r3, [sp, #12]
   82762:	9803      	ldr	r0, [sp, #12]
   82764:	b02d      	add	sp, #180	; 0xb4
   82766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8276a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8276e:	f001 fa99 	bl	83ca4 <__retarget_lock_acquire_recursive>
   82772:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   82776:	b281      	uxth	r1, r0
   82778:	e6fb      	b.n	82572 <_vfiprintf_r+0x2e>
   8277a:	9907      	ldr	r1, [sp, #28]
   8277c:	460a      	mov	r2, r1
   8277e:	680d      	ldr	r5, [r1, #0]
   82780:	3204      	adds	r2, #4
   82782:	2d00      	cmp	r5, #0
   82784:	9207      	str	r2, [sp, #28]
   82786:	da02      	bge.n	8278e <_vfiprintf_r+0x24a>
   82788:	426d      	negs	r5, r5
   8278a:	f043 0304 	orr.w	r3, r3, #4
   8278e:	f898 2000 	ldrb.w	r2, [r8]
   82792:	e749      	b.n	82628 <_vfiprintf_r+0xe4>
   82794:	9508      	str	r5, [sp, #32]
   82796:	069e      	lsls	r6, r3, #26
   82798:	f100 845a 	bmi.w	83050 <_vfiprintf_r+0xb0c>
   8279c:	9907      	ldr	r1, [sp, #28]
   8279e:	06dd      	lsls	r5, r3, #27
   827a0:	460a      	mov	r2, r1
   827a2:	f100 83ef 	bmi.w	82f84 <_vfiprintf_r+0xa40>
   827a6:	0658      	lsls	r0, r3, #25
   827a8:	f140 83ec 	bpl.w	82f84 <_vfiprintf_r+0xa40>
   827ac:	2700      	movs	r7, #0
   827ae:	2201      	movs	r2, #1
   827b0:	880e      	ldrh	r6, [r1, #0]
   827b2:	3104      	adds	r1, #4
   827b4:	9107      	str	r1, [sp, #28]
   827b6:	f04f 0100 	mov.w	r1, #0
   827ba:	2500      	movs	r5, #0
   827bc:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   827c0:	1c61      	adds	r1, r4, #1
   827c2:	f000 8117 	beq.w	829f4 <_vfiprintf_r+0x4b0>
   827c6:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   827ca:	9102      	str	r1, [sp, #8]
   827cc:	ea56 0107 	orrs.w	r1, r6, r7
   827d0:	f040 8115 	bne.w	829fe <_vfiprintf_r+0x4ba>
   827d4:	2c00      	cmp	r4, #0
   827d6:	f040 835b 	bne.w	82e90 <_vfiprintf_r+0x94c>
   827da:	2a00      	cmp	r2, #0
   827dc:	f040 83b6 	bne.w	82f4c <_vfiprintf_r+0xa08>
   827e0:	f013 0301 	ands.w	r3, r3, #1
   827e4:	9305      	str	r3, [sp, #20]
   827e6:	f000 8455 	beq.w	83094 <_vfiprintf_r+0xb50>
   827ea:	2330      	movs	r3, #48	; 0x30
   827ec:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   827f0:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   827f4:	9b05      	ldr	r3, [sp, #20]
   827f6:	42a3      	cmp	r3, r4
   827f8:	bfb8      	it	lt
   827fa:	4623      	movlt	r3, r4
   827fc:	9301      	str	r3, [sp, #4]
   827fe:	b10d      	cbz	r5, 82804 <_vfiprintf_r+0x2c0>
   82800:	3301      	adds	r3, #1
   82802:	9301      	str	r3, [sp, #4]
   82804:	9b02      	ldr	r3, [sp, #8]
   82806:	f013 0302 	ands.w	r3, r3, #2
   8280a:	9309      	str	r3, [sp, #36]	; 0x24
   8280c:	d002      	beq.n	82814 <_vfiprintf_r+0x2d0>
   8280e:	9b01      	ldr	r3, [sp, #4]
   82810:	3302      	adds	r3, #2
   82812:	9301      	str	r3, [sp, #4]
   82814:	9b02      	ldr	r3, [sp, #8]
   82816:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   8281a:	930a      	str	r3, [sp, #40]	; 0x28
   8281c:	f040 8215 	bne.w	82c4a <_vfiprintf_r+0x706>
   82820:	9b08      	ldr	r3, [sp, #32]
   82822:	9a01      	ldr	r2, [sp, #4]
   82824:	1a9d      	subs	r5, r3, r2
   82826:	2d00      	cmp	r5, #0
   82828:	f340 820f 	ble.w	82c4a <_vfiprintf_r+0x706>
   8282c:	2d10      	cmp	r5, #16
   8282e:	f340 8484 	ble.w	8313a <_vfiprintf_r+0xbf6>
   82832:	9b10      	ldr	r3, [sp, #64]	; 0x40
   82834:	46ce      	mov	lr, r9
   82836:	2710      	movs	r7, #16
   82838:	46a1      	mov	r9, r4
   8283a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8283c:	4ec5      	ldr	r6, [pc, #788]	; (82b54 <_vfiprintf_r+0x610>)
   8283e:	4619      	mov	r1, r3
   82840:	9c06      	ldr	r4, [sp, #24]
   82842:	e007      	b.n	82854 <_vfiprintf_r+0x310>
   82844:	f101 0c02 	add.w	ip, r1, #2
   82848:	4601      	mov	r1, r0
   8284a:	f10e 0e08 	add.w	lr, lr, #8
   8284e:	3d10      	subs	r5, #16
   82850:	2d10      	cmp	r5, #16
   82852:	dd11      	ble.n	82878 <_vfiprintf_r+0x334>
   82854:	1c48      	adds	r0, r1, #1
   82856:	3210      	adds	r2, #16
   82858:	2807      	cmp	r0, #7
   8285a:	9211      	str	r2, [sp, #68]	; 0x44
   8285c:	e88e 00c0 	stmia.w	lr, {r6, r7}
   82860:	9010      	str	r0, [sp, #64]	; 0x40
   82862:	ddef      	ble.n	82844 <_vfiprintf_r+0x300>
   82864:	2a00      	cmp	r2, #0
   82866:	f040 81d9 	bne.w	82c1c <_vfiprintf_r+0x6d8>
   8286a:	3d10      	subs	r5, #16
   8286c:	2d10      	cmp	r5, #16
   8286e:	4611      	mov	r1, r2
   82870:	f04f 0c01 	mov.w	ip, #1
   82874:	46d6      	mov	lr, sl
   82876:	dced      	bgt.n	82854 <_vfiprintf_r+0x310>
   82878:	464c      	mov	r4, r9
   8287a:	4661      	mov	r1, ip
   8287c:	46f1      	mov	r9, lr
   8287e:	442a      	add	r2, r5
   82880:	2907      	cmp	r1, #7
   82882:	9211      	str	r2, [sp, #68]	; 0x44
   82884:	f8c9 6000 	str.w	r6, [r9]
   82888:	f8c9 5004 	str.w	r5, [r9, #4]
   8288c:	9110      	str	r1, [sp, #64]	; 0x40
   8288e:	f300 82eb 	bgt.w	82e68 <_vfiprintf_r+0x924>
   82892:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82896:	f109 0908 	add.w	r9, r9, #8
   8289a:	1c48      	adds	r0, r1, #1
   8289c:	2d00      	cmp	r5, #0
   8289e:	f040 81dc 	bne.w	82c5a <_vfiprintf_r+0x716>
   828a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   828a4:	2b00      	cmp	r3, #0
   828a6:	f000 81f6 	beq.w	82c96 <_vfiprintf_r+0x752>
   828aa:	2102      	movs	r1, #2
   828ac:	ab0e      	add	r3, sp, #56	; 0x38
   828ae:	440a      	add	r2, r1
   828b0:	2807      	cmp	r0, #7
   828b2:	9211      	str	r2, [sp, #68]	; 0x44
   828b4:	9010      	str	r0, [sp, #64]	; 0x40
   828b6:	f8c9 1004 	str.w	r1, [r9, #4]
   828ba:	f8c9 3000 	str.w	r3, [r9]
   828be:	f340 81e6 	ble.w	82c8e <_vfiprintf_r+0x74a>
   828c2:	2a00      	cmp	r2, #0
   828c4:	f040 8395 	bne.w	82ff2 <_vfiprintf_r+0xaae>
   828c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   828ca:	2001      	movs	r0, #1
   828cc:	2b80      	cmp	r3, #128	; 0x80
   828ce:	4611      	mov	r1, r2
   828d0:	46d1      	mov	r9, sl
   828d2:	f040 81e4 	bne.w	82c9e <_vfiprintf_r+0x75a>
   828d6:	9b08      	ldr	r3, [sp, #32]
   828d8:	9d01      	ldr	r5, [sp, #4]
   828da:	1b5e      	subs	r6, r3, r5
   828dc:	2e00      	cmp	r6, #0
   828de:	f340 81de 	ble.w	82c9e <_vfiprintf_r+0x75a>
   828e2:	2e10      	cmp	r6, #16
   828e4:	f340 843c 	ble.w	83160 <_vfiprintf_r+0xc1c>
   828e8:	46cc      	mov	ip, r9
   828ea:	2710      	movs	r7, #16
   828ec:	46a1      	mov	r9, r4
   828ee:	4d9a      	ldr	r5, [pc, #616]	; (82b58 <_vfiprintf_r+0x614>)
   828f0:	9c06      	ldr	r4, [sp, #24]
   828f2:	e007      	b.n	82904 <_vfiprintf_r+0x3c0>
   828f4:	f101 0e02 	add.w	lr, r1, #2
   828f8:	4601      	mov	r1, r0
   828fa:	f10c 0c08 	add.w	ip, ip, #8
   828fe:	3e10      	subs	r6, #16
   82900:	2e10      	cmp	r6, #16
   82902:	dd11      	ble.n	82928 <_vfiprintf_r+0x3e4>
   82904:	1c48      	adds	r0, r1, #1
   82906:	3210      	adds	r2, #16
   82908:	2807      	cmp	r0, #7
   8290a:	9211      	str	r2, [sp, #68]	; 0x44
   8290c:	e88c 00a0 	stmia.w	ip, {r5, r7}
   82910:	9010      	str	r0, [sp, #64]	; 0x40
   82912:	ddef      	ble.n	828f4 <_vfiprintf_r+0x3b0>
   82914:	2a00      	cmp	r2, #0
   82916:	f040 829b 	bne.w	82e50 <_vfiprintf_r+0x90c>
   8291a:	3e10      	subs	r6, #16
   8291c:	2e10      	cmp	r6, #16
   8291e:	f04f 0e01 	mov.w	lr, #1
   82922:	4611      	mov	r1, r2
   82924:	46d4      	mov	ip, sl
   82926:	dced      	bgt.n	82904 <_vfiprintf_r+0x3c0>
   82928:	464c      	mov	r4, r9
   8292a:	46e1      	mov	r9, ip
   8292c:	4432      	add	r2, r6
   8292e:	f1be 0f07 	cmp.w	lr, #7
   82932:	9211      	str	r2, [sp, #68]	; 0x44
   82934:	e889 0060 	stmia.w	r9, {r5, r6}
   82938:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   8293c:	f300 8366 	bgt.w	8300c <_vfiprintf_r+0xac8>
   82940:	f109 0908 	add.w	r9, r9, #8
   82944:	f10e 0001 	add.w	r0, lr, #1
   82948:	4671      	mov	r1, lr
   8294a:	e1a8      	b.n	82c9e <_vfiprintf_r+0x75a>
   8294c:	9508      	str	r5, [sp, #32]
   8294e:	f013 0220 	ands.w	r2, r3, #32
   82952:	f040 8389 	bne.w	83068 <_vfiprintf_r+0xb24>
   82956:	f013 0110 	ands.w	r1, r3, #16
   8295a:	f040 8319 	bne.w	82f90 <_vfiprintf_r+0xa4c>
   8295e:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   82962:	f000 8315 	beq.w	82f90 <_vfiprintf_r+0xa4c>
   82966:	9807      	ldr	r0, [sp, #28]
   82968:	460a      	mov	r2, r1
   8296a:	4601      	mov	r1, r0
   8296c:	3104      	adds	r1, #4
   8296e:	8806      	ldrh	r6, [r0, #0]
   82970:	2700      	movs	r7, #0
   82972:	9107      	str	r1, [sp, #28]
   82974:	e71f      	b.n	827b6 <_vfiprintf_r+0x272>
   82976:	9508      	str	r5, [sp, #32]
   82978:	f043 0310 	orr.w	r3, r3, #16
   8297c:	e7e7      	b.n	8294e <_vfiprintf_r+0x40a>
   8297e:	9508      	str	r5, [sp, #32]
   82980:	f043 0310 	orr.w	r3, r3, #16
   82984:	e707      	b.n	82796 <_vfiprintf_r+0x252>
   82986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8298a:	f898 2000 	ldrb.w	r2, [r8]
   8298e:	e64b      	b.n	82628 <_vfiprintf_r+0xe4>
   82990:	2500      	movs	r5, #0
   82992:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82996:	f818 2b01 	ldrb.w	r2, [r8], #1
   8299a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8299e:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   829a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   829a6:	2909      	cmp	r1, #9
   829a8:	d9f5      	bls.n	82996 <_vfiprintf_r+0x452>
   829aa:	e63f      	b.n	8262c <_vfiprintf_r+0xe8>
   829ac:	9508      	str	r5, [sp, #32]
   829ae:	2800      	cmp	r0, #0
   829b0:	f040 8402 	bne.w	831b8 <_vfiprintf_r+0xc74>
   829b4:	f043 0310 	orr.w	r3, r3, #16
   829b8:	069e      	lsls	r6, r3, #26
   829ba:	f100 833d 	bmi.w	83038 <_vfiprintf_r+0xaf4>
   829be:	9907      	ldr	r1, [sp, #28]
   829c0:	06dd      	lsls	r5, r3, #27
   829c2:	460a      	mov	r2, r1
   829c4:	f100 82f0 	bmi.w	82fa8 <_vfiprintf_r+0xa64>
   829c8:	0658      	lsls	r0, r3, #25
   829ca:	f140 82ed 	bpl.w	82fa8 <_vfiprintf_r+0xa64>
   829ce:	f9b1 6000 	ldrsh.w	r6, [r1]
   829d2:	3204      	adds	r2, #4
   829d4:	17f7      	asrs	r7, r6, #31
   829d6:	4630      	mov	r0, r6
   829d8:	4639      	mov	r1, r7
   829da:	9207      	str	r2, [sp, #28]
   829dc:	2800      	cmp	r0, #0
   829de:	f171 0200 	sbcs.w	r2, r1, #0
   829e2:	f2c0 835a 	blt.w	8309a <_vfiprintf_r+0xb56>
   829e6:	1c61      	adds	r1, r4, #1
   829e8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   829ec:	f04f 0201 	mov.w	r2, #1
   829f0:	f47f aee9 	bne.w	827c6 <_vfiprintf_r+0x282>
   829f4:	ea56 0107 	orrs.w	r1, r6, r7
   829f8:	f000 824b 	beq.w	82e92 <_vfiprintf_r+0x94e>
   829fc:	9302      	str	r3, [sp, #8]
   829fe:	2a01      	cmp	r2, #1
   82a00:	f000 828a 	beq.w	82f18 <_vfiprintf_r+0x9d4>
   82a04:	2a02      	cmp	r2, #2
   82a06:	f040 825a 	bne.w	82ebe <_vfiprintf_r+0x97a>
   82a0a:	46d3      	mov	fp, sl
   82a0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
   82a0e:	0933      	lsrs	r3, r6, #4
   82a10:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   82a14:	0939      	lsrs	r1, r7, #4
   82a16:	f006 020f 	and.w	r2, r6, #15
   82a1a:	460f      	mov	r7, r1
   82a1c:	461e      	mov	r6, r3
   82a1e:	5c83      	ldrb	r3, [r0, r2]
   82a20:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   82a24:	ea56 0307 	orrs.w	r3, r6, r7
   82a28:	d1f1      	bne.n	82a0e <_vfiprintf_r+0x4ca>
   82a2a:	ebaa 030b 	sub.w	r3, sl, fp
   82a2e:	9305      	str	r3, [sp, #20]
   82a30:	e6e0      	b.n	827f4 <_vfiprintf_r+0x2b0>
   82a32:	2800      	cmp	r0, #0
   82a34:	f040 83bd 	bne.w	831b2 <_vfiprintf_r+0xc6e>
   82a38:	0699      	lsls	r1, r3, #26
   82a3a:	f100 8359 	bmi.w	830f0 <_vfiprintf_r+0xbac>
   82a3e:	06da      	lsls	r2, r3, #27
   82a40:	f100 80e5 	bmi.w	82c0e <_vfiprintf_r+0x6ca>
   82a44:	065b      	lsls	r3, r3, #25
   82a46:	f140 80e2 	bpl.w	82c0e <_vfiprintf_r+0x6ca>
   82a4a:	9a07      	ldr	r2, [sp, #28]
   82a4c:	6813      	ldr	r3, [r2, #0]
   82a4e:	3204      	adds	r2, #4
   82a50:	9207      	str	r2, [sp, #28]
   82a52:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   82a56:	801a      	strh	r2, [r3, #0]
   82a58:	e5b1      	b.n	825be <_vfiprintf_r+0x7a>
   82a5a:	2278      	movs	r2, #120	; 0x78
   82a5c:	2130      	movs	r1, #48	; 0x30
   82a5e:	9508      	str	r5, [sp, #32]
   82a60:	9d07      	ldr	r5, [sp, #28]
   82a62:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   82a66:	1d2a      	adds	r2, r5, #4
   82a68:	9207      	str	r2, [sp, #28]
   82a6a:	4a3c      	ldr	r2, [pc, #240]	; (82b5c <_vfiprintf_r+0x618>)
   82a6c:	682e      	ldr	r6, [r5, #0]
   82a6e:	920b      	str	r2, [sp, #44]	; 0x2c
   82a70:	f043 0302 	orr.w	r3, r3, #2
   82a74:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82a78:	2700      	movs	r7, #0
   82a7a:	2202      	movs	r2, #2
   82a7c:	e69b      	b.n	827b6 <_vfiprintf_r+0x272>
   82a7e:	9508      	str	r5, [sp, #32]
   82a80:	2800      	cmp	r0, #0
   82a82:	d099      	beq.n	829b8 <_vfiprintf_r+0x474>
   82a84:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82a88:	e796      	b.n	829b8 <_vfiprintf_r+0x474>
   82a8a:	f898 2000 	ldrb.w	r2, [r8]
   82a8e:	2e00      	cmp	r6, #0
   82a90:	f47f adca 	bne.w	82628 <_vfiprintf_r+0xe4>
   82a94:	2001      	movs	r0, #1
   82a96:	2620      	movs	r6, #32
   82a98:	e5c6      	b.n	82628 <_vfiprintf_r+0xe4>
   82a9a:	f043 0301 	orr.w	r3, r3, #1
   82a9e:	f898 2000 	ldrb.w	r2, [r8]
   82aa2:	e5c1      	b.n	82628 <_vfiprintf_r+0xe4>
   82aa4:	9508      	str	r5, [sp, #32]
   82aa6:	2800      	cmp	r0, #0
   82aa8:	f040 8380 	bne.w	831ac <_vfiprintf_r+0xc68>
   82aac:	492b      	ldr	r1, [pc, #172]	; (82b5c <_vfiprintf_r+0x618>)
   82aae:	910b      	str	r1, [sp, #44]	; 0x2c
   82ab0:	069f      	lsls	r7, r3, #26
   82ab2:	f100 82e5 	bmi.w	83080 <_vfiprintf_r+0xb3c>
   82ab6:	9807      	ldr	r0, [sp, #28]
   82ab8:	06de      	lsls	r6, r3, #27
   82aba:	4601      	mov	r1, r0
   82abc:	f100 826f 	bmi.w	82f9e <_vfiprintf_r+0xa5a>
   82ac0:	065d      	lsls	r5, r3, #25
   82ac2:	f140 826c 	bpl.w	82f9e <_vfiprintf_r+0xa5a>
   82ac6:	2700      	movs	r7, #0
   82ac8:	3104      	adds	r1, #4
   82aca:	8806      	ldrh	r6, [r0, #0]
   82acc:	9107      	str	r1, [sp, #28]
   82ace:	07d8      	lsls	r0, r3, #31
   82ad0:	f140 8220 	bpl.w	82f14 <_vfiprintf_r+0x9d0>
   82ad4:	ea56 0107 	orrs.w	r1, r6, r7
   82ad8:	f000 821c 	beq.w	82f14 <_vfiprintf_r+0x9d0>
   82adc:	2130      	movs	r1, #48	; 0x30
   82ade:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   82ae2:	f043 0302 	orr.w	r3, r3, #2
   82ae6:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82aea:	2202      	movs	r2, #2
   82aec:	e663      	b.n	827b6 <_vfiprintf_r+0x272>
   82aee:	9508      	str	r5, [sp, #32]
   82af0:	2800      	cmp	r0, #0
   82af2:	f040 8355 	bne.w	831a0 <_vfiprintf_r+0xc5c>
   82af6:	491a      	ldr	r1, [pc, #104]	; (82b60 <_vfiprintf_r+0x61c>)
   82af8:	910b      	str	r1, [sp, #44]	; 0x2c
   82afa:	e7d9      	b.n	82ab0 <_vfiprintf_r+0x56c>
   82afc:	2201      	movs	r2, #1
   82afe:	9807      	ldr	r0, [sp, #28]
   82b00:	4611      	mov	r1, r2
   82b02:	9201      	str	r2, [sp, #4]
   82b04:	6802      	ldr	r2, [r0, #0]
   82b06:	f04f 0400 	mov.w	r4, #0
   82b0a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82b0e:	4602      	mov	r2, r0
   82b10:	3204      	adds	r2, #4
   82b12:	9508      	str	r5, [sp, #32]
   82b14:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   82b18:	9105      	str	r1, [sp, #20]
   82b1a:	9207      	str	r2, [sp, #28]
   82b1c:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   82b20:	9302      	str	r3, [sp, #8]
   82b22:	2400      	movs	r4, #0
   82b24:	e66e      	b.n	82804 <_vfiprintf_r+0x2c0>
   82b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82b2a:	f898 2000 	ldrb.w	r2, [r8]
   82b2e:	e57b      	b.n	82628 <_vfiprintf_r+0xe4>
   82b30:	f898 2000 	ldrb.w	r2, [r8]
   82b34:	2a6c      	cmp	r2, #108	; 0x6c
   82b36:	bf03      	ittte	eq
   82b38:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   82b3c:	f043 0320 	orreq.w	r3, r3, #32
   82b40:	f108 0801 	addeq.w	r8, r8, #1
   82b44:	f043 0310 	orrne.w	r3, r3, #16
   82b48:	e56e      	b.n	82628 <_vfiprintf_r+0xe4>
   82b4a:	f898 2000 	ldrb.w	r2, [r8]
   82b4e:	2001      	movs	r0, #1
   82b50:	262b      	movs	r6, #43	; 0x2b
   82b52:	e569      	b.n	82628 <_vfiprintf_r+0xe4>
   82b54:	0008517c 	.word	0x0008517c
   82b58:	0008518c 	.word	0x0008518c
   82b5c:	00085160 	.word	0x00085160
   82b60:	0008514c 	.word	0x0008514c
   82b64:	f04f 0200 	mov.w	r2, #0
   82b68:	9907      	ldr	r1, [sp, #28]
   82b6a:	9508      	str	r5, [sp, #32]
   82b6c:	f8d1 b000 	ldr.w	fp, [r1]
   82b70:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82b74:	1d0d      	adds	r5, r1, #4
   82b76:	f1bb 0f00 	cmp.w	fp, #0
   82b7a:	f000 82e4 	beq.w	83146 <_vfiprintf_r+0xc02>
   82b7e:	1c67      	adds	r7, r4, #1
   82b80:	f000 82c3 	beq.w	8310a <_vfiprintf_r+0xbc6>
   82b84:	4622      	mov	r2, r4
   82b86:	2100      	movs	r1, #0
   82b88:	4658      	mov	r0, fp
   82b8a:	9301      	str	r3, [sp, #4]
   82b8c:	f001 fbc6 	bl	8431c <memchr>
   82b90:	9b01      	ldr	r3, [sp, #4]
   82b92:	2800      	cmp	r0, #0
   82b94:	f000 82e8 	beq.w	83168 <_vfiprintf_r+0xc24>
   82b98:	eba0 020b 	sub.w	r2, r0, fp
   82b9c:	9507      	str	r5, [sp, #28]
   82b9e:	9205      	str	r2, [sp, #20]
   82ba0:	9302      	str	r3, [sp, #8]
   82ba2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82ba6:	2400      	movs	r4, #0
   82ba8:	e624      	b.n	827f4 <_vfiprintf_r+0x2b0>
   82baa:	f898 2000 	ldrb.w	r2, [r8]
   82bae:	f108 0701 	add.w	r7, r8, #1
   82bb2:	2a2a      	cmp	r2, #42	; 0x2a
   82bb4:	f000 82e9 	beq.w	8318a <_vfiprintf_r+0xc46>
   82bb8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82bbc:	2909      	cmp	r1, #9
   82bbe:	46b8      	mov	r8, r7
   82bc0:	f04f 0400 	mov.w	r4, #0
   82bc4:	f63f ad32 	bhi.w	8262c <_vfiprintf_r+0xe8>
   82bc8:	f818 2b01 	ldrb.w	r2, [r8], #1
   82bcc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   82bd0:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   82bd4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82bd8:	2909      	cmp	r1, #9
   82bda:	d9f5      	bls.n	82bc8 <_vfiprintf_r+0x684>
   82bdc:	e526      	b.n	8262c <_vfiprintf_r+0xe8>
   82bde:	f043 0320 	orr.w	r3, r3, #32
   82be2:	f898 2000 	ldrb.w	r2, [r8]
   82be6:	e51f      	b.n	82628 <_vfiprintf_r+0xe4>
   82be8:	9508      	str	r5, [sp, #32]
   82bea:	2800      	cmp	r0, #0
   82bec:	f040 82db 	bne.w	831a6 <_vfiprintf_r+0xc62>
   82bf0:	2a00      	cmp	r2, #0
   82bf2:	f000 80f1 	beq.w	82dd8 <_vfiprintf_r+0x894>
   82bf6:	2101      	movs	r1, #1
   82bf8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82bfc:	f04f 0200 	mov.w	r2, #0
   82c00:	9101      	str	r1, [sp, #4]
   82c02:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82c06:	9105      	str	r1, [sp, #20]
   82c08:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   82c0c:	e788      	b.n	82b20 <_vfiprintf_r+0x5dc>
   82c0e:	9a07      	ldr	r2, [sp, #28]
   82c10:	6813      	ldr	r3, [r2, #0]
   82c12:	3204      	adds	r2, #4
   82c14:	9207      	str	r2, [sp, #28]
   82c16:	9a03      	ldr	r2, [sp, #12]
   82c18:	601a      	str	r2, [r3, #0]
   82c1a:	e4d0      	b.n	825be <_vfiprintf_r+0x7a>
   82c1c:	aa0f      	add	r2, sp, #60	; 0x3c
   82c1e:	9904      	ldr	r1, [sp, #16]
   82c20:	4620      	mov	r0, r4
   82c22:	f7ff fc4f 	bl	824c4 <__sprint_r.part.0>
   82c26:	2800      	cmp	r0, #0
   82c28:	f040 8143 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   82c2c:	9910      	ldr	r1, [sp, #64]	; 0x40
   82c2e:	46d6      	mov	lr, sl
   82c30:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c32:	f101 0c01 	add.w	ip, r1, #1
   82c36:	e60a      	b.n	8284e <_vfiprintf_r+0x30a>
   82c38:	aa0f      	add	r2, sp, #60	; 0x3c
   82c3a:	9904      	ldr	r1, [sp, #16]
   82c3c:	9806      	ldr	r0, [sp, #24]
   82c3e:	f7ff fc41 	bl	824c4 <__sprint_r.part.0>
   82c42:	2800      	cmp	r0, #0
   82c44:	f040 8135 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   82c48:	46d1      	mov	r9, sl
   82c4a:	9910      	ldr	r1, [sp, #64]	; 0x40
   82c4c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82c50:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c52:	1c48      	adds	r0, r1, #1
   82c54:	2d00      	cmp	r5, #0
   82c56:	f43f ae24 	beq.w	828a2 <_vfiprintf_r+0x35e>
   82c5a:	2101      	movs	r1, #1
   82c5c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   82c60:	440a      	add	r2, r1
   82c62:	2807      	cmp	r0, #7
   82c64:	9211      	str	r2, [sp, #68]	; 0x44
   82c66:	9010      	str	r0, [sp, #64]	; 0x40
   82c68:	f8c9 1004 	str.w	r1, [r9, #4]
   82c6c:	f8c9 5000 	str.w	r5, [r9]
   82c70:	f340 8109 	ble.w	82e86 <_vfiprintf_r+0x942>
   82c74:	2a00      	cmp	r2, #0
   82c76:	f040 81af 	bne.w	82fd8 <_vfiprintf_r+0xa94>
   82c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82c7c:	2b00      	cmp	r3, #0
   82c7e:	f43f ae23 	beq.w	828c8 <_vfiprintf_r+0x384>
   82c82:	2202      	movs	r2, #2
   82c84:	4608      	mov	r0, r1
   82c86:	46d1      	mov	r9, sl
   82c88:	ab0e      	add	r3, sp, #56	; 0x38
   82c8a:	921d      	str	r2, [sp, #116]	; 0x74
   82c8c:	931c      	str	r3, [sp, #112]	; 0x70
   82c8e:	4601      	mov	r1, r0
   82c90:	f109 0908 	add.w	r9, r9, #8
   82c94:	3001      	adds	r0, #1
   82c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82c98:	2b80      	cmp	r3, #128	; 0x80
   82c9a:	f43f ae1c 	beq.w	828d6 <_vfiprintf_r+0x392>
   82c9e:	9b05      	ldr	r3, [sp, #20]
   82ca0:	1ae4      	subs	r4, r4, r3
   82ca2:	2c00      	cmp	r4, #0
   82ca4:	dd2f      	ble.n	82d06 <_vfiprintf_r+0x7c2>
   82ca6:	2c10      	cmp	r4, #16
   82ca8:	f340 8220 	ble.w	830ec <_vfiprintf_r+0xba8>
   82cac:	46ce      	mov	lr, r9
   82cae:	2610      	movs	r6, #16
   82cb0:	4db2      	ldr	r5, [pc, #712]	; (82f7c <_vfiprintf_r+0xa38>)
   82cb2:	9f06      	ldr	r7, [sp, #24]
   82cb4:	f8dd 9010 	ldr.w	r9, [sp, #16]
   82cb8:	e006      	b.n	82cc8 <_vfiprintf_r+0x784>
   82cba:	1c88      	adds	r0, r1, #2
   82cbc:	4619      	mov	r1, r3
   82cbe:	f10e 0e08 	add.w	lr, lr, #8
   82cc2:	3c10      	subs	r4, #16
   82cc4:	2c10      	cmp	r4, #16
   82cc6:	dd10      	ble.n	82cea <_vfiprintf_r+0x7a6>
   82cc8:	1c4b      	adds	r3, r1, #1
   82cca:	3210      	adds	r2, #16
   82ccc:	2b07      	cmp	r3, #7
   82cce:	9211      	str	r2, [sp, #68]	; 0x44
   82cd0:	e88e 0060 	stmia.w	lr, {r5, r6}
   82cd4:	9310      	str	r3, [sp, #64]	; 0x40
   82cd6:	ddf0      	ble.n	82cba <_vfiprintf_r+0x776>
   82cd8:	2a00      	cmp	r2, #0
   82cda:	d165      	bne.n	82da8 <_vfiprintf_r+0x864>
   82cdc:	3c10      	subs	r4, #16
   82cde:	2c10      	cmp	r4, #16
   82ce0:	f04f 0001 	mov.w	r0, #1
   82ce4:	4611      	mov	r1, r2
   82ce6:	46d6      	mov	lr, sl
   82ce8:	dcee      	bgt.n	82cc8 <_vfiprintf_r+0x784>
   82cea:	46f1      	mov	r9, lr
   82cec:	4422      	add	r2, r4
   82cee:	2807      	cmp	r0, #7
   82cf0:	9211      	str	r2, [sp, #68]	; 0x44
   82cf2:	f8c9 5000 	str.w	r5, [r9]
   82cf6:	f8c9 4004 	str.w	r4, [r9, #4]
   82cfa:	9010      	str	r0, [sp, #64]	; 0x40
   82cfc:	f300 8085 	bgt.w	82e0a <_vfiprintf_r+0x8c6>
   82d00:	f109 0908 	add.w	r9, r9, #8
   82d04:	3001      	adds	r0, #1
   82d06:	9905      	ldr	r1, [sp, #20]
   82d08:	2807      	cmp	r0, #7
   82d0a:	440a      	add	r2, r1
   82d0c:	9211      	str	r2, [sp, #68]	; 0x44
   82d0e:	f8c9 b000 	str.w	fp, [r9]
   82d12:	f8c9 1004 	str.w	r1, [r9, #4]
   82d16:	9010      	str	r0, [sp, #64]	; 0x40
   82d18:	f340 8082 	ble.w	82e20 <_vfiprintf_r+0x8dc>
   82d1c:	2a00      	cmp	r2, #0
   82d1e:	f040 8118 	bne.w	82f52 <_vfiprintf_r+0xa0e>
   82d22:	9b02      	ldr	r3, [sp, #8]
   82d24:	9210      	str	r2, [sp, #64]	; 0x40
   82d26:	0758      	lsls	r0, r3, #29
   82d28:	d535      	bpl.n	82d96 <_vfiprintf_r+0x852>
   82d2a:	9b08      	ldr	r3, [sp, #32]
   82d2c:	9901      	ldr	r1, [sp, #4]
   82d2e:	1a5c      	subs	r4, r3, r1
   82d30:	2c00      	cmp	r4, #0
   82d32:	f340 80e7 	ble.w	82f04 <_vfiprintf_r+0x9c0>
   82d36:	46d1      	mov	r9, sl
   82d38:	2c10      	cmp	r4, #16
   82d3a:	f340 820d 	ble.w	83158 <_vfiprintf_r+0xc14>
   82d3e:	2510      	movs	r5, #16
   82d40:	9910      	ldr	r1, [sp, #64]	; 0x40
   82d42:	4e8f      	ldr	r6, [pc, #572]	; (82f80 <_vfiprintf_r+0xa3c>)
   82d44:	9f06      	ldr	r7, [sp, #24]
   82d46:	f8dd b010 	ldr.w	fp, [sp, #16]
   82d4a:	e006      	b.n	82d5a <_vfiprintf_r+0x816>
   82d4c:	1c88      	adds	r0, r1, #2
   82d4e:	4619      	mov	r1, r3
   82d50:	f109 0908 	add.w	r9, r9, #8
   82d54:	3c10      	subs	r4, #16
   82d56:	2c10      	cmp	r4, #16
   82d58:	dd11      	ble.n	82d7e <_vfiprintf_r+0x83a>
   82d5a:	1c4b      	adds	r3, r1, #1
   82d5c:	3210      	adds	r2, #16
   82d5e:	2b07      	cmp	r3, #7
   82d60:	9211      	str	r2, [sp, #68]	; 0x44
   82d62:	f8c9 6000 	str.w	r6, [r9]
   82d66:	f8c9 5004 	str.w	r5, [r9, #4]
   82d6a:	9310      	str	r3, [sp, #64]	; 0x40
   82d6c:	ddee      	ble.n	82d4c <_vfiprintf_r+0x808>
   82d6e:	bb42      	cbnz	r2, 82dc2 <_vfiprintf_r+0x87e>
   82d70:	3c10      	subs	r4, #16
   82d72:	2c10      	cmp	r4, #16
   82d74:	f04f 0001 	mov.w	r0, #1
   82d78:	4611      	mov	r1, r2
   82d7a:	46d1      	mov	r9, sl
   82d7c:	dced      	bgt.n	82d5a <_vfiprintf_r+0x816>
   82d7e:	4422      	add	r2, r4
   82d80:	2807      	cmp	r0, #7
   82d82:	9211      	str	r2, [sp, #68]	; 0x44
   82d84:	f8c9 6000 	str.w	r6, [r9]
   82d88:	f8c9 4004 	str.w	r4, [r9, #4]
   82d8c:	9010      	str	r0, [sp, #64]	; 0x40
   82d8e:	dd51      	ble.n	82e34 <_vfiprintf_r+0x8f0>
   82d90:	2a00      	cmp	r2, #0
   82d92:	f040 819a 	bne.w	830ca <_vfiprintf_r+0xb86>
   82d96:	9b03      	ldr	r3, [sp, #12]
   82d98:	9a08      	ldr	r2, [sp, #32]
   82d9a:	9901      	ldr	r1, [sp, #4]
   82d9c:	428a      	cmp	r2, r1
   82d9e:	bfac      	ite	ge
   82da0:	189b      	addge	r3, r3, r2
   82da2:	185b      	addlt	r3, r3, r1
   82da4:	9303      	str	r3, [sp, #12]
   82da6:	e04e      	b.n	82e46 <_vfiprintf_r+0x902>
   82da8:	aa0f      	add	r2, sp, #60	; 0x3c
   82daa:	4649      	mov	r1, r9
   82dac:	4638      	mov	r0, r7
   82dae:	f7ff fb89 	bl	824c4 <__sprint_r.part.0>
   82db2:	2800      	cmp	r0, #0
   82db4:	f040 813e 	bne.w	83034 <_vfiprintf_r+0xaf0>
   82db8:	9910      	ldr	r1, [sp, #64]	; 0x40
   82dba:	46d6      	mov	lr, sl
   82dbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82dbe:	1c48      	adds	r0, r1, #1
   82dc0:	e77f      	b.n	82cc2 <_vfiprintf_r+0x77e>
   82dc2:	aa0f      	add	r2, sp, #60	; 0x3c
   82dc4:	4659      	mov	r1, fp
   82dc6:	4638      	mov	r0, r7
   82dc8:	f7ff fb7c 	bl	824c4 <__sprint_r.part.0>
   82dcc:	b960      	cbnz	r0, 82de8 <_vfiprintf_r+0x8a4>
   82dce:	9910      	ldr	r1, [sp, #64]	; 0x40
   82dd0:	46d1      	mov	r9, sl
   82dd2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82dd4:	1c48      	adds	r0, r1, #1
   82dd6:	e7bd      	b.n	82d54 <_vfiprintf_r+0x810>
   82dd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   82dda:	f8dd b010 	ldr.w	fp, [sp, #16]
   82dde:	2b00      	cmp	r3, #0
   82de0:	f040 81ca 	bne.w	83178 <_vfiprintf_r+0xc34>
   82de4:	2300      	movs	r3, #0
   82de6:	9310      	str	r3, [sp, #64]	; 0x40
   82de8:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   82dec:	f013 0f01 	tst.w	r3, #1
   82df0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82df4:	d102      	bne.n	82dfc <_vfiprintf_r+0x8b8>
   82df6:	059a      	lsls	r2, r3, #22
   82df8:	f140 80dd 	bpl.w	82fb6 <_vfiprintf_r+0xa72>
   82dfc:	065b      	lsls	r3, r3, #25
   82dfe:	f53f acad 	bmi.w	8275c <_vfiprintf_r+0x218>
   82e02:	9803      	ldr	r0, [sp, #12]
   82e04:	b02d      	add	sp, #180	; 0xb4
   82e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e0a:	2a00      	cmp	r2, #0
   82e0c:	f040 8105 	bne.w	8301a <_vfiprintf_r+0xad6>
   82e10:	2301      	movs	r3, #1
   82e12:	46d1      	mov	r9, sl
   82e14:	9a05      	ldr	r2, [sp, #20]
   82e16:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   82e1a:	921d      	str	r2, [sp, #116]	; 0x74
   82e1c:	9211      	str	r2, [sp, #68]	; 0x44
   82e1e:	9310      	str	r3, [sp, #64]	; 0x40
   82e20:	f109 0908 	add.w	r9, r9, #8
   82e24:	9b02      	ldr	r3, [sp, #8]
   82e26:	0759      	lsls	r1, r3, #29
   82e28:	d504      	bpl.n	82e34 <_vfiprintf_r+0x8f0>
   82e2a:	9b08      	ldr	r3, [sp, #32]
   82e2c:	9901      	ldr	r1, [sp, #4]
   82e2e:	1a5c      	subs	r4, r3, r1
   82e30:	2c00      	cmp	r4, #0
   82e32:	dc81      	bgt.n	82d38 <_vfiprintf_r+0x7f4>
   82e34:	9b03      	ldr	r3, [sp, #12]
   82e36:	9908      	ldr	r1, [sp, #32]
   82e38:	9801      	ldr	r0, [sp, #4]
   82e3a:	4281      	cmp	r1, r0
   82e3c:	bfac      	ite	ge
   82e3e:	185b      	addge	r3, r3, r1
   82e40:	181b      	addlt	r3, r3, r0
   82e42:	9303      	str	r3, [sp, #12]
   82e44:	bb72      	cbnz	r2, 82ea4 <_vfiprintf_r+0x960>
   82e46:	2300      	movs	r3, #0
   82e48:	46d1      	mov	r9, sl
   82e4a:	9310      	str	r3, [sp, #64]	; 0x40
   82e4c:	f7ff bbb7 	b.w	825be <_vfiprintf_r+0x7a>
   82e50:	aa0f      	add	r2, sp, #60	; 0x3c
   82e52:	9904      	ldr	r1, [sp, #16]
   82e54:	4620      	mov	r0, r4
   82e56:	f7ff fb35 	bl	824c4 <__sprint_r.part.0>
   82e5a:	bb50      	cbnz	r0, 82eb2 <_vfiprintf_r+0x96e>
   82e5c:	9910      	ldr	r1, [sp, #64]	; 0x40
   82e5e:	46d4      	mov	ip, sl
   82e60:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82e62:	f101 0e01 	add.w	lr, r1, #1
   82e66:	e54a      	b.n	828fe <_vfiprintf_r+0x3ba>
   82e68:	2a00      	cmp	r2, #0
   82e6a:	f47f aee5 	bne.w	82c38 <_vfiprintf_r+0x6f4>
   82e6e:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   82e72:	2900      	cmp	r1, #0
   82e74:	f000 811a 	beq.w	830ac <_vfiprintf_r+0xb68>
   82e78:	2201      	movs	r2, #1
   82e7a:	46d1      	mov	r9, sl
   82e7c:	4610      	mov	r0, r2
   82e7e:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   82e82:	921d      	str	r2, [sp, #116]	; 0x74
   82e84:	911c      	str	r1, [sp, #112]	; 0x70
   82e86:	4601      	mov	r1, r0
   82e88:	f109 0908 	add.w	r9, r9, #8
   82e8c:	3001      	adds	r0, #1
   82e8e:	e508      	b.n	828a2 <_vfiprintf_r+0x35e>
   82e90:	9b02      	ldr	r3, [sp, #8]
   82e92:	2a01      	cmp	r2, #1
   82e94:	f000 8097 	beq.w	82fc6 <_vfiprintf_r+0xa82>
   82e98:	2a02      	cmp	r2, #2
   82e9a:	d10d      	bne.n	82eb8 <_vfiprintf_r+0x974>
   82e9c:	9302      	str	r3, [sp, #8]
   82e9e:	2600      	movs	r6, #0
   82ea0:	2700      	movs	r7, #0
   82ea2:	e5b2      	b.n	82a0a <_vfiprintf_r+0x4c6>
   82ea4:	aa0f      	add	r2, sp, #60	; 0x3c
   82ea6:	9904      	ldr	r1, [sp, #16]
   82ea8:	9806      	ldr	r0, [sp, #24]
   82eaa:	f7ff fb0b 	bl	824c4 <__sprint_r.part.0>
   82eae:	2800      	cmp	r0, #0
   82eb0:	d0c9      	beq.n	82e46 <_vfiprintf_r+0x902>
   82eb2:	f8dd b010 	ldr.w	fp, [sp, #16]
   82eb6:	e797      	b.n	82de8 <_vfiprintf_r+0x8a4>
   82eb8:	2600      	movs	r6, #0
   82eba:	2700      	movs	r7, #0
   82ebc:	9302      	str	r3, [sp, #8]
   82ebe:	4651      	mov	r1, sl
   82ec0:	e000      	b.n	82ec4 <_vfiprintf_r+0x980>
   82ec2:	4659      	mov	r1, fp
   82ec4:	08f2      	lsrs	r2, r6, #3
   82ec6:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   82eca:	08f8      	lsrs	r0, r7, #3
   82ecc:	f006 0307 	and.w	r3, r6, #7
   82ed0:	4607      	mov	r7, r0
   82ed2:	4616      	mov	r6, r2
   82ed4:	3330      	adds	r3, #48	; 0x30
   82ed6:	ea56 0207 	orrs.w	r2, r6, r7
   82eda:	f801 3c01 	strb.w	r3, [r1, #-1]
   82ede:	f101 3bff 	add.w	fp, r1, #4294967295
   82ee2:	d1ee      	bne.n	82ec2 <_vfiprintf_r+0x97e>
   82ee4:	9a02      	ldr	r2, [sp, #8]
   82ee6:	07d6      	lsls	r6, r2, #31
   82ee8:	f57f ad9f 	bpl.w	82a2a <_vfiprintf_r+0x4e6>
   82eec:	2b30      	cmp	r3, #48	; 0x30
   82eee:	f43f ad9c 	beq.w	82a2a <_vfiprintf_r+0x4e6>
   82ef2:	2330      	movs	r3, #48	; 0x30
   82ef4:	3902      	subs	r1, #2
   82ef6:	f80b 3c01 	strb.w	r3, [fp, #-1]
   82efa:	ebaa 0301 	sub.w	r3, sl, r1
   82efe:	9305      	str	r3, [sp, #20]
   82f00:	468b      	mov	fp, r1
   82f02:	e477      	b.n	827f4 <_vfiprintf_r+0x2b0>
   82f04:	9b03      	ldr	r3, [sp, #12]
   82f06:	9a08      	ldr	r2, [sp, #32]
   82f08:	428a      	cmp	r2, r1
   82f0a:	bfac      	ite	ge
   82f0c:	189b      	addge	r3, r3, r2
   82f0e:	185b      	addlt	r3, r3, r1
   82f10:	9303      	str	r3, [sp, #12]
   82f12:	e798      	b.n	82e46 <_vfiprintf_r+0x902>
   82f14:	2202      	movs	r2, #2
   82f16:	e44e      	b.n	827b6 <_vfiprintf_r+0x272>
   82f18:	2f00      	cmp	r7, #0
   82f1a:	bf08      	it	eq
   82f1c:	2e0a      	cmpeq	r6, #10
   82f1e:	d351      	bcc.n	82fc4 <_vfiprintf_r+0xa80>
   82f20:	46d3      	mov	fp, sl
   82f22:	4630      	mov	r0, r6
   82f24:	4639      	mov	r1, r7
   82f26:	220a      	movs	r2, #10
   82f28:	2300      	movs	r3, #0
   82f2a:	f001 fe85 	bl	84c38 <__aeabi_uldivmod>
   82f2e:	3230      	adds	r2, #48	; 0x30
   82f30:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82f34:	4630      	mov	r0, r6
   82f36:	4639      	mov	r1, r7
   82f38:	2300      	movs	r3, #0
   82f3a:	220a      	movs	r2, #10
   82f3c:	f001 fe7c 	bl	84c38 <__aeabi_uldivmod>
   82f40:	4606      	mov	r6, r0
   82f42:	460f      	mov	r7, r1
   82f44:	ea56 0307 	orrs.w	r3, r6, r7
   82f48:	d1eb      	bne.n	82f22 <_vfiprintf_r+0x9de>
   82f4a:	e56e      	b.n	82a2a <_vfiprintf_r+0x4e6>
   82f4c:	9405      	str	r4, [sp, #20]
   82f4e:	46d3      	mov	fp, sl
   82f50:	e450      	b.n	827f4 <_vfiprintf_r+0x2b0>
   82f52:	aa0f      	add	r2, sp, #60	; 0x3c
   82f54:	9904      	ldr	r1, [sp, #16]
   82f56:	9806      	ldr	r0, [sp, #24]
   82f58:	f7ff fab4 	bl	824c4 <__sprint_r.part.0>
   82f5c:	2800      	cmp	r0, #0
   82f5e:	d1a8      	bne.n	82eb2 <_vfiprintf_r+0x96e>
   82f60:	46d1      	mov	r9, sl
   82f62:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82f64:	e75e      	b.n	82e24 <_vfiprintf_r+0x8e0>
   82f66:	aa0f      	add	r2, sp, #60	; 0x3c
   82f68:	9904      	ldr	r1, [sp, #16]
   82f6a:	9806      	ldr	r0, [sp, #24]
   82f6c:	f7ff faaa 	bl	824c4 <__sprint_r.part.0>
   82f70:	2800      	cmp	r0, #0
   82f72:	d19e      	bne.n	82eb2 <_vfiprintf_r+0x96e>
   82f74:	46d1      	mov	r9, sl
   82f76:	f7ff bbbb 	b.w	826f0 <_vfiprintf_r+0x1ac>
   82f7a:	bf00      	nop
   82f7c:	0008518c 	.word	0x0008518c
   82f80:	0008517c 	.word	0x0008517c
   82f84:	3104      	adds	r1, #4
   82f86:	6816      	ldr	r6, [r2, #0]
   82f88:	2700      	movs	r7, #0
   82f8a:	2201      	movs	r2, #1
   82f8c:	9107      	str	r1, [sp, #28]
   82f8e:	e412      	b.n	827b6 <_vfiprintf_r+0x272>
   82f90:	9807      	ldr	r0, [sp, #28]
   82f92:	2700      	movs	r7, #0
   82f94:	4601      	mov	r1, r0
   82f96:	3104      	adds	r1, #4
   82f98:	6806      	ldr	r6, [r0, #0]
   82f9a:	9107      	str	r1, [sp, #28]
   82f9c:	e40b      	b.n	827b6 <_vfiprintf_r+0x272>
   82f9e:	680e      	ldr	r6, [r1, #0]
   82fa0:	3104      	adds	r1, #4
   82fa2:	9107      	str	r1, [sp, #28]
   82fa4:	2700      	movs	r7, #0
   82fa6:	e592      	b.n	82ace <_vfiprintf_r+0x58a>
   82fa8:	6816      	ldr	r6, [r2, #0]
   82faa:	3204      	adds	r2, #4
   82fac:	17f7      	asrs	r7, r6, #31
   82fae:	9207      	str	r2, [sp, #28]
   82fb0:	4630      	mov	r0, r6
   82fb2:	4639      	mov	r1, r7
   82fb4:	e512      	b.n	829dc <_vfiprintf_r+0x498>
   82fb6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82fba:	f000 fe75 	bl	83ca8 <__retarget_lock_release_recursive>
   82fbe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82fc2:	e71b      	b.n	82dfc <_vfiprintf_r+0x8b8>
   82fc4:	9b02      	ldr	r3, [sp, #8]
   82fc6:	9302      	str	r3, [sp, #8]
   82fc8:	2301      	movs	r3, #1
   82fca:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   82fce:	3630      	adds	r6, #48	; 0x30
   82fd0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   82fd4:	9305      	str	r3, [sp, #20]
   82fd6:	e40d      	b.n	827f4 <_vfiprintf_r+0x2b0>
   82fd8:	aa0f      	add	r2, sp, #60	; 0x3c
   82fda:	9904      	ldr	r1, [sp, #16]
   82fdc:	9806      	ldr	r0, [sp, #24]
   82fde:	f7ff fa71 	bl	824c4 <__sprint_r.part.0>
   82fe2:	2800      	cmp	r0, #0
   82fe4:	f47f af65 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   82fe8:	9910      	ldr	r1, [sp, #64]	; 0x40
   82fea:	46d1      	mov	r9, sl
   82fec:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82fee:	1c48      	adds	r0, r1, #1
   82ff0:	e457      	b.n	828a2 <_vfiprintf_r+0x35e>
   82ff2:	aa0f      	add	r2, sp, #60	; 0x3c
   82ff4:	9904      	ldr	r1, [sp, #16]
   82ff6:	9806      	ldr	r0, [sp, #24]
   82ff8:	f7ff fa64 	bl	824c4 <__sprint_r.part.0>
   82ffc:	2800      	cmp	r0, #0
   82ffe:	f47f af58 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   83002:	9910      	ldr	r1, [sp, #64]	; 0x40
   83004:	46d1      	mov	r9, sl
   83006:	9a11      	ldr	r2, [sp, #68]	; 0x44
   83008:	1c48      	adds	r0, r1, #1
   8300a:	e644      	b.n	82c96 <_vfiprintf_r+0x752>
   8300c:	2a00      	cmp	r2, #0
   8300e:	f040 8087 	bne.w	83120 <_vfiprintf_r+0xbdc>
   83012:	2001      	movs	r0, #1
   83014:	4611      	mov	r1, r2
   83016:	46d1      	mov	r9, sl
   83018:	e641      	b.n	82c9e <_vfiprintf_r+0x75a>
   8301a:	aa0f      	add	r2, sp, #60	; 0x3c
   8301c:	9904      	ldr	r1, [sp, #16]
   8301e:	9806      	ldr	r0, [sp, #24]
   83020:	f7ff fa50 	bl	824c4 <__sprint_r.part.0>
   83024:	2800      	cmp	r0, #0
   83026:	f47f af44 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   8302a:	9810      	ldr	r0, [sp, #64]	; 0x40
   8302c:	46d1      	mov	r9, sl
   8302e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   83030:	3001      	adds	r0, #1
   83032:	e668      	b.n	82d06 <_vfiprintf_r+0x7c2>
   83034:	46cb      	mov	fp, r9
   83036:	e6d7      	b.n	82de8 <_vfiprintf_r+0x8a4>
   83038:	9d07      	ldr	r5, [sp, #28]
   8303a:	3507      	adds	r5, #7
   8303c:	f025 0507 	bic.w	r5, r5, #7
   83040:	f105 0208 	add.w	r2, r5, #8
   83044:	e9d5 0100 	ldrd	r0, r1, [r5]
   83048:	9207      	str	r2, [sp, #28]
   8304a:	4606      	mov	r6, r0
   8304c:	460f      	mov	r7, r1
   8304e:	e4c5      	b.n	829dc <_vfiprintf_r+0x498>
   83050:	9d07      	ldr	r5, [sp, #28]
   83052:	3507      	adds	r5, #7
   83054:	f025 0207 	bic.w	r2, r5, #7
   83058:	f102 0108 	add.w	r1, r2, #8
   8305c:	e9d2 6700 	ldrd	r6, r7, [r2]
   83060:	9107      	str	r1, [sp, #28]
   83062:	2201      	movs	r2, #1
   83064:	f7ff bba7 	b.w	827b6 <_vfiprintf_r+0x272>
   83068:	9d07      	ldr	r5, [sp, #28]
   8306a:	3507      	adds	r5, #7
   8306c:	f025 0207 	bic.w	r2, r5, #7
   83070:	f102 0108 	add.w	r1, r2, #8
   83074:	e9d2 6700 	ldrd	r6, r7, [r2]
   83078:	9107      	str	r1, [sp, #28]
   8307a:	2200      	movs	r2, #0
   8307c:	f7ff bb9b 	b.w	827b6 <_vfiprintf_r+0x272>
   83080:	9d07      	ldr	r5, [sp, #28]
   83082:	3507      	adds	r5, #7
   83084:	f025 0107 	bic.w	r1, r5, #7
   83088:	f101 0008 	add.w	r0, r1, #8
   8308c:	9007      	str	r0, [sp, #28]
   8308e:	e9d1 6700 	ldrd	r6, r7, [r1]
   83092:	e51c      	b.n	82ace <_vfiprintf_r+0x58a>
   83094:	46d3      	mov	fp, sl
   83096:	f7ff bbad 	b.w	827f4 <_vfiprintf_r+0x2b0>
   8309a:	252d      	movs	r5, #45	; 0x2d
   8309c:	4276      	negs	r6, r6
   8309e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   830a2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   830a6:	2201      	movs	r2, #1
   830a8:	f7ff bb8a 	b.w	827c0 <_vfiprintf_r+0x27c>
   830ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
   830ae:	b9b3      	cbnz	r3, 830de <_vfiprintf_r+0xb9a>
   830b0:	4611      	mov	r1, r2
   830b2:	2001      	movs	r0, #1
   830b4:	46d1      	mov	r9, sl
   830b6:	e5f2      	b.n	82c9e <_vfiprintf_r+0x75a>
   830b8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   830bc:	f000 fdf4 	bl	83ca8 <__retarget_lock_release_recursive>
   830c0:	f04f 33ff 	mov.w	r3, #4294967295
   830c4:	9303      	str	r3, [sp, #12]
   830c6:	f7ff bb4c 	b.w	82762 <_vfiprintf_r+0x21e>
   830ca:	aa0f      	add	r2, sp, #60	; 0x3c
   830cc:	9904      	ldr	r1, [sp, #16]
   830ce:	9806      	ldr	r0, [sp, #24]
   830d0:	f7ff f9f8 	bl	824c4 <__sprint_r.part.0>
   830d4:	2800      	cmp	r0, #0
   830d6:	f47f aeec 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   830da:	9a11      	ldr	r2, [sp, #68]	; 0x44
   830dc:	e6aa      	b.n	82e34 <_vfiprintf_r+0x8f0>
   830de:	2202      	movs	r2, #2
   830e0:	ab0e      	add	r3, sp, #56	; 0x38
   830e2:	921d      	str	r2, [sp, #116]	; 0x74
   830e4:	931c      	str	r3, [sp, #112]	; 0x70
   830e6:	2001      	movs	r0, #1
   830e8:	46d1      	mov	r9, sl
   830ea:	e5d0      	b.n	82c8e <_vfiprintf_r+0x74a>
   830ec:	4d34      	ldr	r5, [pc, #208]	; (831c0 <_vfiprintf_r+0xc7c>)
   830ee:	e5fd      	b.n	82cec <_vfiprintf_r+0x7a8>
   830f0:	9a07      	ldr	r2, [sp, #28]
   830f2:	4613      	mov	r3, r2
   830f4:	3304      	adds	r3, #4
   830f6:	9307      	str	r3, [sp, #28]
   830f8:	9b03      	ldr	r3, [sp, #12]
   830fa:	6811      	ldr	r1, [r2, #0]
   830fc:	17dd      	asrs	r5, r3, #31
   830fe:	461a      	mov	r2, r3
   83100:	462b      	mov	r3, r5
   83102:	e9c1 2300 	strd	r2, r3, [r1]
   83106:	f7ff ba5a 	b.w	825be <_vfiprintf_r+0x7a>
   8310a:	4658      	mov	r0, fp
   8310c:	9507      	str	r5, [sp, #28]
   8310e:	9302      	str	r3, [sp, #8]
   83110:	f7ff f9aa 	bl	82468 <strlen>
   83114:	2400      	movs	r4, #0
   83116:	9005      	str	r0, [sp, #20]
   83118:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8311c:	f7ff bb6a 	b.w	827f4 <_vfiprintf_r+0x2b0>
   83120:	aa0f      	add	r2, sp, #60	; 0x3c
   83122:	9904      	ldr	r1, [sp, #16]
   83124:	9806      	ldr	r0, [sp, #24]
   83126:	f7ff f9cd 	bl	824c4 <__sprint_r.part.0>
   8312a:	2800      	cmp	r0, #0
   8312c:	f47f aec1 	bne.w	82eb2 <_vfiprintf_r+0x96e>
   83130:	9910      	ldr	r1, [sp, #64]	; 0x40
   83132:	46d1      	mov	r9, sl
   83134:	9a11      	ldr	r2, [sp, #68]	; 0x44
   83136:	1c48      	adds	r0, r1, #1
   83138:	e5b1      	b.n	82c9e <_vfiprintf_r+0x75a>
   8313a:	9910      	ldr	r1, [sp, #64]	; 0x40
   8313c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8313e:	3101      	adds	r1, #1
   83140:	4e20      	ldr	r6, [pc, #128]	; (831c4 <_vfiprintf_r+0xc80>)
   83142:	f7ff bb9c 	b.w	8287e <_vfiprintf_r+0x33a>
   83146:	2c06      	cmp	r4, #6
   83148:	bf28      	it	cs
   8314a:	2406      	movcs	r4, #6
   8314c:	9507      	str	r5, [sp, #28]
   8314e:	9405      	str	r4, [sp, #20]
   83150:	9401      	str	r4, [sp, #4]
   83152:	f8df b074 	ldr.w	fp, [pc, #116]	; 831c8 <_vfiprintf_r+0xc84>
   83156:	e4e3      	b.n	82b20 <_vfiprintf_r+0x5dc>
   83158:	9810      	ldr	r0, [sp, #64]	; 0x40
   8315a:	4e1a      	ldr	r6, [pc, #104]	; (831c4 <_vfiprintf_r+0xc80>)
   8315c:	3001      	adds	r0, #1
   8315e:	e60e      	b.n	82d7e <_vfiprintf_r+0x83a>
   83160:	4686      	mov	lr, r0
   83162:	4d17      	ldr	r5, [pc, #92]	; (831c0 <_vfiprintf_r+0xc7c>)
   83164:	f7ff bbe2 	b.w	8292c <_vfiprintf_r+0x3e8>
   83168:	9405      	str	r4, [sp, #20]
   8316a:	9507      	str	r5, [sp, #28]
   8316c:	9302      	str	r3, [sp, #8]
   8316e:	4604      	mov	r4, r0
   83170:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   83174:	f7ff bb3e 	b.w	827f4 <_vfiprintf_r+0x2b0>
   83178:	9806      	ldr	r0, [sp, #24]
   8317a:	aa0f      	add	r2, sp, #60	; 0x3c
   8317c:	4659      	mov	r1, fp
   8317e:	f7ff f9a1 	bl	824c4 <__sprint_r.part.0>
   83182:	2800      	cmp	r0, #0
   83184:	f43f ae2e 	beq.w	82de4 <_vfiprintf_r+0x8a0>
   83188:	e62e      	b.n	82de8 <_vfiprintf_r+0x8a4>
   8318a:	9907      	ldr	r1, [sp, #28]
   8318c:	f898 2001 	ldrb.w	r2, [r8, #1]
   83190:	680c      	ldr	r4, [r1, #0]
   83192:	3104      	adds	r1, #4
   83194:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   83198:	46b8      	mov	r8, r7
   8319a:	9107      	str	r1, [sp, #28]
   8319c:	f7ff ba44 	b.w	82628 <_vfiprintf_r+0xe4>
   831a0:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   831a4:	e4a7      	b.n	82af6 <_vfiprintf_r+0x5b2>
   831a6:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   831aa:	e521      	b.n	82bf0 <_vfiprintf_r+0x6ac>
   831ac:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   831b0:	e47c      	b.n	82aac <_vfiprintf_r+0x568>
   831b2:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   831b6:	e43f      	b.n	82a38 <_vfiprintf_r+0x4f4>
   831b8:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   831bc:	f7ff bbfa 	b.w	829b4 <_vfiprintf_r+0x470>
   831c0:	0008518c 	.word	0x0008518c
   831c4:	0008517c 	.word	0x0008517c
   831c8:	00085174 	.word	0x00085174

000831cc <__sbprintf>:
   831cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   831d0:	460c      	mov	r4, r1
   831d2:	f04f 0e00 	mov.w	lr, #0
   831d6:	f44f 6580 	mov.w	r5, #1024	; 0x400
   831da:	4606      	mov	r6, r0
   831dc:	4617      	mov	r7, r2
   831de:	4698      	mov	r8, r3
   831e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
   831e2:	89e3      	ldrh	r3, [r4, #14]
   831e4:	8989      	ldrh	r1, [r1, #12]
   831e6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   831ea:	f021 0102 	bic.w	r1, r1, #2
   831ee:	9219      	str	r2, [sp, #100]	; 0x64
   831f0:	f8ad 300e 	strh.w	r3, [sp, #14]
   831f4:	69e2      	ldr	r2, [r4, #28]
   831f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   831f8:	f8ad 100c 	strh.w	r1, [sp, #12]
   831fc:	a816      	add	r0, sp, #88	; 0x58
   831fe:	a91a      	add	r1, sp, #104	; 0x68
   83200:	f8cd e018 	str.w	lr, [sp, #24]
   83204:	9207      	str	r2, [sp, #28]
   83206:	9309      	str	r3, [sp, #36]	; 0x24
   83208:	9100      	str	r1, [sp, #0]
   8320a:	9104      	str	r1, [sp, #16]
   8320c:	9502      	str	r5, [sp, #8]
   8320e:	9505      	str	r5, [sp, #20]
   83210:	f000 fd44 	bl	83c9c <__retarget_lock_init_recursive>
   83214:	4643      	mov	r3, r8
   83216:	463a      	mov	r2, r7
   83218:	4669      	mov	r1, sp
   8321a:	4630      	mov	r0, r6
   8321c:	f7ff f992 	bl	82544 <_vfiprintf_r>
   83220:	1e05      	subs	r5, r0, #0
   83222:	db07      	blt.n	83234 <__sbprintf+0x68>
   83224:	4630      	mov	r0, r6
   83226:	4669      	mov	r1, sp
   83228:	f000 f924 	bl	83474 <_fflush_r>
   8322c:	2800      	cmp	r0, #0
   8322e:	bf18      	it	ne
   83230:	f04f 35ff 	movne.w	r5, #4294967295
   83234:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83238:	065b      	lsls	r3, r3, #25
   8323a:	d503      	bpl.n	83244 <__sbprintf+0x78>
   8323c:	89a3      	ldrh	r3, [r4, #12]
   8323e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83242:	81a3      	strh	r3, [r4, #12]
   83244:	9816      	ldr	r0, [sp, #88]	; 0x58
   83246:	f000 fd2b 	bl	83ca0 <__retarget_lock_close_recursive>
   8324a:	4628      	mov	r0, r5
   8324c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   83250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083254 <__swsetup_r>:
   83254:	b538      	push	{r3, r4, r5, lr}
   83256:	4b30      	ldr	r3, [pc, #192]	; (83318 <__swsetup_r+0xc4>)
   83258:	4605      	mov	r5, r0
   8325a:	6818      	ldr	r0, [r3, #0]
   8325c:	460c      	mov	r4, r1
   8325e:	b110      	cbz	r0, 83266 <__swsetup_r+0x12>
   83260:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83262:	2b00      	cmp	r3, #0
   83264:	d038      	beq.n	832d8 <__swsetup_r+0x84>
   83266:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8326a:	b293      	uxth	r3, r2
   8326c:	0718      	lsls	r0, r3, #28
   8326e:	d50c      	bpl.n	8328a <__swsetup_r+0x36>
   83270:	6920      	ldr	r0, [r4, #16]
   83272:	b1a8      	cbz	r0, 832a0 <__swsetup_r+0x4c>
   83274:	f013 0201 	ands.w	r2, r3, #1
   83278:	d01e      	beq.n	832b8 <__swsetup_r+0x64>
   8327a:	2200      	movs	r2, #0
   8327c:	6963      	ldr	r3, [r4, #20]
   8327e:	60a2      	str	r2, [r4, #8]
   83280:	425b      	negs	r3, r3
   83282:	61a3      	str	r3, [r4, #24]
   83284:	b1f0      	cbz	r0, 832c4 <__swsetup_r+0x70>
   83286:	2000      	movs	r0, #0
   83288:	bd38      	pop	{r3, r4, r5, pc}
   8328a:	06d9      	lsls	r1, r3, #27
   8328c:	d53b      	bpl.n	83306 <__swsetup_r+0xb2>
   8328e:	0758      	lsls	r0, r3, #29
   83290:	d425      	bmi.n	832de <__swsetup_r+0x8a>
   83292:	6920      	ldr	r0, [r4, #16]
   83294:	f042 0308 	orr.w	r3, r2, #8
   83298:	81a3      	strh	r3, [r4, #12]
   8329a:	b29b      	uxth	r3, r3
   8329c:	2800      	cmp	r0, #0
   8329e:	d1e9      	bne.n	83274 <__swsetup_r+0x20>
   832a0:	f403 7220 	and.w	r2, r3, #640	; 0x280
   832a4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   832a8:	d0e4      	beq.n	83274 <__swsetup_r+0x20>
   832aa:	4628      	mov	r0, r5
   832ac:	4621      	mov	r1, r4
   832ae:	f000 fd2b 	bl	83d08 <__smakebuf_r>
   832b2:	89a3      	ldrh	r3, [r4, #12]
   832b4:	6920      	ldr	r0, [r4, #16]
   832b6:	e7dd      	b.n	83274 <__swsetup_r+0x20>
   832b8:	0799      	lsls	r1, r3, #30
   832ba:	bf58      	it	pl
   832bc:	6962      	ldrpl	r2, [r4, #20]
   832be:	60a2      	str	r2, [r4, #8]
   832c0:	2800      	cmp	r0, #0
   832c2:	d1e0      	bne.n	83286 <__swsetup_r+0x32>
   832c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   832c8:	061a      	lsls	r2, r3, #24
   832ca:	d5dd      	bpl.n	83288 <__swsetup_r+0x34>
   832cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   832d0:	81a3      	strh	r3, [r4, #12]
   832d2:	f04f 30ff 	mov.w	r0, #4294967295
   832d6:	bd38      	pop	{r3, r4, r5, pc}
   832d8:	f000 f924 	bl	83524 <__sinit>
   832dc:	e7c3      	b.n	83266 <__swsetup_r+0x12>
   832de:	6b21      	ldr	r1, [r4, #48]	; 0x30
   832e0:	b151      	cbz	r1, 832f8 <__swsetup_r+0xa4>
   832e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   832e6:	4299      	cmp	r1, r3
   832e8:	d004      	beq.n	832f4 <__swsetup_r+0xa0>
   832ea:	4628      	mov	r0, r5
   832ec:	f000 fa40 	bl	83770 <_free_r>
   832f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   832f4:	2300      	movs	r3, #0
   832f6:	6323      	str	r3, [r4, #48]	; 0x30
   832f8:	2300      	movs	r3, #0
   832fa:	6920      	ldr	r0, [r4, #16]
   832fc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   83300:	e884 0009 	stmia.w	r4, {r0, r3}
   83304:	e7c6      	b.n	83294 <__swsetup_r+0x40>
   83306:	2309      	movs	r3, #9
   83308:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8330c:	602b      	str	r3, [r5, #0]
   8330e:	f04f 30ff 	mov.w	r0, #4294967295
   83312:	81a2      	strh	r2, [r4, #12]
   83314:	bd38      	pop	{r3, r4, r5, pc}
   83316:	bf00      	nop
   83318:	20070134 	.word	0x20070134

0008331c <register_fini>:
   8331c:	4b02      	ldr	r3, [pc, #8]	; (83328 <register_fini+0xc>)
   8331e:	b113      	cbz	r3, 83326 <register_fini+0xa>
   83320:	4802      	ldr	r0, [pc, #8]	; (8332c <register_fini+0x10>)
   83322:	f000 b805 	b.w	83330 <atexit>
   83326:	4770      	bx	lr
   83328:	00000000 	.word	0x00000000
   8332c:	0008359d 	.word	0x0008359d

00083330 <atexit>:
   83330:	2300      	movs	r3, #0
   83332:	4601      	mov	r1, r0
   83334:	461a      	mov	r2, r3
   83336:	4618      	mov	r0, r3
   83338:	f001 bb56 	b.w	849e8 <__register_exitproc>

0008333c <__sflush_r>:
   8333c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   83340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83344:	b29a      	uxth	r2, r3
   83346:	460d      	mov	r5, r1
   83348:	0711      	lsls	r1, r2, #28
   8334a:	4680      	mov	r8, r0
   8334c:	d43a      	bmi.n	833c4 <__sflush_r+0x88>
   8334e:	686a      	ldr	r2, [r5, #4]
   83350:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83354:	2a00      	cmp	r2, #0
   83356:	81ab      	strh	r3, [r5, #12]
   83358:	dd70      	ble.n	8343c <__sflush_r+0x100>
   8335a:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8335c:	2c00      	cmp	r4, #0
   8335e:	d04a      	beq.n	833f6 <__sflush_r+0xba>
   83360:	2200      	movs	r2, #0
   83362:	b29b      	uxth	r3, r3
   83364:	f8d8 6000 	ldr.w	r6, [r8]
   83368:	f8c8 2000 	str.w	r2, [r8]
   8336c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   83370:	d068      	beq.n	83444 <__sflush_r+0x108>
   83372:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   83374:	075f      	lsls	r7, r3, #29
   83376:	d505      	bpl.n	83384 <__sflush_r+0x48>
   83378:	6869      	ldr	r1, [r5, #4]
   8337a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8337c:	1a52      	subs	r2, r2, r1
   8337e:	b10b      	cbz	r3, 83384 <__sflush_r+0x48>
   83380:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83382:	1ad2      	subs	r2, r2, r3
   83384:	2300      	movs	r3, #0
   83386:	69e9      	ldr	r1, [r5, #28]
   83388:	4640      	mov	r0, r8
   8338a:	47a0      	blx	r4
   8338c:	1c44      	adds	r4, r0, #1
   8338e:	d03d      	beq.n	8340c <__sflush_r+0xd0>
   83390:	2100      	movs	r1, #0
   83392:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   83396:	692a      	ldr	r2, [r5, #16]
   83398:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8339c:	81ab      	strh	r3, [r5, #12]
   8339e:	04db      	lsls	r3, r3, #19
   833a0:	6069      	str	r1, [r5, #4]
   833a2:	602a      	str	r2, [r5, #0]
   833a4:	d448      	bmi.n	83438 <__sflush_r+0xfc>
   833a6:	6b29      	ldr	r1, [r5, #48]	; 0x30
   833a8:	f8c8 6000 	str.w	r6, [r8]
   833ac:	b319      	cbz	r1, 833f6 <__sflush_r+0xba>
   833ae:	f105 0340 	add.w	r3, r5, #64	; 0x40
   833b2:	4299      	cmp	r1, r3
   833b4:	d002      	beq.n	833bc <__sflush_r+0x80>
   833b6:	4640      	mov	r0, r8
   833b8:	f000 f9da 	bl	83770 <_free_r>
   833bc:	2000      	movs	r0, #0
   833be:	6328      	str	r0, [r5, #48]	; 0x30
   833c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   833c4:	692e      	ldr	r6, [r5, #16]
   833c6:	b1b6      	cbz	r6, 833f6 <__sflush_r+0xba>
   833c8:	0791      	lsls	r1, r2, #30
   833ca:	bf18      	it	ne
   833cc:	2300      	movne	r3, #0
   833ce:	682c      	ldr	r4, [r5, #0]
   833d0:	bf08      	it	eq
   833d2:	696b      	ldreq	r3, [r5, #20]
   833d4:	602e      	str	r6, [r5, #0]
   833d6:	1ba4      	subs	r4, r4, r6
   833d8:	60ab      	str	r3, [r5, #8]
   833da:	e00a      	b.n	833f2 <__sflush_r+0xb6>
   833dc:	4623      	mov	r3, r4
   833de:	4632      	mov	r2, r6
   833e0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   833e2:	69e9      	ldr	r1, [r5, #28]
   833e4:	4640      	mov	r0, r8
   833e6:	47b8      	blx	r7
   833e8:	2800      	cmp	r0, #0
   833ea:	eba4 0400 	sub.w	r4, r4, r0
   833ee:	4406      	add	r6, r0
   833f0:	dd04      	ble.n	833fc <__sflush_r+0xc0>
   833f2:	2c00      	cmp	r4, #0
   833f4:	dcf2      	bgt.n	833dc <__sflush_r+0xa0>
   833f6:	2000      	movs	r0, #0
   833f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   833fc:	89ab      	ldrh	r3, [r5, #12]
   833fe:	f04f 30ff 	mov.w	r0, #4294967295
   83402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83406:	81ab      	strh	r3, [r5, #12]
   83408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8340c:	f8d8 4000 	ldr.w	r4, [r8]
   83410:	2c1d      	cmp	r4, #29
   83412:	d8f3      	bhi.n	833fc <__sflush_r+0xc0>
   83414:	4b16      	ldr	r3, [pc, #88]	; (83470 <__sflush_r+0x134>)
   83416:	40e3      	lsrs	r3, r4
   83418:	43db      	mvns	r3, r3
   8341a:	f013 0301 	ands.w	r3, r3, #1
   8341e:	d1ed      	bne.n	833fc <__sflush_r+0xc0>
   83420:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   83424:	6929      	ldr	r1, [r5, #16]
   83426:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8342a:	81aa      	strh	r2, [r5, #12]
   8342c:	04d2      	lsls	r2, r2, #19
   8342e:	606b      	str	r3, [r5, #4]
   83430:	6029      	str	r1, [r5, #0]
   83432:	d5b8      	bpl.n	833a6 <__sflush_r+0x6a>
   83434:	2c00      	cmp	r4, #0
   83436:	d1b6      	bne.n	833a6 <__sflush_r+0x6a>
   83438:	6528      	str	r0, [r5, #80]	; 0x50
   8343a:	e7b4      	b.n	833a6 <__sflush_r+0x6a>
   8343c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8343e:	2a00      	cmp	r2, #0
   83440:	dc8b      	bgt.n	8335a <__sflush_r+0x1e>
   83442:	e7d8      	b.n	833f6 <__sflush_r+0xba>
   83444:	2301      	movs	r3, #1
   83446:	69e9      	ldr	r1, [r5, #28]
   83448:	4640      	mov	r0, r8
   8344a:	47a0      	blx	r4
   8344c:	1c43      	adds	r3, r0, #1
   8344e:	4602      	mov	r2, r0
   83450:	d002      	beq.n	83458 <__sflush_r+0x11c>
   83452:	89ab      	ldrh	r3, [r5, #12]
   83454:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83456:	e78d      	b.n	83374 <__sflush_r+0x38>
   83458:	f8d8 3000 	ldr.w	r3, [r8]
   8345c:	2b00      	cmp	r3, #0
   8345e:	d0f8      	beq.n	83452 <__sflush_r+0x116>
   83460:	2b1d      	cmp	r3, #29
   83462:	d001      	beq.n	83468 <__sflush_r+0x12c>
   83464:	2b16      	cmp	r3, #22
   83466:	d1c9      	bne.n	833fc <__sflush_r+0xc0>
   83468:	f8c8 6000 	str.w	r6, [r8]
   8346c:	e7c3      	b.n	833f6 <__sflush_r+0xba>
   8346e:	bf00      	nop
   83470:	20400001 	.word	0x20400001

00083474 <_fflush_r>:
   83474:	b538      	push	{r3, r4, r5, lr}
   83476:	460d      	mov	r5, r1
   83478:	4604      	mov	r4, r0
   8347a:	b108      	cbz	r0, 83480 <_fflush_r+0xc>
   8347c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8347e:	b1bb      	cbz	r3, 834b0 <_fflush_r+0x3c>
   83480:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   83484:	b188      	cbz	r0, 834aa <_fflush_r+0x36>
   83486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   83488:	07db      	lsls	r3, r3, #31
   8348a:	d401      	bmi.n	83490 <_fflush_r+0x1c>
   8348c:	0581      	lsls	r1, r0, #22
   8348e:	d517      	bpl.n	834c0 <_fflush_r+0x4c>
   83490:	4620      	mov	r0, r4
   83492:	4629      	mov	r1, r5
   83494:	f7ff ff52 	bl	8333c <__sflush_r>
   83498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8349a:	4604      	mov	r4, r0
   8349c:	07da      	lsls	r2, r3, #31
   8349e:	d402      	bmi.n	834a6 <_fflush_r+0x32>
   834a0:	89ab      	ldrh	r3, [r5, #12]
   834a2:	059b      	lsls	r3, r3, #22
   834a4:	d507      	bpl.n	834b6 <_fflush_r+0x42>
   834a6:	4620      	mov	r0, r4
   834a8:	bd38      	pop	{r3, r4, r5, pc}
   834aa:	4604      	mov	r4, r0
   834ac:	4620      	mov	r0, r4
   834ae:	bd38      	pop	{r3, r4, r5, pc}
   834b0:	f000 f838 	bl	83524 <__sinit>
   834b4:	e7e4      	b.n	83480 <_fflush_r+0xc>
   834b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
   834b8:	f000 fbf6 	bl	83ca8 <__retarget_lock_release_recursive>
   834bc:	4620      	mov	r0, r4
   834be:	bd38      	pop	{r3, r4, r5, pc}
   834c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
   834c2:	f000 fbef 	bl	83ca4 <__retarget_lock_acquire_recursive>
   834c6:	e7e3      	b.n	83490 <_fflush_r+0x1c>

000834c8 <_cleanup_r>:
   834c8:	4901      	ldr	r1, [pc, #4]	; (834d0 <_cleanup_r+0x8>)
   834ca:	f000 bbb1 	b.w	83c30 <_fwalk_reent>
   834ce:	bf00      	nop
   834d0:	00084ad1 	.word	0x00084ad1

000834d4 <std.isra.0>:
   834d4:	2300      	movs	r3, #0
   834d6:	b510      	push	{r4, lr}
   834d8:	4604      	mov	r4, r0
   834da:	8181      	strh	r1, [r0, #12]
   834dc:	81c2      	strh	r2, [r0, #14]
   834de:	6003      	str	r3, [r0, #0]
   834e0:	6043      	str	r3, [r0, #4]
   834e2:	6083      	str	r3, [r0, #8]
   834e4:	6643      	str	r3, [r0, #100]	; 0x64
   834e6:	6103      	str	r3, [r0, #16]
   834e8:	6143      	str	r3, [r0, #20]
   834ea:	6183      	str	r3, [r0, #24]
   834ec:	4619      	mov	r1, r3
   834ee:	2208      	movs	r2, #8
   834f0:	305c      	adds	r0, #92	; 0x5c
   834f2:	f7fe fe9b 	bl	8222c <memset>
   834f6:	4807      	ldr	r0, [pc, #28]	; (83514 <std.isra.0+0x40>)
   834f8:	4907      	ldr	r1, [pc, #28]	; (83518 <std.isra.0+0x44>)
   834fa:	4a08      	ldr	r2, [pc, #32]	; (8351c <std.isra.0+0x48>)
   834fc:	4b08      	ldr	r3, [pc, #32]	; (83520 <std.isra.0+0x4c>)
   834fe:	6220      	str	r0, [r4, #32]
   83500:	61e4      	str	r4, [r4, #28]
   83502:	6261      	str	r1, [r4, #36]	; 0x24
   83504:	62a2      	str	r2, [r4, #40]	; 0x28
   83506:	62e3      	str	r3, [r4, #44]	; 0x2c
   83508:	f104 0058 	add.w	r0, r4, #88	; 0x58
   8350c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83510:	f000 bbc4 	b.w	83c9c <__retarget_lock_init_recursive>
   83514:	00084819 	.word	0x00084819
   83518:	0008483d 	.word	0x0008483d
   8351c:	00084879 	.word	0x00084879
   83520:	00084899 	.word	0x00084899

00083524 <__sinit>:
   83524:	b510      	push	{r4, lr}
   83526:	4604      	mov	r4, r0
   83528:	4814      	ldr	r0, [pc, #80]	; (8357c <__sinit+0x58>)
   8352a:	f000 fbbb 	bl	83ca4 <__retarget_lock_acquire_recursive>
   8352e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   83530:	b9fa      	cbnz	r2, 83572 <__sinit+0x4e>
   83532:	2003      	movs	r0, #3
   83534:	4912      	ldr	r1, [pc, #72]	; (83580 <__sinit+0x5c>)
   83536:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   8353a:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   8353e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   83542:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   83546:	63e1      	str	r1, [r4, #60]	; 0x3c
   83548:	6860      	ldr	r0, [r4, #4]
   8354a:	2104      	movs	r1, #4
   8354c:	f7ff ffc2 	bl	834d4 <std.isra.0>
   83550:	68a0      	ldr	r0, [r4, #8]
   83552:	2201      	movs	r2, #1
   83554:	2109      	movs	r1, #9
   83556:	f7ff ffbd 	bl	834d4 <std.isra.0>
   8355a:	68e0      	ldr	r0, [r4, #12]
   8355c:	2202      	movs	r2, #2
   8355e:	2112      	movs	r1, #18
   83560:	f7ff ffb8 	bl	834d4 <std.isra.0>
   83564:	2301      	movs	r3, #1
   83566:	4805      	ldr	r0, [pc, #20]	; (8357c <__sinit+0x58>)
   83568:	63a3      	str	r3, [r4, #56]	; 0x38
   8356a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8356e:	f000 bb9b 	b.w	83ca8 <__retarget_lock_release_recursive>
   83572:	4802      	ldr	r0, [pc, #8]	; (8357c <__sinit+0x58>)
   83574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83578:	f000 bb96 	b.w	83ca8 <__retarget_lock_release_recursive>
   8357c:	20070cb8 	.word	0x20070cb8
   83580:	000834c9 	.word	0x000834c9

00083584 <__sfp_lock_acquire>:
   83584:	4801      	ldr	r0, [pc, #4]	; (8358c <__sfp_lock_acquire+0x8>)
   83586:	f000 bb8d 	b.w	83ca4 <__retarget_lock_acquire_recursive>
   8358a:	bf00      	nop
   8358c:	20070ccc 	.word	0x20070ccc

00083590 <__sfp_lock_release>:
   83590:	4801      	ldr	r0, [pc, #4]	; (83598 <__sfp_lock_release+0x8>)
   83592:	f000 bb89 	b.w	83ca8 <__retarget_lock_release_recursive>
   83596:	bf00      	nop
   83598:	20070ccc 	.word	0x20070ccc

0008359c <__libc_fini_array>:
   8359c:	b538      	push	{r3, r4, r5, lr}
   8359e:	4c0a      	ldr	r4, [pc, #40]	; (835c8 <__libc_fini_array+0x2c>)
   835a0:	4d0a      	ldr	r5, [pc, #40]	; (835cc <__libc_fini_array+0x30>)
   835a2:	1b64      	subs	r4, r4, r5
   835a4:	10a4      	asrs	r4, r4, #2
   835a6:	d00a      	beq.n	835be <__libc_fini_array+0x22>
   835a8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   835ac:	3b01      	subs	r3, #1
   835ae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   835b2:	3c01      	subs	r4, #1
   835b4:	f855 3904 	ldr.w	r3, [r5], #-4
   835b8:	4798      	blx	r3
   835ba:	2c00      	cmp	r4, #0
   835bc:	d1f9      	bne.n	835b2 <__libc_fini_array+0x16>
   835be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   835c2:	f001 be7f 	b.w	852c4 <_fini>
   835c6:	bf00      	nop
   835c8:	000852d4 	.word	0x000852d4
   835cc:	000852d0 	.word	0x000852d0

000835d0 <__fputwc>:
   835d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   835d4:	b083      	sub	sp, #12
   835d6:	4607      	mov	r7, r0
   835d8:	4688      	mov	r8, r1
   835da:	4614      	mov	r4, r2
   835dc:	f000 fb50 	bl	83c80 <__locale_mb_cur_max>
   835e0:	2801      	cmp	r0, #1
   835e2:	d033      	beq.n	8364c <__fputwc+0x7c>
   835e4:	4642      	mov	r2, r8
   835e6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   835ea:	a901      	add	r1, sp, #4
   835ec:	4638      	mov	r0, r7
   835ee:	f001 f9af 	bl	84950 <_wcrtomb_r>
   835f2:	1c42      	adds	r2, r0, #1
   835f4:	4606      	mov	r6, r0
   835f6:	d022      	beq.n	8363e <__fputwc+0x6e>
   835f8:	b390      	cbz	r0, 83660 <__fputwc+0x90>
   835fa:	f89d 1004 	ldrb.w	r1, [sp, #4]
   835fe:	2500      	movs	r5, #0
   83600:	f10d 0904 	add.w	r9, sp, #4
   83604:	e008      	b.n	83618 <__fputwc+0x48>
   83606:	6823      	ldr	r3, [r4, #0]
   83608:	1c5a      	adds	r2, r3, #1
   8360a:	6022      	str	r2, [r4, #0]
   8360c:	7019      	strb	r1, [r3, #0]
   8360e:	3501      	adds	r5, #1
   83610:	42b5      	cmp	r5, r6
   83612:	d225      	bcs.n	83660 <__fputwc+0x90>
   83614:	f815 1009 	ldrb.w	r1, [r5, r9]
   83618:	68a3      	ldr	r3, [r4, #8]
   8361a:	3b01      	subs	r3, #1
   8361c:	2b00      	cmp	r3, #0
   8361e:	60a3      	str	r3, [r4, #8]
   83620:	daf1      	bge.n	83606 <__fputwc+0x36>
   83622:	69a2      	ldr	r2, [r4, #24]
   83624:	4293      	cmp	r3, r2
   83626:	db01      	blt.n	8362c <__fputwc+0x5c>
   83628:	290a      	cmp	r1, #10
   8362a:	d1ec      	bne.n	83606 <__fputwc+0x36>
   8362c:	4622      	mov	r2, r4
   8362e:	4638      	mov	r0, r7
   83630:	f001 f936 	bl	848a0 <__swbuf_r>
   83634:	1c43      	adds	r3, r0, #1
   83636:	d1ea      	bne.n	8360e <__fputwc+0x3e>
   83638:	b003      	add	sp, #12
   8363a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8363e:	89a3      	ldrh	r3, [r4, #12]
   83640:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83644:	81a3      	strh	r3, [r4, #12]
   83646:	b003      	add	sp, #12
   83648:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8364c:	f108 33ff 	add.w	r3, r8, #4294967295
   83650:	2bfe      	cmp	r3, #254	; 0xfe
   83652:	d8c7      	bhi.n	835e4 <__fputwc+0x14>
   83654:	fa5f f188 	uxtb.w	r1, r8
   83658:	4606      	mov	r6, r0
   8365a:	f88d 1004 	strb.w	r1, [sp, #4]
   8365e:	e7ce      	b.n	835fe <__fputwc+0x2e>
   83660:	4640      	mov	r0, r8
   83662:	b003      	add	sp, #12
   83664:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00083668 <_fputwc_r>:
   83668:	b530      	push	{r4, r5, lr}
   8366a:	6e53      	ldr	r3, [r2, #100]	; 0x64
   8366c:	4614      	mov	r4, r2
   8366e:	f013 0f01 	tst.w	r3, #1
   83672:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   83676:	b083      	sub	sp, #12
   83678:	4605      	mov	r5, r0
   8367a:	b29a      	uxth	r2, r3
   8367c:	d101      	bne.n	83682 <_fputwc_r+0x1a>
   8367e:	0590      	lsls	r0, r2, #22
   83680:	d51c      	bpl.n	836bc <_fputwc_r+0x54>
   83682:	0490      	lsls	r0, r2, #18
   83684:	d406      	bmi.n	83694 <_fputwc_r+0x2c>
   83686:	6e62      	ldr	r2, [r4, #100]	; 0x64
   83688:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8368c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83690:	81a3      	strh	r3, [r4, #12]
   83692:	6662      	str	r2, [r4, #100]	; 0x64
   83694:	4628      	mov	r0, r5
   83696:	4622      	mov	r2, r4
   83698:	f7ff ff9a 	bl	835d0 <__fputwc>
   8369c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8369e:	4605      	mov	r5, r0
   836a0:	07da      	lsls	r2, r3, #31
   836a2:	d402      	bmi.n	836aa <_fputwc_r+0x42>
   836a4:	89a3      	ldrh	r3, [r4, #12]
   836a6:	059b      	lsls	r3, r3, #22
   836a8:	d502      	bpl.n	836b0 <_fputwc_r+0x48>
   836aa:	4628      	mov	r0, r5
   836ac:	b003      	add	sp, #12
   836ae:	bd30      	pop	{r4, r5, pc}
   836b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   836b2:	f000 faf9 	bl	83ca8 <__retarget_lock_release_recursive>
   836b6:	4628      	mov	r0, r5
   836b8:	b003      	add	sp, #12
   836ba:	bd30      	pop	{r4, r5, pc}
   836bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   836be:	9101      	str	r1, [sp, #4]
   836c0:	f000 faf0 	bl	83ca4 <__retarget_lock_acquire_recursive>
   836c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   836c8:	9901      	ldr	r1, [sp, #4]
   836ca:	b29a      	uxth	r2, r3
   836cc:	e7d9      	b.n	83682 <_fputwc_r+0x1a>
   836ce:	bf00      	nop

000836d0 <_malloc_trim_r>:
   836d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   836d2:	460c      	mov	r4, r1
   836d4:	4f23      	ldr	r7, [pc, #140]	; (83764 <_malloc_trim_r+0x94>)
   836d6:	4606      	mov	r6, r0
   836d8:	f000 feca 	bl	84470 <__malloc_lock>
   836dc:	68bb      	ldr	r3, [r7, #8]
   836de:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   836e2:	685d      	ldr	r5, [r3, #4]
   836e4:	310f      	adds	r1, #15
   836e6:	f025 0503 	bic.w	r5, r5, #3
   836ea:	4429      	add	r1, r5
   836ec:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   836f0:	f021 010f 	bic.w	r1, r1, #15
   836f4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   836f8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   836fc:	db07      	blt.n	8370e <_malloc_trim_r+0x3e>
   836fe:	2100      	movs	r1, #0
   83700:	4630      	mov	r0, r6
   83702:	f001 f877 	bl	847f4 <_sbrk_r>
   83706:	68bb      	ldr	r3, [r7, #8]
   83708:	442b      	add	r3, r5
   8370a:	4298      	cmp	r0, r3
   8370c:	d004      	beq.n	83718 <_malloc_trim_r+0x48>
   8370e:	4630      	mov	r0, r6
   83710:	f000 feb4 	bl	8447c <__malloc_unlock>
   83714:	2000      	movs	r0, #0
   83716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83718:	4261      	negs	r1, r4
   8371a:	4630      	mov	r0, r6
   8371c:	f001 f86a 	bl	847f4 <_sbrk_r>
   83720:	3001      	adds	r0, #1
   83722:	d00d      	beq.n	83740 <_malloc_trim_r+0x70>
   83724:	4b10      	ldr	r3, [pc, #64]	; (83768 <_malloc_trim_r+0x98>)
   83726:	68ba      	ldr	r2, [r7, #8]
   83728:	6819      	ldr	r1, [r3, #0]
   8372a:	1b2d      	subs	r5, r5, r4
   8372c:	f045 0501 	orr.w	r5, r5, #1
   83730:	4630      	mov	r0, r6
   83732:	1b09      	subs	r1, r1, r4
   83734:	6055      	str	r5, [r2, #4]
   83736:	6019      	str	r1, [r3, #0]
   83738:	f000 fea0 	bl	8447c <__malloc_unlock>
   8373c:	2001      	movs	r0, #1
   8373e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83740:	2100      	movs	r1, #0
   83742:	4630      	mov	r0, r6
   83744:	f001 f856 	bl	847f4 <_sbrk_r>
   83748:	68ba      	ldr	r2, [r7, #8]
   8374a:	1a83      	subs	r3, r0, r2
   8374c:	2b0f      	cmp	r3, #15
   8374e:	ddde      	ble.n	8370e <_malloc_trim_r+0x3e>
   83750:	4c06      	ldr	r4, [pc, #24]	; (8376c <_malloc_trim_r+0x9c>)
   83752:	4905      	ldr	r1, [pc, #20]	; (83768 <_malloc_trim_r+0x98>)
   83754:	6824      	ldr	r4, [r4, #0]
   83756:	f043 0301 	orr.w	r3, r3, #1
   8375a:	1b00      	subs	r0, r0, r4
   8375c:	6053      	str	r3, [r2, #4]
   8375e:	6008      	str	r0, [r1, #0]
   83760:	e7d5      	b.n	8370e <_malloc_trim_r+0x3e>
   83762:	bf00      	nop
   83764:	200706d0 	.word	0x200706d0
   83768:	20070c00 	.word	0x20070c00
   8376c:	20070ad8 	.word	0x20070ad8

00083770 <_free_r>:
   83770:	2900      	cmp	r1, #0
   83772:	d044      	beq.n	837fe <_free_r+0x8e>
   83774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83778:	460d      	mov	r5, r1
   8377a:	4680      	mov	r8, r0
   8377c:	f000 fe78 	bl	84470 <__malloc_lock>
   83780:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83784:	4969      	ldr	r1, [pc, #420]	; (8392c <_free_r+0x1bc>)
   83786:	f1a5 0408 	sub.w	r4, r5, #8
   8378a:	f027 0301 	bic.w	r3, r7, #1
   8378e:	18e2      	adds	r2, r4, r3
   83790:	688e      	ldr	r6, [r1, #8]
   83792:	6850      	ldr	r0, [r2, #4]
   83794:	42b2      	cmp	r2, r6
   83796:	f020 0003 	bic.w	r0, r0, #3
   8379a:	d05e      	beq.n	8385a <_free_r+0xea>
   8379c:	07fe      	lsls	r6, r7, #31
   8379e:	6050      	str	r0, [r2, #4]
   837a0:	d40b      	bmi.n	837ba <_free_r+0x4a>
   837a2:	f855 7c08 	ldr.w	r7, [r5, #-8]
   837a6:	f101 0e08 	add.w	lr, r1, #8
   837aa:	1be4      	subs	r4, r4, r7
   837ac:	68a5      	ldr	r5, [r4, #8]
   837ae:	443b      	add	r3, r7
   837b0:	4575      	cmp	r5, lr
   837b2:	d06d      	beq.n	83890 <_free_r+0x120>
   837b4:	68e7      	ldr	r7, [r4, #12]
   837b6:	60ef      	str	r7, [r5, #12]
   837b8:	60bd      	str	r5, [r7, #8]
   837ba:	1815      	adds	r5, r2, r0
   837bc:	686d      	ldr	r5, [r5, #4]
   837be:	07ed      	lsls	r5, r5, #31
   837c0:	d53e      	bpl.n	83840 <_free_r+0xd0>
   837c2:	f043 0201 	orr.w	r2, r3, #1
   837c6:	6062      	str	r2, [r4, #4]
   837c8:	50e3      	str	r3, [r4, r3]
   837ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   837ce:	d217      	bcs.n	83800 <_free_r+0x90>
   837d0:	2201      	movs	r2, #1
   837d2:	08db      	lsrs	r3, r3, #3
   837d4:	1098      	asrs	r0, r3, #2
   837d6:	684d      	ldr	r5, [r1, #4]
   837d8:	4413      	add	r3, r2
   837da:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   837de:	4082      	lsls	r2, r0
   837e0:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   837e4:	432a      	orrs	r2, r5
   837e6:	3808      	subs	r0, #8
   837e8:	60e0      	str	r0, [r4, #12]
   837ea:	60a7      	str	r7, [r4, #8]
   837ec:	604a      	str	r2, [r1, #4]
   837ee:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   837f2:	60fc      	str	r4, [r7, #12]
   837f4:	4640      	mov	r0, r8
   837f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   837fa:	f000 be3f 	b.w	8447c <__malloc_unlock>
   837fe:	4770      	bx	lr
   83800:	0a5a      	lsrs	r2, r3, #9
   83802:	2a04      	cmp	r2, #4
   83804:	d852      	bhi.n	838ac <_free_r+0x13c>
   83806:	099a      	lsrs	r2, r3, #6
   83808:	f102 0739 	add.w	r7, r2, #57	; 0x39
   8380c:	00ff      	lsls	r7, r7, #3
   8380e:	f102 0538 	add.w	r5, r2, #56	; 0x38
   83812:	19c8      	adds	r0, r1, r7
   83814:	59ca      	ldr	r2, [r1, r7]
   83816:	3808      	subs	r0, #8
   83818:	4290      	cmp	r0, r2
   8381a:	d04f      	beq.n	838bc <_free_r+0x14c>
   8381c:	6851      	ldr	r1, [r2, #4]
   8381e:	f021 0103 	bic.w	r1, r1, #3
   83822:	428b      	cmp	r3, r1
   83824:	d232      	bcs.n	8388c <_free_r+0x11c>
   83826:	6892      	ldr	r2, [r2, #8]
   83828:	4290      	cmp	r0, r2
   8382a:	d1f7      	bne.n	8381c <_free_r+0xac>
   8382c:	68c3      	ldr	r3, [r0, #12]
   8382e:	60a0      	str	r0, [r4, #8]
   83830:	60e3      	str	r3, [r4, #12]
   83832:	609c      	str	r4, [r3, #8]
   83834:	60c4      	str	r4, [r0, #12]
   83836:	4640      	mov	r0, r8
   83838:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8383c:	f000 be1e 	b.w	8447c <__malloc_unlock>
   83840:	6895      	ldr	r5, [r2, #8]
   83842:	4f3b      	ldr	r7, [pc, #236]	; (83930 <_free_r+0x1c0>)
   83844:	4403      	add	r3, r0
   83846:	42bd      	cmp	r5, r7
   83848:	d040      	beq.n	838cc <_free_r+0x15c>
   8384a:	68d0      	ldr	r0, [r2, #12]
   8384c:	f043 0201 	orr.w	r2, r3, #1
   83850:	60e8      	str	r0, [r5, #12]
   83852:	6085      	str	r5, [r0, #8]
   83854:	6062      	str	r2, [r4, #4]
   83856:	50e3      	str	r3, [r4, r3]
   83858:	e7b7      	b.n	837ca <_free_r+0x5a>
   8385a:	07ff      	lsls	r7, r7, #31
   8385c:	4403      	add	r3, r0
   8385e:	d407      	bmi.n	83870 <_free_r+0x100>
   83860:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83864:	1b64      	subs	r4, r4, r5
   83866:	68e2      	ldr	r2, [r4, #12]
   83868:	68a0      	ldr	r0, [r4, #8]
   8386a:	442b      	add	r3, r5
   8386c:	60c2      	str	r2, [r0, #12]
   8386e:	6090      	str	r0, [r2, #8]
   83870:	4a30      	ldr	r2, [pc, #192]	; (83934 <_free_r+0x1c4>)
   83872:	f043 0001 	orr.w	r0, r3, #1
   83876:	6812      	ldr	r2, [r2, #0]
   83878:	6060      	str	r0, [r4, #4]
   8387a:	4293      	cmp	r3, r2
   8387c:	608c      	str	r4, [r1, #8]
   8387e:	d3b9      	bcc.n	837f4 <_free_r+0x84>
   83880:	4b2d      	ldr	r3, [pc, #180]	; (83938 <_free_r+0x1c8>)
   83882:	4640      	mov	r0, r8
   83884:	6819      	ldr	r1, [r3, #0]
   83886:	f7ff ff23 	bl	836d0 <_malloc_trim_r>
   8388a:	e7b3      	b.n	837f4 <_free_r+0x84>
   8388c:	4610      	mov	r0, r2
   8388e:	e7cd      	b.n	8382c <_free_r+0xbc>
   83890:	1811      	adds	r1, r2, r0
   83892:	6849      	ldr	r1, [r1, #4]
   83894:	07c9      	lsls	r1, r1, #31
   83896:	d444      	bmi.n	83922 <_free_r+0x1b2>
   83898:	6891      	ldr	r1, [r2, #8]
   8389a:	4403      	add	r3, r0
   8389c:	68d2      	ldr	r2, [r2, #12]
   8389e:	f043 0001 	orr.w	r0, r3, #1
   838a2:	60ca      	str	r2, [r1, #12]
   838a4:	6091      	str	r1, [r2, #8]
   838a6:	6060      	str	r0, [r4, #4]
   838a8:	50e3      	str	r3, [r4, r3]
   838aa:	e7a3      	b.n	837f4 <_free_r+0x84>
   838ac:	2a14      	cmp	r2, #20
   838ae:	d816      	bhi.n	838de <_free_r+0x16e>
   838b0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   838b4:	00ff      	lsls	r7, r7, #3
   838b6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   838ba:	e7aa      	b.n	83812 <_free_r+0xa2>
   838bc:	2301      	movs	r3, #1
   838be:	10aa      	asrs	r2, r5, #2
   838c0:	684d      	ldr	r5, [r1, #4]
   838c2:	4093      	lsls	r3, r2
   838c4:	432b      	orrs	r3, r5
   838c6:	604b      	str	r3, [r1, #4]
   838c8:	4603      	mov	r3, r0
   838ca:	e7b0      	b.n	8382e <_free_r+0xbe>
   838cc:	f043 0201 	orr.w	r2, r3, #1
   838d0:	614c      	str	r4, [r1, #20]
   838d2:	610c      	str	r4, [r1, #16]
   838d4:	60e5      	str	r5, [r4, #12]
   838d6:	60a5      	str	r5, [r4, #8]
   838d8:	6062      	str	r2, [r4, #4]
   838da:	50e3      	str	r3, [r4, r3]
   838dc:	e78a      	b.n	837f4 <_free_r+0x84>
   838de:	2a54      	cmp	r2, #84	; 0x54
   838e0:	d806      	bhi.n	838f0 <_free_r+0x180>
   838e2:	0b1a      	lsrs	r2, r3, #12
   838e4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   838e8:	00ff      	lsls	r7, r7, #3
   838ea:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   838ee:	e790      	b.n	83812 <_free_r+0xa2>
   838f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   838f4:	d806      	bhi.n	83904 <_free_r+0x194>
   838f6:	0bda      	lsrs	r2, r3, #15
   838f8:	f102 0778 	add.w	r7, r2, #120	; 0x78
   838fc:	00ff      	lsls	r7, r7, #3
   838fe:	f102 0577 	add.w	r5, r2, #119	; 0x77
   83902:	e786      	b.n	83812 <_free_r+0xa2>
   83904:	f240 5054 	movw	r0, #1364	; 0x554
   83908:	4282      	cmp	r2, r0
   8390a:	d806      	bhi.n	8391a <_free_r+0x1aa>
   8390c:	0c9a      	lsrs	r2, r3, #18
   8390e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   83912:	00ff      	lsls	r7, r7, #3
   83914:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   83918:	e77b      	b.n	83812 <_free_r+0xa2>
   8391a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8391e:	257e      	movs	r5, #126	; 0x7e
   83920:	e777      	b.n	83812 <_free_r+0xa2>
   83922:	f043 0101 	orr.w	r1, r3, #1
   83926:	6061      	str	r1, [r4, #4]
   83928:	6013      	str	r3, [r2, #0]
   8392a:	e763      	b.n	837f4 <_free_r+0x84>
   8392c:	200706d0 	.word	0x200706d0
   83930:	200706d8 	.word	0x200706d8
   83934:	20070adc 	.word	0x20070adc
   83938:	20070c30 	.word	0x20070c30

0008393c <__sfvwrite_r>:
   8393c:	6893      	ldr	r3, [r2, #8]
   8393e:	2b00      	cmp	r3, #0
   83940:	d071      	beq.n	83a26 <__sfvwrite_r+0xea>
   83942:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83946:	898b      	ldrh	r3, [r1, #12]
   83948:	b083      	sub	sp, #12
   8394a:	460c      	mov	r4, r1
   8394c:	0719      	lsls	r1, r3, #28
   8394e:	9000      	str	r0, [sp, #0]
   83950:	4616      	mov	r6, r2
   83952:	d525      	bpl.n	839a0 <__sfvwrite_r+0x64>
   83954:	6922      	ldr	r2, [r4, #16]
   83956:	b31a      	cbz	r2, 839a0 <__sfvwrite_r+0x64>
   83958:	f013 0002 	ands.w	r0, r3, #2
   8395c:	6835      	ldr	r5, [r6, #0]
   8395e:	d02b      	beq.n	839b8 <__sfvwrite_r+0x7c>
   83960:	f04f 0900 	mov.w	r9, #0
   83964:	46b0      	mov	r8, r6
   83966:	464f      	mov	r7, r9
   83968:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 83c2c <__sfvwrite_r+0x2f0>
   8396c:	2f00      	cmp	r7, #0
   8396e:	d055      	beq.n	83a1c <__sfvwrite_r+0xe0>
   83970:	4557      	cmp	r7, sl
   83972:	463b      	mov	r3, r7
   83974:	464a      	mov	r2, r9
   83976:	bf28      	it	cs
   83978:	4653      	movcs	r3, sl
   8397a:	69e1      	ldr	r1, [r4, #28]
   8397c:	9800      	ldr	r0, [sp, #0]
   8397e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83980:	47b0      	blx	r6
   83982:	2800      	cmp	r0, #0
   83984:	dd56      	ble.n	83a34 <__sfvwrite_r+0xf8>
   83986:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8398a:	4481      	add	r9, r0
   8398c:	1a1b      	subs	r3, r3, r0
   8398e:	1a3f      	subs	r7, r7, r0
   83990:	f8c8 3008 	str.w	r3, [r8, #8]
   83994:	2b00      	cmp	r3, #0
   83996:	d1e9      	bne.n	8396c <__sfvwrite_r+0x30>
   83998:	2000      	movs	r0, #0
   8399a:	b003      	add	sp, #12
   8399c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   839a0:	4621      	mov	r1, r4
   839a2:	9800      	ldr	r0, [sp, #0]
   839a4:	f7ff fc56 	bl	83254 <__swsetup_r>
   839a8:	2800      	cmp	r0, #0
   839aa:	f040 8135 	bne.w	83c18 <__sfvwrite_r+0x2dc>
   839ae:	89a3      	ldrh	r3, [r4, #12]
   839b0:	6835      	ldr	r5, [r6, #0]
   839b2:	f013 0002 	ands.w	r0, r3, #2
   839b6:	d1d3      	bne.n	83960 <__sfvwrite_r+0x24>
   839b8:	f013 0901 	ands.w	r9, r3, #1
   839bc:	d144      	bne.n	83a48 <__sfvwrite_r+0x10c>
   839be:	464f      	mov	r7, r9
   839c0:	9601      	str	r6, [sp, #4]
   839c2:	b337      	cbz	r7, 83a12 <__sfvwrite_r+0xd6>
   839c4:	059a      	lsls	r2, r3, #22
   839c6:	f8d4 8008 	ldr.w	r8, [r4, #8]
   839ca:	f140 8085 	bpl.w	83ad8 <__sfvwrite_r+0x19c>
   839ce:	4547      	cmp	r7, r8
   839d0:	46c3      	mov	fp, r8
   839d2:	f0c0 80ad 	bcc.w	83b30 <__sfvwrite_r+0x1f4>
   839d6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   839da:	f040 80ae 	bne.w	83b3a <__sfvwrite_r+0x1fe>
   839de:	46ba      	mov	sl, r7
   839e0:	6820      	ldr	r0, [r4, #0]
   839e2:	465a      	mov	r2, fp
   839e4:	4649      	mov	r1, r9
   839e6:	f000 fcdf 	bl	843a8 <memmove>
   839ea:	68a2      	ldr	r2, [r4, #8]
   839ec:	6823      	ldr	r3, [r4, #0]
   839ee:	eba2 0208 	sub.w	r2, r2, r8
   839f2:	445b      	add	r3, fp
   839f4:	60a2      	str	r2, [r4, #8]
   839f6:	6023      	str	r3, [r4, #0]
   839f8:	9a01      	ldr	r2, [sp, #4]
   839fa:	44d1      	add	r9, sl
   839fc:	6893      	ldr	r3, [r2, #8]
   839fe:	eba7 070a 	sub.w	r7, r7, sl
   83a02:	eba3 030a 	sub.w	r3, r3, sl
   83a06:	6093      	str	r3, [r2, #8]
   83a08:	2b00      	cmp	r3, #0
   83a0a:	d0c5      	beq.n	83998 <__sfvwrite_r+0x5c>
   83a0c:	89a3      	ldrh	r3, [r4, #12]
   83a0e:	2f00      	cmp	r7, #0
   83a10:	d1d8      	bne.n	839c4 <__sfvwrite_r+0x88>
   83a12:	f8d5 9000 	ldr.w	r9, [r5]
   83a16:	686f      	ldr	r7, [r5, #4]
   83a18:	3508      	adds	r5, #8
   83a1a:	e7d2      	b.n	839c2 <__sfvwrite_r+0x86>
   83a1c:	f8d5 9000 	ldr.w	r9, [r5]
   83a20:	686f      	ldr	r7, [r5, #4]
   83a22:	3508      	adds	r5, #8
   83a24:	e7a2      	b.n	8396c <__sfvwrite_r+0x30>
   83a26:	2000      	movs	r0, #0
   83a28:	4770      	bx	lr
   83a2a:	4621      	mov	r1, r4
   83a2c:	9800      	ldr	r0, [sp, #0]
   83a2e:	f7ff fd21 	bl	83474 <_fflush_r>
   83a32:	b378      	cbz	r0, 83a94 <__sfvwrite_r+0x158>
   83a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83a38:	f04f 30ff 	mov.w	r0, #4294967295
   83a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83a40:	81a3      	strh	r3, [r4, #12]
   83a42:	b003      	add	sp, #12
   83a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a48:	4681      	mov	r9, r0
   83a4a:	4633      	mov	r3, r6
   83a4c:	464e      	mov	r6, r9
   83a4e:	46a8      	mov	r8, r5
   83a50:	469a      	mov	sl, r3
   83a52:	464d      	mov	r5, r9
   83a54:	b356      	cbz	r6, 83aac <__sfvwrite_r+0x170>
   83a56:	2800      	cmp	r0, #0
   83a58:	d032      	beq.n	83ac0 <__sfvwrite_r+0x184>
   83a5a:	45b1      	cmp	r9, r6
   83a5c:	46cb      	mov	fp, r9
   83a5e:	bf28      	it	cs
   83a60:	46b3      	movcs	fp, r6
   83a62:	6820      	ldr	r0, [r4, #0]
   83a64:	6923      	ldr	r3, [r4, #16]
   83a66:	465f      	mov	r7, fp
   83a68:	4298      	cmp	r0, r3
   83a6a:	6962      	ldr	r2, [r4, #20]
   83a6c:	d904      	bls.n	83a78 <__sfvwrite_r+0x13c>
   83a6e:	68a3      	ldr	r3, [r4, #8]
   83a70:	4413      	add	r3, r2
   83a72:	459b      	cmp	fp, r3
   83a74:	f300 80a8 	bgt.w	83bc8 <__sfvwrite_r+0x28c>
   83a78:	4593      	cmp	fp, r2
   83a7a:	db4d      	blt.n	83b18 <__sfvwrite_r+0x1dc>
   83a7c:	4613      	mov	r3, r2
   83a7e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83a80:	462a      	mov	r2, r5
   83a82:	69e1      	ldr	r1, [r4, #28]
   83a84:	9800      	ldr	r0, [sp, #0]
   83a86:	47b8      	blx	r7
   83a88:	1e07      	subs	r7, r0, #0
   83a8a:	ddd3      	ble.n	83a34 <__sfvwrite_r+0xf8>
   83a8c:	ebb9 0907 	subs.w	r9, r9, r7
   83a90:	d0cb      	beq.n	83a2a <__sfvwrite_r+0xee>
   83a92:	2001      	movs	r0, #1
   83a94:	f8da 3008 	ldr.w	r3, [sl, #8]
   83a98:	443d      	add	r5, r7
   83a9a:	1bdb      	subs	r3, r3, r7
   83a9c:	1bf6      	subs	r6, r6, r7
   83a9e:	f8ca 3008 	str.w	r3, [sl, #8]
   83aa2:	2b00      	cmp	r3, #0
   83aa4:	f43f af78 	beq.w	83998 <__sfvwrite_r+0x5c>
   83aa8:	2e00      	cmp	r6, #0
   83aaa:	d1d4      	bne.n	83a56 <__sfvwrite_r+0x11a>
   83aac:	f108 0308 	add.w	r3, r8, #8
   83ab0:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83ab4:	4698      	mov	r8, r3
   83ab6:	f853 5c08 	ldr.w	r5, [r3, #-8]
   83aba:	3308      	adds	r3, #8
   83abc:	2e00      	cmp	r6, #0
   83abe:	d0f7      	beq.n	83ab0 <__sfvwrite_r+0x174>
   83ac0:	4632      	mov	r2, r6
   83ac2:	210a      	movs	r1, #10
   83ac4:	4628      	mov	r0, r5
   83ac6:	f000 fc29 	bl	8431c <memchr>
   83aca:	2800      	cmp	r0, #0
   83acc:	f000 80a1 	beq.w	83c12 <__sfvwrite_r+0x2d6>
   83ad0:	3001      	adds	r0, #1
   83ad2:	eba0 0905 	sub.w	r9, r0, r5
   83ad6:	e7c0      	b.n	83a5a <__sfvwrite_r+0x11e>
   83ad8:	6820      	ldr	r0, [r4, #0]
   83ada:	6923      	ldr	r3, [r4, #16]
   83adc:	4298      	cmp	r0, r3
   83ade:	d802      	bhi.n	83ae6 <__sfvwrite_r+0x1aa>
   83ae0:	6963      	ldr	r3, [r4, #20]
   83ae2:	429f      	cmp	r7, r3
   83ae4:	d25d      	bcs.n	83ba2 <__sfvwrite_r+0x266>
   83ae6:	45b8      	cmp	r8, r7
   83ae8:	bf28      	it	cs
   83aea:	46b8      	movcs	r8, r7
   83aec:	4649      	mov	r1, r9
   83aee:	4642      	mov	r2, r8
   83af0:	f000 fc5a 	bl	843a8 <memmove>
   83af4:	68a3      	ldr	r3, [r4, #8]
   83af6:	6822      	ldr	r2, [r4, #0]
   83af8:	eba3 0308 	sub.w	r3, r3, r8
   83afc:	4442      	add	r2, r8
   83afe:	60a3      	str	r3, [r4, #8]
   83b00:	6022      	str	r2, [r4, #0]
   83b02:	b10b      	cbz	r3, 83b08 <__sfvwrite_r+0x1cc>
   83b04:	46c2      	mov	sl, r8
   83b06:	e777      	b.n	839f8 <__sfvwrite_r+0xbc>
   83b08:	4621      	mov	r1, r4
   83b0a:	9800      	ldr	r0, [sp, #0]
   83b0c:	f7ff fcb2 	bl	83474 <_fflush_r>
   83b10:	2800      	cmp	r0, #0
   83b12:	d18f      	bne.n	83a34 <__sfvwrite_r+0xf8>
   83b14:	46c2      	mov	sl, r8
   83b16:	e76f      	b.n	839f8 <__sfvwrite_r+0xbc>
   83b18:	465a      	mov	r2, fp
   83b1a:	4629      	mov	r1, r5
   83b1c:	f000 fc44 	bl	843a8 <memmove>
   83b20:	68a2      	ldr	r2, [r4, #8]
   83b22:	6823      	ldr	r3, [r4, #0]
   83b24:	eba2 020b 	sub.w	r2, r2, fp
   83b28:	445b      	add	r3, fp
   83b2a:	60a2      	str	r2, [r4, #8]
   83b2c:	6023      	str	r3, [r4, #0]
   83b2e:	e7ad      	b.n	83a8c <__sfvwrite_r+0x150>
   83b30:	46b8      	mov	r8, r7
   83b32:	46ba      	mov	sl, r7
   83b34:	46bb      	mov	fp, r7
   83b36:	6820      	ldr	r0, [r4, #0]
   83b38:	e753      	b.n	839e2 <__sfvwrite_r+0xa6>
   83b3a:	6962      	ldr	r2, [r4, #20]
   83b3c:	6820      	ldr	r0, [r4, #0]
   83b3e:	6921      	ldr	r1, [r4, #16]
   83b40:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83b44:	eba0 0a01 	sub.w	sl, r0, r1
   83b48:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83b4c:	f10a 0001 	add.w	r0, sl, #1
   83b50:	ea4f 0868 	mov.w	r8, r8, asr #1
   83b54:	4438      	add	r0, r7
   83b56:	4540      	cmp	r0, r8
   83b58:	4642      	mov	r2, r8
   83b5a:	bf84      	itt	hi
   83b5c:	4680      	movhi	r8, r0
   83b5e:	4642      	movhi	r2, r8
   83b60:	055b      	lsls	r3, r3, #21
   83b62:	d544      	bpl.n	83bee <__sfvwrite_r+0x2b2>
   83b64:	4611      	mov	r1, r2
   83b66:	9800      	ldr	r0, [sp, #0]
   83b68:	f000 f920 	bl	83dac <_malloc_r>
   83b6c:	4683      	mov	fp, r0
   83b6e:	2800      	cmp	r0, #0
   83b70:	d055      	beq.n	83c1e <__sfvwrite_r+0x2e2>
   83b72:	4652      	mov	r2, sl
   83b74:	6921      	ldr	r1, [r4, #16]
   83b76:	f7fe fae3 	bl	82140 <memcpy>
   83b7a:	89a3      	ldrh	r3, [r4, #12]
   83b7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   83b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83b84:	81a3      	strh	r3, [r4, #12]
   83b86:	eb0b 000a 	add.w	r0, fp, sl
   83b8a:	eba8 030a 	sub.w	r3, r8, sl
   83b8e:	f8c4 b010 	str.w	fp, [r4, #16]
   83b92:	f8c4 8014 	str.w	r8, [r4, #20]
   83b96:	6020      	str	r0, [r4, #0]
   83b98:	60a3      	str	r3, [r4, #8]
   83b9a:	46b8      	mov	r8, r7
   83b9c:	46ba      	mov	sl, r7
   83b9e:	46bb      	mov	fp, r7
   83ba0:	e71f      	b.n	839e2 <__sfvwrite_r+0xa6>
   83ba2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83ba6:	42ba      	cmp	r2, r7
   83ba8:	bf28      	it	cs
   83baa:	463a      	movcs	r2, r7
   83bac:	fb92 f2f3 	sdiv	r2, r2, r3
   83bb0:	69e1      	ldr	r1, [r4, #28]
   83bb2:	fb03 f302 	mul.w	r3, r3, r2
   83bb6:	9800      	ldr	r0, [sp, #0]
   83bb8:	464a      	mov	r2, r9
   83bba:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83bbc:	47b0      	blx	r6
   83bbe:	f1b0 0a00 	subs.w	sl, r0, #0
   83bc2:	f73f af19 	bgt.w	839f8 <__sfvwrite_r+0xbc>
   83bc6:	e735      	b.n	83a34 <__sfvwrite_r+0xf8>
   83bc8:	461a      	mov	r2, r3
   83bca:	4629      	mov	r1, r5
   83bcc:	9301      	str	r3, [sp, #4]
   83bce:	f000 fbeb 	bl	843a8 <memmove>
   83bd2:	6822      	ldr	r2, [r4, #0]
   83bd4:	9b01      	ldr	r3, [sp, #4]
   83bd6:	4621      	mov	r1, r4
   83bd8:	441a      	add	r2, r3
   83bda:	6022      	str	r2, [r4, #0]
   83bdc:	9800      	ldr	r0, [sp, #0]
   83bde:	f7ff fc49 	bl	83474 <_fflush_r>
   83be2:	9b01      	ldr	r3, [sp, #4]
   83be4:	2800      	cmp	r0, #0
   83be6:	f47f af25 	bne.w	83a34 <__sfvwrite_r+0xf8>
   83bea:	461f      	mov	r7, r3
   83bec:	e74e      	b.n	83a8c <__sfvwrite_r+0x150>
   83bee:	9800      	ldr	r0, [sp, #0]
   83bf0:	f000 fc4a 	bl	84488 <_realloc_r>
   83bf4:	4683      	mov	fp, r0
   83bf6:	2800      	cmp	r0, #0
   83bf8:	d1c5      	bne.n	83b86 <__sfvwrite_r+0x24a>
   83bfa:	9d00      	ldr	r5, [sp, #0]
   83bfc:	6921      	ldr	r1, [r4, #16]
   83bfe:	4628      	mov	r0, r5
   83c00:	f7ff fdb6 	bl	83770 <_free_r>
   83c04:	220c      	movs	r2, #12
   83c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83c0a:	602a      	str	r2, [r5, #0]
   83c0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   83c10:	e712      	b.n	83a38 <__sfvwrite_r+0xfc>
   83c12:	f106 0901 	add.w	r9, r6, #1
   83c16:	e720      	b.n	83a5a <__sfvwrite_r+0x11e>
   83c18:	f04f 30ff 	mov.w	r0, #4294967295
   83c1c:	e6bd      	b.n	8399a <__sfvwrite_r+0x5e>
   83c1e:	220c      	movs	r2, #12
   83c20:	9900      	ldr	r1, [sp, #0]
   83c22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83c26:	600a      	str	r2, [r1, #0]
   83c28:	e706      	b.n	83a38 <__sfvwrite_r+0xfc>
   83c2a:	bf00      	nop
   83c2c:	7ffffc00 	.word	0x7ffffc00

00083c30 <_fwalk_reent>:
   83c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83c34:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83c38:	d01e      	beq.n	83c78 <_fwalk_reent+0x48>
   83c3a:	4688      	mov	r8, r1
   83c3c:	4607      	mov	r7, r0
   83c3e:	f04f 0900 	mov.w	r9, #0
   83c42:	6875      	ldr	r5, [r6, #4]
   83c44:	68b4      	ldr	r4, [r6, #8]
   83c46:	3d01      	subs	r5, #1
   83c48:	d410      	bmi.n	83c6c <_fwalk_reent+0x3c>
   83c4a:	89a3      	ldrh	r3, [r4, #12]
   83c4c:	3d01      	subs	r5, #1
   83c4e:	2b01      	cmp	r3, #1
   83c50:	d908      	bls.n	83c64 <_fwalk_reent+0x34>
   83c52:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83c56:	3301      	adds	r3, #1
   83c58:	d004      	beq.n	83c64 <_fwalk_reent+0x34>
   83c5a:	4621      	mov	r1, r4
   83c5c:	4638      	mov	r0, r7
   83c5e:	47c0      	blx	r8
   83c60:	ea49 0900 	orr.w	r9, r9, r0
   83c64:	1c6b      	adds	r3, r5, #1
   83c66:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83c6a:	d1ee      	bne.n	83c4a <_fwalk_reent+0x1a>
   83c6c:	6836      	ldr	r6, [r6, #0]
   83c6e:	2e00      	cmp	r6, #0
   83c70:	d1e7      	bne.n	83c42 <_fwalk_reent+0x12>
   83c72:	4648      	mov	r0, r9
   83c74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83c78:	46b1      	mov	r9, r6
   83c7a:	4648      	mov	r0, r9
   83c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00083c80 <__locale_mb_cur_max>:
   83c80:	4b04      	ldr	r3, [pc, #16]	; (83c94 <__locale_mb_cur_max+0x14>)
   83c82:	4a05      	ldr	r2, [pc, #20]	; (83c98 <__locale_mb_cur_max+0x18>)
   83c84:	681b      	ldr	r3, [r3, #0]
   83c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83c88:	2b00      	cmp	r3, #0
   83c8a:	bf08      	it	eq
   83c8c:	4613      	moveq	r3, r2
   83c8e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   83c92:	4770      	bx	lr
   83c94:	20070134 	.word	0x20070134
   83c98:	20070564 	.word	0x20070564

00083c9c <__retarget_lock_init_recursive>:
   83c9c:	4770      	bx	lr
   83c9e:	bf00      	nop

00083ca0 <__retarget_lock_close_recursive>:
   83ca0:	4770      	bx	lr
   83ca2:	bf00      	nop

00083ca4 <__retarget_lock_acquire_recursive>:
   83ca4:	4770      	bx	lr
   83ca6:	bf00      	nop

00083ca8 <__retarget_lock_release_recursive>:
   83ca8:	4770      	bx	lr
   83caa:	bf00      	nop

00083cac <__swhatbuf_r>:
   83cac:	b570      	push	{r4, r5, r6, lr}
   83cae:	460c      	mov	r4, r1
   83cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83cb4:	b090      	sub	sp, #64	; 0x40
   83cb6:	2900      	cmp	r1, #0
   83cb8:	4615      	mov	r5, r2
   83cba:	461e      	mov	r6, r3
   83cbc:	db14      	blt.n	83ce8 <__swhatbuf_r+0x3c>
   83cbe:	aa01      	add	r2, sp, #4
   83cc0:	f000 ff68 	bl	84b94 <_fstat_r>
   83cc4:	2800      	cmp	r0, #0
   83cc6:	db0f      	blt.n	83ce8 <__swhatbuf_r+0x3c>
   83cc8:	9a02      	ldr	r2, [sp, #8]
   83cca:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83cce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   83cd2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   83cd6:	fab2 f282 	clz	r2, r2
   83cda:	f44f 6000 	mov.w	r0, #2048	; 0x800
   83cde:	0952      	lsrs	r2, r2, #5
   83ce0:	6032      	str	r2, [r6, #0]
   83ce2:	602b      	str	r3, [r5, #0]
   83ce4:	b010      	add	sp, #64	; 0x40
   83ce6:	bd70      	pop	{r4, r5, r6, pc}
   83ce8:	2300      	movs	r3, #0
   83cea:	89a2      	ldrh	r2, [r4, #12]
   83cec:	6033      	str	r3, [r6, #0]
   83cee:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   83cf2:	d004      	beq.n	83cfe <__swhatbuf_r+0x52>
   83cf4:	2240      	movs	r2, #64	; 0x40
   83cf6:	4618      	mov	r0, r3
   83cf8:	602a      	str	r2, [r5, #0]
   83cfa:	b010      	add	sp, #64	; 0x40
   83cfc:	bd70      	pop	{r4, r5, r6, pc}
   83cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83d02:	602b      	str	r3, [r5, #0]
   83d04:	b010      	add	sp, #64	; 0x40
   83d06:	bd70      	pop	{r4, r5, r6, pc}

00083d08 <__smakebuf_r>:
   83d08:	898a      	ldrh	r2, [r1, #12]
   83d0a:	460b      	mov	r3, r1
   83d0c:	0792      	lsls	r2, r2, #30
   83d0e:	d506      	bpl.n	83d1e <__smakebuf_r+0x16>
   83d10:	2101      	movs	r1, #1
   83d12:	f103 0243 	add.w	r2, r3, #67	; 0x43
   83d16:	6159      	str	r1, [r3, #20]
   83d18:	601a      	str	r2, [r3, #0]
   83d1a:	611a      	str	r2, [r3, #16]
   83d1c:	4770      	bx	lr
   83d1e:	b5f0      	push	{r4, r5, r6, r7, lr}
   83d20:	b083      	sub	sp, #12
   83d22:	ab01      	add	r3, sp, #4
   83d24:	466a      	mov	r2, sp
   83d26:	460c      	mov	r4, r1
   83d28:	4606      	mov	r6, r0
   83d2a:	f7ff ffbf 	bl	83cac <__swhatbuf_r>
   83d2e:	9900      	ldr	r1, [sp, #0]
   83d30:	4605      	mov	r5, r0
   83d32:	4630      	mov	r0, r6
   83d34:	f000 f83a 	bl	83dac <_malloc_r>
   83d38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83d3c:	b1d8      	cbz	r0, 83d76 <__smakebuf_r+0x6e>
   83d3e:	e89d 0006 	ldmia.w	sp, {r1, r2}
   83d42:	4f15      	ldr	r7, [pc, #84]	; (83d98 <__smakebuf_r+0x90>)
   83d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83d48:	63f7      	str	r7, [r6, #60]	; 0x3c
   83d4a:	81a3      	strh	r3, [r4, #12]
   83d4c:	6020      	str	r0, [r4, #0]
   83d4e:	6120      	str	r0, [r4, #16]
   83d50:	6161      	str	r1, [r4, #20]
   83d52:	b91a      	cbnz	r2, 83d5c <__smakebuf_r+0x54>
   83d54:	432b      	orrs	r3, r5
   83d56:	81a3      	strh	r3, [r4, #12]
   83d58:	b003      	add	sp, #12
   83d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83d5c:	4630      	mov	r0, r6
   83d5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83d62:	f000 ff2b 	bl	84bbc <_isatty_r>
   83d66:	b1a0      	cbz	r0, 83d92 <__smakebuf_r+0x8a>
   83d68:	89a3      	ldrh	r3, [r4, #12]
   83d6a:	f023 0303 	bic.w	r3, r3, #3
   83d6e:	f043 0301 	orr.w	r3, r3, #1
   83d72:	b21b      	sxth	r3, r3
   83d74:	e7ee      	b.n	83d54 <__smakebuf_r+0x4c>
   83d76:	059a      	lsls	r2, r3, #22
   83d78:	d4ee      	bmi.n	83d58 <__smakebuf_r+0x50>
   83d7a:	2101      	movs	r1, #1
   83d7c:	f023 0303 	bic.w	r3, r3, #3
   83d80:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83d84:	f043 0302 	orr.w	r3, r3, #2
   83d88:	81a3      	strh	r3, [r4, #12]
   83d8a:	6161      	str	r1, [r4, #20]
   83d8c:	6022      	str	r2, [r4, #0]
   83d8e:	6122      	str	r2, [r4, #16]
   83d90:	e7e2      	b.n	83d58 <__smakebuf_r+0x50>
   83d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83d96:	e7dd      	b.n	83d54 <__smakebuf_r+0x4c>
   83d98:	000834c9 	.word	0x000834c9

00083d9c <malloc>:
   83d9c:	4b02      	ldr	r3, [pc, #8]	; (83da8 <malloc+0xc>)
   83d9e:	4601      	mov	r1, r0
   83da0:	6818      	ldr	r0, [r3, #0]
   83da2:	f000 b803 	b.w	83dac <_malloc_r>
   83da6:	bf00      	nop
   83da8:	20070134 	.word	0x20070134

00083dac <_malloc_r>:
   83dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83db0:	f101 060b 	add.w	r6, r1, #11
   83db4:	2e16      	cmp	r6, #22
   83db6:	b083      	sub	sp, #12
   83db8:	4605      	mov	r5, r0
   83dba:	f240 809e 	bls.w	83efa <_malloc_r+0x14e>
   83dbe:	f036 0607 	bics.w	r6, r6, #7
   83dc2:	f100 80bd 	bmi.w	83f40 <_malloc_r+0x194>
   83dc6:	42b1      	cmp	r1, r6
   83dc8:	f200 80ba 	bhi.w	83f40 <_malloc_r+0x194>
   83dcc:	f000 fb50 	bl	84470 <__malloc_lock>
   83dd0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   83dd4:	f0c0 8285 	bcc.w	842e2 <_malloc_r+0x536>
   83dd8:	0a73      	lsrs	r3, r6, #9
   83dda:	f000 80b8 	beq.w	83f4e <_malloc_r+0x1a2>
   83dde:	2b04      	cmp	r3, #4
   83de0:	f200 816c 	bhi.w	840bc <_malloc_r+0x310>
   83de4:	09b3      	lsrs	r3, r6, #6
   83de6:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83dea:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83dee:	00c1      	lsls	r1, r0, #3
   83df0:	4fb8      	ldr	r7, [pc, #736]	; (840d4 <_malloc_r+0x328>)
   83df2:	4439      	add	r1, r7
   83df4:	684c      	ldr	r4, [r1, #4]
   83df6:	3908      	subs	r1, #8
   83df8:	42a1      	cmp	r1, r4
   83dfa:	d106      	bne.n	83e0a <_malloc_r+0x5e>
   83dfc:	e00c      	b.n	83e18 <_malloc_r+0x6c>
   83dfe:	2a00      	cmp	r2, #0
   83e00:	f280 80ab 	bge.w	83f5a <_malloc_r+0x1ae>
   83e04:	68e4      	ldr	r4, [r4, #12]
   83e06:	42a1      	cmp	r1, r4
   83e08:	d006      	beq.n	83e18 <_malloc_r+0x6c>
   83e0a:	6863      	ldr	r3, [r4, #4]
   83e0c:	f023 0303 	bic.w	r3, r3, #3
   83e10:	1b9a      	subs	r2, r3, r6
   83e12:	2a0f      	cmp	r2, #15
   83e14:	ddf3      	ble.n	83dfe <_malloc_r+0x52>
   83e16:	4670      	mov	r0, lr
   83e18:	693c      	ldr	r4, [r7, #16]
   83e1a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 840e8 <_malloc_r+0x33c>
   83e1e:	4574      	cmp	r4, lr
   83e20:	f000 819e 	beq.w	84160 <_malloc_r+0x3b4>
   83e24:	6863      	ldr	r3, [r4, #4]
   83e26:	f023 0303 	bic.w	r3, r3, #3
   83e2a:	1b9a      	subs	r2, r3, r6
   83e2c:	2a0f      	cmp	r2, #15
   83e2e:	f300 8183 	bgt.w	84138 <_malloc_r+0x38c>
   83e32:	2a00      	cmp	r2, #0
   83e34:	f8c7 e014 	str.w	lr, [r7, #20]
   83e38:	f8c7 e010 	str.w	lr, [r7, #16]
   83e3c:	f280 8091 	bge.w	83f62 <_malloc_r+0x1b6>
   83e40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83e44:	f080 8154 	bcs.w	840f0 <_malloc_r+0x344>
   83e48:	2201      	movs	r2, #1
   83e4a:	08db      	lsrs	r3, r3, #3
   83e4c:	6879      	ldr	r1, [r7, #4]
   83e4e:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83e52:	4413      	add	r3, r2
   83e54:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83e58:	fa02 f20c 	lsl.w	r2, r2, ip
   83e5c:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83e60:	430a      	orrs	r2, r1
   83e62:	f1ac 0108 	sub.w	r1, ip, #8
   83e66:	60e1      	str	r1, [r4, #12]
   83e68:	f8c4 8008 	str.w	r8, [r4, #8]
   83e6c:	607a      	str	r2, [r7, #4]
   83e6e:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83e72:	f8c8 400c 	str.w	r4, [r8, #12]
   83e76:	2401      	movs	r4, #1
   83e78:	1083      	asrs	r3, r0, #2
   83e7a:	409c      	lsls	r4, r3
   83e7c:	4294      	cmp	r4, r2
   83e7e:	d87d      	bhi.n	83f7c <_malloc_r+0x1d0>
   83e80:	4214      	tst	r4, r2
   83e82:	d106      	bne.n	83e92 <_malloc_r+0xe6>
   83e84:	f020 0003 	bic.w	r0, r0, #3
   83e88:	0064      	lsls	r4, r4, #1
   83e8a:	4214      	tst	r4, r2
   83e8c:	f100 0004 	add.w	r0, r0, #4
   83e90:	d0fa      	beq.n	83e88 <_malloc_r+0xdc>
   83e92:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83e96:	46cc      	mov	ip, r9
   83e98:	4680      	mov	r8, r0
   83e9a:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83e9e:	459c      	cmp	ip, r3
   83ea0:	d107      	bne.n	83eb2 <_malloc_r+0x106>
   83ea2:	e15f      	b.n	84164 <_malloc_r+0x3b8>
   83ea4:	2a00      	cmp	r2, #0
   83ea6:	f280 816d 	bge.w	84184 <_malloc_r+0x3d8>
   83eaa:	68db      	ldr	r3, [r3, #12]
   83eac:	459c      	cmp	ip, r3
   83eae:	f000 8159 	beq.w	84164 <_malloc_r+0x3b8>
   83eb2:	6859      	ldr	r1, [r3, #4]
   83eb4:	f021 0103 	bic.w	r1, r1, #3
   83eb8:	1b8a      	subs	r2, r1, r6
   83eba:	2a0f      	cmp	r2, #15
   83ebc:	ddf2      	ble.n	83ea4 <_malloc_r+0xf8>
   83ebe:	68dc      	ldr	r4, [r3, #12]
   83ec0:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83ec4:	f046 0801 	orr.w	r8, r6, #1
   83ec8:	4628      	mov	r0, r5
   83eca:	441e      	add	r6, r3
   83ecc:	f042 0501 	orr.w	r5, r2, #1
   83ed0:	f8c3 8004 	str.w	r8, [r3, #4]
   83ed4:	f8cc 400c 	str.w	r4, [ip, #12]
   83ed8:	f8c4 c008 	str.w	ip, [r4, #8]
   83edc:	617e      	str	r6, [r7, #20]
   83ede:	613e      	str	r6, [r7, #16]
   83ee0:	f8c6 e00c 	str.w	lr, [r6, #12]
   83ee4:	f8c6 e008 	str.w	lr, [r6, #8]
   83ee8:	6075      	str	r5, [r6, #4]
   83eea:	505a      	str	r2, [r3, r1]
   83eec:	9300      	str	r3, [sp, #0]
   83eee:	f000 fac5 	bl	8447c <__malloc_unlock>
   83ef2:	9b00      	ldr	r3, [sp, #0]
   83ef4:	f103 0408 	add.w	r4, r3, #8
   83ef8:	e01e      	b.n	83f38 <_malloc_r+0x18c>
   83efa:	2910      	cmp	r1, #16
   83efc:	d820      	bhi.n	83f40 <_malloc_r+0x194>
   83efe:	f000 fab7 	bl	84470 <__malloc_lock>
   83f02:	2610      	movs	r6, #16
   83f04:	2318      	movs	r3, #24
   83f06:	2002      	movs	r0, #2
   83f08:	4f72      	ldr	r7, [pc, #456]	; (840d4 <_malloc_r+0x328>)
   83f0a:	443b      	add	r3, r7
   83f0c:	685c      	ldr	r4, [r3, #4]
   83f0e:	f1a3 0208 	sub.w	r2, r3, #8
   83f12:	4294      	cmp	r4, r2
   83f14:	f000 812f 	beq.w	84176 <_malloc_r+0x3ca>
   83f18:	6863      	ldr	r3, [r4, #4]
   83f1a:	68e1      	ldr	r1, [r4, #12]
   83f1c:	f023 0303 	bic.w	r3, r3, #3
   83f20:	4423      	add	r3, r4
   83f22:	685a      	ldr	r2, [r3, #4]
   83f24:	68a6      	ldr	r6, [r4, #8]
   83f26:	f042 0201 	orr.w	r2, r2, #1
   83f2a:	60f1      	str	r1, [r6, #12]
   83f2c:	4628      	mov	r0, r5
   83f2e:	608e      	str	r6, [r1, #8]
   83f30:	605a      	str	r2, [r3, #4]
   83f32:	f000 faa3 	bl	8447c <__malloc_unlock>
   83f36:	3408      	adds	r4, #8
   83f38:	4620      	mov	r0, r4
   83f3a:	b003      	add	sp, #12
   83f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f40:	2400      	movs	r4, #0
   83f42:	230c      	movs	r3, #12
   83f44:	4620      	mov	r0, r4
   83f46:	602b      	str	r3, [r5, #0]
   83f48:	b003      	add	sp, #12
   83f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f4e:	2040      	movs	r0, #64	; 0x40
   83f50:	f44f 7100 	mov.w	r1, #512	; 0x200
   83f54:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83f58:	e74a      	b.n	83df0 <_malloc_r+0x44>
   83f5a:	4423      	add	r3, r4
   83f5c:	685a      	ldr	r2, [r3, #4]
   83f5e:	68e1      	ldr	r1, [r4, #12]
   83f60:	e7e0      	b.n	83f24 <_malloc_r+0x178>
   83f62:	4423      	add	r3, r4
   83f64:	685a      	ldr	r2, [r3, #4]
   83f66:	4628      	mov	r0, r5
   83f68:	f042 0201 	orr.w	r2, r2, #1
   83f6c:	605a      	str	r2, [r3, #4]
   83f6e:	3408      	adds	r4, #8
   83f70:	f000 fa84 	bl	8447c <__malloc_unlock>
   83f74:	4620      	mov	r0, r4
   83f76:	b003      	add	sp, #12
   83f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f7c:	68bc      	ldr	r4, [r7, #8]
   83f7e:	6863      	ldr	r3, [r4, #4]
   83f80:	f023 0803 	bic.w	r8, r3, #3
   83f84:	45b0      	cmp	r8, r6
   83f86:	d304      	bcc.n	83f92 <_malloc_r+0x1e6>
   83f88:	eba8 0306 	sub.w	r3, r8, r6
   83f8c:	2b0f      	cmp	r3, #15
   83f8e:	f300 8085 	bgt.w	8409c <_malloc_r+0x2f0>
   83f92:	f8df 9158 	ldr.w	r9, [pc, #344]	; 840ec <_malloc_r+0x340>
   83f96:	4b50      	ldr	r3, [pc, #320]	; (840d8 <_malloc_r+0x32c>)
   83f98:	f8d9 2000 	ldr.w	r2, [r9]
   83f9c:	681b      	ldr	r3, [r3, #0]
   83f9e:	3201      	adds	r2, #1
   83fa0:	4433      	add	r3, r6
   83fa2:	eb04 0a08 	add.w	sl, r4, r8
   83fa6:	f000 8154 	beq.w	84252 <_malloc_r+0x4a6>
   83faa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83fae:	330f      	adds	r3, #15
   83fb0:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83fb4:	f02b 0b0f 	bic.w	fp, fp, #15
   83fb8:	4659      	mov	r1, fp
   83fba:	4628      	mov	r0, r5
   83fbc:	f000 fc1a 	bl	847f4 <_sbrk_r>
   83fc0:	1c41      	adds	r1, r0, #1
   83fc2:	4602      	mov	r2, r0
   83fc4:	f000 80fb 	beq.w	841be <_malloc_r+0x412>
   83fc8:	4582      	cmp	sl, r0
   83fca:	f200 80f6 	bhi.w	841ba <_malloc_r+0x40e>
   83fce:	4b43      	ldr	r3, [pc, #268]	; (840dc <_malloc_r+0x330>)
   83fd0:	6819      	ldr	r1, [r3, #0]
   83fd2:	4459      	add	r1, fp
   83fd4:	6019      	str	r1, [r3, #0]
   83fd6:	f000 814c 	beq.w	84272 <_malloc_r+0x4c6>
   83fda:	f8d9 0000 	ldr.w	r0, [r9]
   83fde:	3001      	adds	r0, #1
   83fe0:	bf1b      	ittet	ne
   83fe2:	eba2 0a0a 	subne.w	sl, r2, sl
   83fe6:	4451      	addne	r1, sl
   83fe8:	f8c9 2000 	streq.w	r2, [r9]
   83fec:	6019      	strne	r1, [r3, #0]
   83fee:	f012 0107 	ands.w	r1, r2, #7
   83ff2:	f000 8114 	beq.w	8421e <_malloc_r+0x472>
   83ff6:	f1c1 0008 	rsb	r0, r1, #8
   83ffa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83ffe:	4402      	add	r2, r0
   84000:	3108      	adds	r1, #8
   84002:	eb02 090b 	add.w	r9, r2, fp
   84006:	f3c9 090b 	ubfx	r9, r9, #0, #12
   8400a:	eba1 0909 	sub.w	r9, r1, r9
   8400e:	4649      	mov	r1, r9
   84010:	4628      	mov	r0, r5
   84012:	9301      	str	r3, [sp, #4]
   84014:	9200      	str	r2, [sp, #0]
   84016:	f000 fbed 	bl	847f4 <_sbrk_r>
   8401a:	1c43      	adds	r3, r0, #1
   8401c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   84020:	f000 8142 	beq.w	842a8 <_malloc_r+0x4fc>
   84024:	1a80      	subs	r0, r0, r2
   84026:	4448      	add	r0, r9
   84028:	f040 0001 	orr.w	r0, r0, #1
   8402c:	6819      	ldr	r1, [r3, #0]
   8402e:	42bc      	cmp	r4, r7
   84030:	4449      	add	r1, r9
   84032:	60ba      	str	r2, [r7, #8]
   84034:	6019      	str	r1, [r3, #0]
   84036:	6050      	str	r0, [r2, #4]
   84038:	d017      	beq.n	8406a <_malloc_r+0x2be>
   8403a:	f1b8 0f0f 	cmp.w	r8, #15
   8403e:	f240 80fa 	bls.w	84236 <_malloc_r+0x48a>
   84042:	f04f 0c05 	mov.w	ip, #5
   84046:	6862      	ldr	r2, [r4, #4]
   84048:	f1a8 000c 	sub.w	r0, r8, #12
   8404c:	f020 0007 	bic.w	r0, r0, #7
   84050:	f002 0201 	and.w	r2, r2, #1
   84054:	eb04 0e00 	add.w	lr, r4, r0
   84058:	4302      	orrs	r2, r0
   8405a:	280f      	cmp	r0, #15
   8405c:	6062      	str	r2, [r4, #4]
   8405e:	f8ce c004 	str.w	ip, [lr, #4]
   84062:	f8ce c008 	str.w	ip, [lr, #8]
   84066:	f200 8116 	bhi.w	84296 <_malloc_r+0x4ea>
   8406a:	4b1d      	ldr	r3, [pc, #116]	; (840e0 <_malloc_r+0x334>)
   8406c:	68bc      	ldr	r4, [r7, #8]
   8406e:	681a      	ldr	r2, [r3, #0]
   84070:	4291      	cmp	r1, r2
   84072:	bf88      	it	hi
   84074:	6019      	strhi	r1, [r3, #0]
   84076:	4b1b      	ldr	r3, [pc, #108]	; (840e4 <_malloc_r+0x338>)
   84078:	681a      	ldr	r2, [r3, #0]
   8407a:	4291      	cmp	r1, r2
   8407c:	6862      	ldr	r2, [r4, #4]
   8407e:	bf88      	it	hi
   84080:	6019      	strhi	r1, [r3, #0]
   84082:	f022 0203 	bic.w	r2, r2, #3
   84086:	4296      	cmp	r6, r2
   84088:	eba2 0306 	sub.w	r3, r2, r6
   8408c:	d801      	bhi.n	84092 <_malloc_r+0x2e6>
   8408e:	2b0f      	cmp	r3, #15
   84090:	dc04      	bgt.n	8409c <_malloc_r+0x2f0>
   84092:	4628      	mov	r0, r5
   84094:	f000 f9f2 	bl	8447c <__malloc_unlock>
   84098:	2400      	movs	r4, #0
   8409a:	e74d      	b.n	83f38 <_malloc_r+0x18c>
   8409c:	f046 0201 	orr.w	r2, r6, #1
   840a0:	f043 0301 	orr.w	r3, r3, #1
   840a4:	4426      	add	r6, r4
   840a6:	6062      	str	r2, [r4, #4]
   840a8:	4628      	mov	r0, r5
   840aa:	60be      	str	r6, [r7, #8]
   840ac:	3408      	adds	r4, #8
   840ae:	6073      	str	r3, [r6, #4]
   840b0:	f000 f9e4 	bl	8447c <__malloc_unlock>
   840b4:	4620      	mov	r0, r4
   840b6:	b003      	add	sp, #12
   840b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   840bc:	2b14      	cmp	r3, #20
   840be:	d970      	bls.n	841a2 <_malloc_r+0x3f6>
   840c0:	2b54      	cmp	r3, #84	; 0x54
   840c2:	f200 80a2 	bhi.w	8420a <_malloc_r+0x45e>
   840c6:	0b33      	lsrs	r3, r6, #12
   840c8:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   840cc:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   840d0:	00c1      	lsls	r1, r0, #3
   840d2:	e68d      	b.n	83df0 <_malloc_r+0x44>
   840d4:	200706d0 	.word	0x200706d0
   840d8:	20070c30 	.word	0x20070c30
   840dc:	20070c00 	.word	0x20070c00
   840e0:	20070c28 	.word	0x20070c28
   840e4:	20070c2c 	.word	0x20070c2c
   840e8:	200706d8 	.word	0x200706d8
   840ec:	20070ad8 	.word	0x20070ad8
   840f0:	0a5a      	lsrs	r2, r3, #9
   840f2:	2a04      	cmp	r2, #4
   840f4:	d95b      	bls.n	841ae <_malloc_r+0x402>
   840f6:	2a14      	cmp	r2, #20
   840f8:	f200 80ae 	bhi.w	84258 <_malloc_r+0x4ac>
   840fc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   84100:	00c9      	lsls	r1, r1, #3
   84102:	325b      	adds	r2, #91	; 0x5b
   84104:	eb07 0c01 	add.w	ip, r7, r1
   84108:	5879      	ldr	r1, [r7, r1]
   8410a:	f1ac 0c08 	sub.w	ip, ip, #8
   8410e:	458c      	cmp	ip, r1
   84110:	f000 8088 	beq.w	84224 <_malloc_r+0x478>
   84114:	684a      	ldr	r2, [r1, #4]
   84116:	f022 0203 	bic.w	r2, r2, #3
   8411a:	4293      	cmp	r3, r2
   8411c:	d273      	bcs.n	84206 <_malloc_r+0x45a>
   8411e:	6889      	ldr	r1, [r1, #8]
   84120:	458c      	cmp	ip, r1
   84122:	d1f7      	bne.n	84114 <_malloc_r+0x368>
   84124:	f8dc 300c 	ldr.w	r3, [ip, #12]
   84128:	687a      	ldr	r2, [r7, #4]
   8412a:	60e3      	str	r3, [r4, #12]
   8412c:	f8c4 c008 	str.w	ip, [r4, #8]
   84130:	609c      	str	r4, [r3, #8]
   84132:	f8cc 400c 	str.w	r4, [ip, #12]
   84136:	e69e      	b.n	83e76 <_malloc_r+0xca>
   84138:	f046 0c01 	orr.w	ip, r6, #1
   8413c:	f042 0101 	orr.w	r1, r2, #1
   84140:	4426      	add	r6, r4
   84142:	f8c4 c004 	str.w	ip, [r4, #4]
   84146:	4628      	mov	r0, r5
   84148:	617e      	str	r6, [r7, #20]
   8414a:	613e      	str	r6, [r7, #16]
   8414c:	f8c6 e00c 	str.w	lr, [r6, #12]
   84150:	f8c6 e008 	str.w	lr, [r6, #8]
   84154:	6071      	str	r1, [r6, #4]
   84156:	50e2      	str	r2, [r4, r3]
   84158:	f000 f990 	bl	8447c <__malloc_unlock>
   8415c:	3408      	adds	r4, #8
   8415e:	e6eb      	b.n	83f38 <_malloc_r+0x18c>
   84160:	687a      	ldr	r2, [r7, #4]
   84162:	e688      	b.n	83e76 <_malloc_r+0xca>
   84164:	f108 0801 	add.w	r8, r8, #1
   84168:	f018 0f03 	tst.w	r8, #3
   8416c:	f10c 0c08 	add.w	ip, ip, #8
   84170:	f47f ae93 	bne.w	83e9a <_malloc_r+0xee>
   84174:	e02d      	b.n	841d2 <_malloc_r+0x426>
   84176:	68dc      	ldr	r4, [r3, #12]
   84178:	42a3      	cmp	r3, r4
   8417a:	bf08      	it	eq
   8417c:	3002      	addeq	r0, #2
   8417e:	f43f ae4b 	beq.w	83e18 <_malloc_r+0x6c>
   84182:	e6c9      	b.n	83f18 <_malloc_r+0x16c>
   84184:	461c      	mov	r4, r3
   84186:	4419      	add	r1, r3
   84188:	684a      	ldr	r2, [r1, #4]
   8418a:	68db      	ldr	r3, [r3, #12]
   8418c:	f854 6f08 	ldr.w	r6, [r4, #8]!
   84190:	f042 0201 	orr.w	r2, r2, #1
   84194:	604a      	str	r2, [r1, #4]
   84196:	4628      	mov	r0, r5
   84198:	60f3      	str	r3, [r6, #12]
   8419a:	609e      	str	r6, [r3, #8]
   8419c:	f000 f96e 	bl	8447c <__malloc_unlock>
   841a0:	e6ca      	b.n	83f38 <_malloc_r+0x18c>
   841a2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   841a6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   841aa:	00c1      	lsls	r1, r0, #3
   841ac:	e620      	b.n	83df0 <_malloc_r+0x44>
   841ae:	099a      	lsrs	r2, r3, #6
   841b0:	f102 0139 	add.w	r1, r2, #57	; 0x39
   841b4:	00c9      	lsls	r1, r1, #3
   841b6:	3238      	adds	r2, #56	; 0x38
   841b8:	e7a4      	b.n	84104 <_malloc_r+0x358>
   841ba:	42bc      	cmp	r4, r7
   841bc:	d054      	beq.n	84268 <_malloc_r+0x4bc>
   841be:	68bc      	ldr	r4, [r7, #8]
   841c0:	6862      	ldr	r2, [r4, #4]
   841c2:	f022 0203 	bic.w	r2, r2, #3
   841c6:	e75e      	b.n	84086 <_malloc_r+0x2da>
   841c8:	f859 3908 	ldr.w	r3, [r9], #-8
   841cc:	4599      	cmp	r9, r3
   841ce:	f040 8086 	bne.w	842de <_malloc_r+0x532>
   841d2:	f010 0f03 	tst.w	r0, #3
   841d6:	f100 30ff 	add.w	r0, r0, #4294967295
   841da:	d1f5      	bne.n	841c8 <_malloc_r+0x41c>
   841dc:	687b      	ldr	r3, [r7, #4]
   841de:	ea23 0304 	bic.w	r3, r3, r4
   841e2:	607b      	str	r3, [r7, #4]
   841e4:	0064      	lsls	r4, r4, #1
   841e6:	429c      	cmp	r4, r3
   841e8:	f63f aec8 	bhi.w	83f7c <_malloc_r+0x1d0>
   841ec:	2c00      	cmp	r4, #0
   841ee:	f43f aec5 	beq.w	83f7c <_malloc_r+0x1d0>
   841f2:	421c      	tst	r4, r3
   841f4:	4640      	mov	r0, r8
   841f6:	f47f ae4c 	bne.w	83e92 <_malloc_r+0xe6>
   841fa:	0064      	lsls	r4, r4, #1
   841fc:	421c      	tst	r4, r3
   841fe:	f100 0004 	add.w	r0, r0, #4
   84202:	d0fa      	beq.n	841fa <_malloc_r+0x44e>
   84204:	e645      	b.n	83e92 <_malloc_r+0xe6>
   84206:	468c      	mov	ip, r1
   84208:	e78c      	b.n	84124 <_malloc_r+0x378>
   8420a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8420e:	d815      	bhi.n	8423c <_malloc_r+0x490>
   84210:	0bf3      	lsrs	r3, r6, #15
   84212:	f103 0078 	add.w	r0, r3, #120	; 0x78
   84216:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8421a:	00c1      	lsls	r1, r0, #3
   8421c:	e5e8      	b.n	83df0 <_malloc_r+0x44>
   8421e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   84222:	e6ee      	b.n	84002 <_malloc_r+0x256>
   84224:	2101      	movs	r1, #1
   84226:	687b      	ldr	r3, [r7, #4]
   84228:	1092      	asrs	r2, r2, #2
   8422a:	fa01 f202 	lsl.w	r2, r1, r2
   8422e:	431a      	orrs	r2, r3
   84230:	607a      	str	r2, [r7, #4]
   84232:	4663      	mov	r3, ip
   84234:	e779      	b.n	8412a <_malloc_r+0x37e>
   84236:	2301      	movs	r3, #1
   84238:	6053      	str	r3, [r2, #4]
   8423a:	e72a      	b.n	84092 <_malloc_r+0x2e6>
   8423c:	f240 5254 	movw	r2, #1364	; 0x554
   84240:	4293      	cmp	r3, r2
   84242:	d822      	bhi.n	8428a <_malloc_r+0x4de>
   84244:	0cb3      	lsrs	r3, r6, #18
   84246:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8424a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8424e:	00c1      	lsls	r1, r0, #3
   84250:	e5ce      	b.n	83df0 <_malloc_r+0x44>
   84252:	f103 0b10 	add.w	fp, r3, #16
   84256:	e6af      	b.n	83fb8 <_malloc_r+0x20c>
   84258:	2a54      	cmp	r2, #84	; 0x54
   8425a:	d829      	bhi.n	842b0 <_malloc_r+0x504>
   8425c:	0b1a      	lsrs	r2, r3, #12
   8425e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   84262:	00c9      	lsls	r1, r1, #3
   84264:	326e      	adds	r2, #110	; 0x6e
   84266:	e74d      	b.n	84104 <_malloc_r+0x358>
   84268:	4b20      	ldr	r3, [pc, #128]	; (842ec <_malloc_r+0x540>)
   8426a:	6819      	ldr	r1, [r3, #0]
   8426c:	4459      	add	r1, fp
   8426e:	6019      	str	r1, [r3, #0]
   84270:	e6b3      	b.n	83fda <_malloc_r+0x22e>
   84272:	f3ca 000b 	ubfx	r0, sl, #0, #12
   84276:	2800      	cmp	r0, #0
   84278:	f47f aeaf 	bne.w	83fda <_malloc_r+0x22e>
   8427c:	eb08 030b 	add.w	r3, r8, fp
   84280:	68ba      	ldr	r2, [r7, #8]
   84282:	f043 0301 	orr.w	r3, r3, #1
   84286:	6053      	str	r3, [r2, #4]
   84288:	e6ef      	b.n	8406a <_malloc_r+0x2be>
   8428a:	207f      	movs	r0, #127	; 0x7f
   8428c:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   84290:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   84294:	e5ac      	b.n	83df0 <_malloc_r+0x44>
   84296:	f104 0108 	add.w	r1, r4, #8
   8429a:	4628      	mov	r0, r5
   8429c:	9300      	str	r3, [sp, #0]
   8429e:	f7ff fa67 	bl	83770 <_free_r>
   842a2:	9b00      	ldr	r3, [sp, #0]
   842a4:	6819      	ldr	r1, [r3, #0]
   842a6:	e6e0      	b.n	8406a <_malloc_r+0x2be>
   842a8:	2001      	movs	r0, #1
   842aa:	f04f 0900 	mov.w	r9, #0
   842ae:	e6bd      	b.n	8402c <_malloc_r+0x280>
   842b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   842b4:	d805      	bhi.n	842c2 <_malloc_r+0x516>
   842b6:	0bda      	lsrs	r2, r3, #15
   842b8:	f102 0178 	add.w	r1, r2, #120	; 0x78
   842bc:	00c9      	lsls	r1, r1, #3
   842be:	3277      	adds	r2, #119	; 0x77
   842c0:	e720      	b.n	84104 <_malloc_r+0x358>
   842c2:	f240 5154 	movw	r1, #1364	; 0x554
   842c6:	428a      	cmp	r2, r1
   842c8:	d805      	bhi.n	842d6 <_malloc_r+0x52a>
   842ca:	0c9a      	lsrs	r2, r3, #18
   842cc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   842d0:	00c9      	lsls	r1, r1, #3
   842d2:	327c      	adds	r2, #124	; 0x7c
   842d4:	e716      	b.n	84104 <_malloc_r+0x358>
   842d6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   842da:	227e      	movs	r2, #126	; 0x7e
   842dc:	e712      	b.n	84104 <_malloc_r+0x358>
   842de:	687b      	ldr	r3, [r7, #4]
   842e0:	e780      	b.n	841e4 <_malloc_r+0x438>
   842e2:	08f0      	lsrs	r0, r6, #3
   842e4:	f106 0308 	add.w	r3, r6, #8
   842e8:	e60e      	b.n	83f08 <_malloc_r+0x15c>
   842ea:	bf00      	nop
   842ec:	20070c00 	.word	0x20070c00

000842f0 <__ascii_mbtowc>:
   842f0:	b082      	sub	sp, #8
   842f2:	b149      	cbz	r1, 84308 <__ascii_mbtowc+0x18>
   842f4:	b15a      	cbz	r2, 8430e <__ascii_mbtowc+0x1e>
   842f6:	b16b      	cbz	r3, 84314 <__ascii_mbtowc+0x24>
   842f8:	7813      	ldrb	r3, [r2, #0]
   842fa:	600b      	str	r3, [r1, #0]
   842fc:	7812      	ldrb	r2, [r2, #0]
   842fe:	1c10      	adds	r0, r2, #0
   84300:	bf18      	it	ne
   84302:	2001      	movne	r0, #1
   84304:	b002      	add	sp, #8
   84306:	4770      	bx	lr
   84308:	a901      	add	r1, sp, #4
   8430a:	2a00      	cmp	r2, #0
   8430c:	d1f3      	bne.n	842f6 <__ascii_mbtowc+0x6>
   8430e:	4610      	mov	r0, r2
   84310:	b002      	add	sp, #8
   84312:	4770      	bx	lr
   84314:	f06f 0001 	mvn.w	r0, #1
   84318:	e7f4      	b.n	84304 <__ascii_mbtowc+0x14>
   8431a:	bf00      	nop

0008431c <memchr>:
   8431c:	0783      	lsls	r3, r0, #30
   8431e:	b470      	push	{r4, r5, r6}
   84320:	b2cd      	uxtb	r5, r1
   84322:	d03d      	beq.n	843a0 <memchr+0x84>
   84324:	1e54      	subs	r4, r2, #1
   84326:	b30a      	cbz	r2, 8436c <memchr+0x50>
   84328:	7803      	ldrb	r3, [r0, #0]
   8432a:	42ab      	cmp	r3, r5
   8432c:	d01f      	beq.n	8436e <memchr+0x52>
   8432e:	1c43      	adds	r3, r0, #1
   84330:	e005      	b.n	8433e <memchr+0x22>
   84332:	f114 34ff 	adds.w	r4, r4, #4294967295
   84336:	d319      	bcc.n	8436c <memchr+0x50>
   84338:	7802      	ldrb	r2, [r0, #0]
   8433a:	42aa      	cmp	r2, r5
   8433c:	d017      	beq.n	8436e <memchr+0x52>
   8433e:	f013 0f03 	tst.w	r3, #3
   84342:	4618      	mov	r0, r3
   84344:	f103 0301 	add.w	r3, r3, #1
   84348:	d1f3      	bne.n	84332 <memchr+0x16>
   8434a:	2c03      	cmp	r4, #3
   8434c:	d811      	bhi.n	84372 <memchr+0x56>
   8434e:	b34c      	cbz	r4, 843a4 <memchr+0x88>
   84350:	7803      	ldrb	r3, [r0, #0]
   84352:	42ab      	cmp	r3, r5
   84354:	d00b      	beq.n	8436e <memchr+0x52>
   84356:	4404      	add	r4, r0
   84358:	1c43      	adds	r3, r0, #1
   8435a:	e002      	b.n	84362 <memchr+0x46>
   8435c:	7802      	ldrb	r2, [r0, #0]
   8435e:	42aa      	cmp	r2, r5
   84360:	d005      	beq.n	8436e <memchr+0x52>
   84362:	429c      	cmp	r4, r3
   84364:	4618      	mov	r0, r3
   84366:	f103 0301 	add.w	r3, r3, #1
   8436a:	d1f7      	bne.n	8435c <memchr+0x40>
   8436c:	2000      	movs	r0, #0
   8436e:	bc70      	pop	{r4, r5, r6}
   84370:	4770      	bx	lr
   84372:	0209      	lsls	r1, r1, #8
   84374:	b289      	uxth	r1, r1
   84376:	4329      	orrs	r1, r5
   84378:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   8437c:	6803      	ldr	r3, [r0, #0]
   8437e:	4606      	mov	r6, r0
   84380:	404b      	eors	r3, r1
   84382:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   84386:	ea22 0303 	bic.w	r3, r2, r3
   8438a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8438e:	f100 0004 	add.w	r0, r0, #4
   84392:	d103      	bne.n	8439c <memchr+0x80>
   84394:	3c04      	subs	r4, #4
   84396:	2c03      	cmp	r4, #3
   84398:	d8f0      	bhi.n	8437c <memchr+0x60>
   8439a:	e7d8      	b.n	8434e <memchr+0x32>
   8439c:	4630      	mov	r0, r6
   8439e:	e7d7      	b.n	84350 <memchr+0x34>
   843a0:	4614      	mov	r4, r2
   843a2:	e7d2      	b.n	8434a <memchr+0x2e>
   843a4:	4620      	mov	r0, r4
   843a6:	e7e2      	b.n	8436e <memchr+0x52>

000843a8 <memmove>:
   843a8:	4288      	cmp	r0, r1
   843aa:	b5f0      	push	{r4, r5, r6, r7, lr}
   843ac:	d90d      	bls.n	843ca <memmove+0x22>
   843ae:	188b      	adds	r3, r1, r2
   843b0:	4298      	cmp	r0, r3
   843b2:	d20a      	bcs.n	843ca <memmove+0x22>
   843b4:	1884      	adds	r4, r0, r2
   843b6:	2a00      	cmp	r2, #0
   843b8:	d051      	beq.n	8445e <memmove+0xb6>
   843ba:	4622      	mov	r2, r4
   843bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   843c0:	4299      	cmp	r1, r3
   843c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
   843c6:	d1f9      	bne.n	843bc <memmove+0x14>
   843c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   843ca:	2a0f      	cmp	r2, #15
   843cc:	d948      	bls.n	84460 <memmove+0xb8>
   843ce:	ea41 0300 	orr.w	r3, r1, r0
   843d2:	079b      	lsls	r3, r3, #30
   843d4:	d146      	bne.n	84464 <memmove+0xbc>
   843d6:	4615      	mov	r5, r2
   843d8:	f100 0410 	add.w	r4, r0, #16
   843dc:	f101 0310 	add.w	r3, r1, #16
   843e0:	f853 6c10 	ldr.w	r6, [r3, #-16]
   843e4:	3d10      	subs	r5, #16
   843e6:	f844 6c10 	str.w	r6, [r4, #-16]
   843ea:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   843ee:	2d0f      	cmp	r5, #15
   843f0:	f844 6c0c 	str.w	r6, [r4, #-12]
   843f4:	f853 6c08 	ldr.w	r6, [r3, #-8]
   843f8:	f104 0410 	add.w	r4, r4, #16
   843fc:	f844 6c18 	str.w	r6, [r4, #-24]
   84400:	f853 6c04 	ldr.w	r6, [r3, #-4]
   84404:	f103 0310 	add.w	r3, r3, #16
   84408:	f844 6c14 	str.w	r6, [r4, #-20]
   8440c:	d8e8      	bhi.n	843e0 <memmove+0x38>
   8440e:	f1a2 0310 	sub.w	r3, r2, #16
   84412:	f023 030f 	bic.w	r3, r3, #15
   84416:	f002 0e0f 	and.w	lr, r2, #15
   8441a:	3310      	adds	r3, #16
   8441c:	f1be 0f03 	cmp.w	lr, #3
   84420:	4419      	add	r1, r3
   84422:	4403      	add	r3, r0
   84424:	d921      	bls.n	8446a <memmove+0xc2>
   84426:	460e      	mov	r6, r1
   84428:	4674      	mov	r4, lr
   8442a:	1f1d      	subs	r5, r3, #4
   8442c:	f856 7b04 	ldr.w	r7, [r6], #4
   84430:	3c04      	subs	r4, #4
   84432:	2c03      	cmp	r4, #3
   84434:	f845 7f04 	str.w	r7, [r5, #4]!
   84438:	d8f8      	bhi.n	8442c <memmove+0x84>
   8443a:	f1ae 0404 	sub.w	r4, lr, #4
   8443e:	f024 0403 	bic.w	r4, r4, #3
   84442:	3404      	adds	r4, #4
   84444:	4421      	add	r1, r4
   84446:	4423      	add	r3, r4
   84448:	f002 0203 	and.w	r2, r2, #3
   8444c:	b162      	cbz	r2, 84468 <memmove+0xc0>
   8444e:	3b01      	subs	r3, #1
   84450:	440a      	add	r2, r1
   84452:	f811 4b01 	ldrb.w	r4, [r1], #1
   84456:	428a      	cmp	r2, r1
   84458:	f803 4f01 	strb.w	r4, [r3, #1]!
   8445c:	d1f9      	bne.n	84452 <memmove+0xaa>
   8445e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84460:	4603      	mov	r3, r0
   84462:	e7f3      	b.n	8444c <memmove+0xa4>
   84464:	4603      	mov	r3, r0
   84466:	e7f2      	b.n	8444e <memmove+0xa6>
   84468:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8446a:	4672      	mov	r2, lr
   8446c:	e7ee      	b.n	8444c <memmove+0xa4>
   8446e:	bf00      	nop

00084470 <__malloc_lock>:
   84470:	4801      	ldr	r0, [pc, #4]	; (84478 <__malloc_lock+0x8>)
   84472:	f7ff bc17 	b.w	83ca4 <__retarget_lock_acquire_recursive>
   84476:	bf00      	nop
   84478:	20070cbc 	.word	0x20070cbc

0008447c <__malloc_unlock>:
   8447c:	4801      	ldr	r0, [pc, #4]	; (84484 <__malloc_unlock+0x8>)
   8447e:	f7ff bc13 	b.w	83ca8 <__retarget_lock_release_recursive>
   84482:	bf00      	nop
   84484:	20070cbc 	.word	0x20070cbc

00084488 <_realloc_r>:
   84488:	2900      	cmp	r1, #0
   8448a:	f000 8094 	beq.w	845b6 <_realloc_r+0x12e>
   8448e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84492:	460c      	mov	r4, r1
   84494:	4615      	mov	r5, r2
   84496:	b083      	sub	sp, #12
   84498:	4680      	mov	r8, r0
   8449a:	f105 060b 	add.w	r6, r5, #11
   8449e:	f7ff ffe7 	bl	84470 <__malloc_lock>
   844a2:	f854 ec04 	ldr.w	lr, [r4, #-4]
   844a6:	2e16      	cmp	r6, #22
   844a8:	f02e 0703 	bic.w	r7, lr, #3
   844ac:	f1a4 0908 	sub.w	r9, r4, #8
   844b0:	d83c      	bhi.n	8452c <_realloc_r+0xa4>
   844b2:	2210      	movs	r2, #16
   844b4:	4616      	mov	r6, r2
   844b6:	42b5      	cmp	r5, r6
   844b8:	d83d      	bhi.n	84536 <_realloc_r+0xae>
   844ba:	4297      	cmp	r7, r2
   844bc:	da43      	bge.n	84546 <_realloc_r+0xbe>
   844be:	4bc6      	ldr	r3, [pc, #792]	; (847d8 <_realloc_r+0x350>)
   844c0:	eb09 0007 	add.w	r0, r9, r7
   844c4:	6899      	ldr	r1, [r3, #8]
   844c6:	4288      	cmp	r0, r1
   844c8:	f000 80c3 	beq.w	84652 <_realloc_r+0x1ca>
   844cc:	6843      	ldr	r3, [r0, #4]
   844ce:	f023 0101 	bic.w	r1, r3, #1
   844d2:	4401      	add	r1, r0
   844d4:	6849      	ldr	r1, [r1, #4]
   844d6:	07c9      	lsls	r1, r1, #31
   844d8:	d54d      	bpl.n	84576 <_realloc_r+0xee>
   844da:	f01e 0f01 	tst.w	lr, #1
   844de:	f000 809b 	beq.w	84618 <_realloc_r+0x190>
   844e2:	4629      	mov	r1, r5
   844e4:	4640      	mov	r0, r8
   844e6:	f7ff fc61 	bl	83dac <_malloc_r>
   844ea:	4605      	mov	r5, r0
   844ec:	2800      	cmp	r0, #0
   844ee:	d03b      	beq.n	84568 <_realloc_r+0xe0>
   844f0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   844f4:	f1a0 0208 	sub.w	r2, r0, #8
   844f8:	f023 0301 	bic.w	r3, r3, #1
   844fc:	444b      	add	r3, r9
   844fe:	429a      	cmp	r2, r3
   84500:	f000 812b 	beq.w	8475a <_realloc_r+0x2d2>
   84504:	1f3a      	subs	r2, r7, #4
   84506:	2a24      	cmp	r2, #36	; 0x24
   84508:	f200 8118 	bhi.w	8473c <_realloc_r+0x2b4>
   8450c:	2a13      	cmp	r2, #19
   8450e:	f200 80eb 	bhi.w	846e8 <_realloc_r+0x260>
   84512:	4603      	mov	r3, r0
   84514:	4622      	mov	r2, r4
   84516:	6811      	ldr	r1, [r2, #0]
   84518:	6019      	str	r1, [r3, #0]
   8451a:	6851      	ldr	r1, [r2, #4]
   8451c:	6059      	str	r1, [r3, #4]
   8451e:	6892      	ldr	r2, [r2, #8]
   84520:	609a      	str	r2, [r3, #8]
   84522:	4621      	mov	r1, r4
   84524:	4640      	mov	r0, r8
   84526:	f7ff f923 	bl	83770 <_free_r>
   8452a:	e01d      	b.n	84568 <_realloc_r+0xe0>
   8452c:	f026 0607 	bic.w	r6, r6, #7
   84530:	2e00      	cmp	r6, #0
   84532:	4632      	mov	r2, r6
   84534:	dabf      	bge.n	844b6 <_realloc_r+0x2e>
   84536:	2500      	movs	r5, #0
   84538:	230c      	movs	r3, #12
   8453a:	4628      	mov	r0, r5
   8453c:	f8c8 3000 	str.w	r3, [r8]
   84540:	b003      	add	sp, #12
   84542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84546:	4625      	mov	r5, r4
   84548:	1bbb      	subs	r3, r7, r6
   8454a:	2b0f      	cmp	r3, #15
   8454c:	f8d9 2004 	ldr.w	r2, [r9, #4]
   84550:	d81d      	bhi.n	8458e <_realloc_r+0x106>
   84552:	f002 0201 	and.w	r2, r2, #1
   84556:	433a      	orrs	r2, r7
   84558:	eb09 0107 	add.w	r1, r9, r7
   8455c:	f8c9 2004 	str.w	r2, [r9, #4]
   84560:	684b      	ldr	r3, [r1, #4]
   84562:	f043 0301 	orr.w	r3, r3, #1
   84566:	604b      	str	r3, [r1, #4]
   84568:	4640      	mov	r0, r8
   8456a:	f7ff ff87 	bl	8447c <__malloc_unlock>
   8456e:	4628      	mov	r0, r5
   84570:	b003      	add	sp, #12
   84572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84576:	f023 0303 	bic.w	r3, r3, #3
   8457a:	18f9      	adds	r1, r7, r3
   8457c:	4291      	cmp	r1, r2
   8457e:	db1d      	blt.n	845bc <_realloc_r+0x134>
   84580:	68c3      	ldr	r3, [r0, #12]
   84582:	6882      	ldr	r2, [r0, #8]
   84584:	4625      	mov	r5, r4
   84586:	60d3      	str	r3, [r2, #12]
   84588:	460f      	mov	r7, r1
   8458a:	609a      	str	r2, [r3, #8]
   8458c:	e7dc      	b.n	84548 <_realloc_r+0xc0>
   8458e:	f002 0201 	and.w	r2, r2, #1
   84592:	eb09 0106 	add.w	r1, r9, r6
   84596:	f043 0301 	orr.w	r3, r3, #1
   8459a:	4332      	orrs	r2, r6
   8459c:	f8c9 2004 	str.w	r2, [r9, #4]
   845a0:	444f      	add	r7, r9
   845a2:	604b      	str	r3, [r1, #4]
   845a4:	687b      	ldr	r3, [r7, #4]
   845a6:	3108      	adds	r1, #8
   845a8:	f043 0301 	orr.w	r3, r3, #1
   845ac:	607b      	str	r3, [r7, #4]
   845ae:	4640      	mov	r0, r8
   845b0:	f7ff f8de 	bl	83770 <_free_r>
   845b4:	e7d8      	b.n	84568 <_realloc_r+0xe0>
   845b6:	4611      	mov	r1, r2
   845b8:	f7ff bbf8 	b.w	83dac <_malloc_r>
   845bc:	f01e 0f01 	tst.w	lr, #1
   845c0:	d18f      	bne.n	844e2 <_realloc_r+0x5a>
   845c2:	f854 1c08 	ldr.w	r1, [r4, #-8]
   845c6:	eba9 0a01 	sub.w	sl, r9, r1
   845ca:	f8da 1004 	ldr.w	r1, [sl, #4]
   845ce:	f021 0103 	bic.w	r1, r1, #3
   845d2:	440b      	add	r3, r1
   845d4:	443b      	add	r3, r7
   845d6:	4293      	cmp	r3, r2
   845d8:	db26      	blt.n	84628 <_realloc_r+0x1a0>
   845da:	4655      	mov	r5, sl
   845dc:	68c1      	ldr	r1, [r0, #12]
   845de:	6880      	ldr	r0, [r0, #8]
   845e0:	1f3a      	subs	r2, r7, #4
   845e2:	60c1      	str	r1, [r0, #12]
   845e4:	6088      	str	r0, [r1, #8]
   845e6:	f855 0f08 	ldr.w	r0, [r5, #8]!
   845ea:	f8da 100c 	ldr.w	r1, [sl, #12]
   845ee:	2a24      	cmp	r2, #36	; 0x24
   845f0:	60c1      	str	r1, [r0, #12]
   845f2:	6088      	str	r0, [r1, #8]
   845f4:	d826      	bhi.n	84644 <_realloc_r+0x1bc>
   845f6:	2a13      	cmp	r2, #19
   845f8:	f240 8081 	bls.w	846fe <_realloc_r+0x276>
   845fc:	6821      	ldr	r1, [r4, #0]
   845fe:	2a1b      	cmp	r2, #27
   84600:	f8ca 1008 	str.w	r1, [sl, #8]
   84604:	6861      	ldr	r1, [r4, #4]
   84606:	f8ca 100c 	str.w	r1, [sl, #12]
   8460a:	f200 80ad 	bhi.w	84768 <_realloc_r+0x2e0>
   8460e:	f104 0008 	add.w	r0, r4, #8
   84612:	f10a 0210 	add.w	r2, sl, #16
   84616:	e074      	b.n	84702 <_realloc_r+0x27a>
   84618:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8461c:	eba9 0a03 	sub.w	sl, r9, r3
   84620:	f8da 1004 	ldr.w	r1, [sl, #4]
   84624:	f021 0103 	bic.w	r1, r1, #3
   84628:	187b      	adds	r3, r7, r1
   8462a:	4293      	cmp	r3, r2
   8462c:	f6ff af59 	blt.w	844e2 <_realloc_r+0x5a>
   84630:	4655      	mov	r5, sl
   84632:	f8da 100c 	ldr.w	r1, [sl, #12]
   84636:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8463a:	1f3a      	subs	r2, r7, #4
   8463c:	2a24      	cmp	r2, #36	; 0x24
   8463e:	60c1      	str	r1, [r0, #12]
   84640:	6088      	str	r0, [r1, #8]
   84642:	d9d8      	bls.n	845f6 <_realloc_r+0x16e>
   84644:	4621      	mov	r1, r4
   84646:	4628      	mov	r0, r5
   84648:	461f      	mov	r7, r3
   8464a:	46d1      	mov	r9, sl
   8464c:	f7ff feac 	bl	843a8 <memmove>
   84650:	e77a      	b.n	84548 <_realloc_r+0xc0>
   84652:	6841      	ldr	r1, [r0, #4]
   84654:	f106 0010 	add.w	r0, r6, #16
   84658:	f021 0b03 	bic.w	fp, r1, #3
   8465c:	44bb      	add	fp, r7
   8465e:	4583      	cmp	fp, r0
   84660:	da58      	bge.n	84714 <_realloc_r+0x28c>
   84662:	f01e 0f01 	tst.w	lr, #1
   84666:	f47f af3c 	bne.w	844e2 <_realloc_r+0x5a>
   8466a:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8466e:	eba9 0a01 	sub.w	sl, r9, r1
   84672:	f8da 1004 	ldr.w	r1, [sl, #4]
   84676:	f021 0103 	bic.w	r1, r1, #3
   8467a:	448b      	add	fp, r1
   8467c:	4558      	cmp	r0, fp
   8467e:	dcd3      	bgt.n	84628 <_realloc_r+0x1a0>
   84680:	4655      	mov	r5, sl
   84682:	f8da 100c 	ldr.w	r1, [sl, #12]
   84686:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8468a:	1f3a      	subs	r2, r7, #4
   8468c:	2a24      	cmp	r2, #36	; 0x24
   8468e:	60c1      	str	r1, [r0, #12]
   84690:	6088      	str	r0, [r1, #8]
   84692:	f200 808d 	bhi.w	847b0 <_realloc_r+0x328>
   84696:	2a13      	cmp	r2, #19
   84698:	f240 8087 	bls.w	847aa <_realloc_r+0x322>
   8469c:	6821      	ldr	r1, [r4, #0]
   8469e:	2a1b      	cmp	r2, #27
   846a0:	f8ca 1008 	str.w	r1, [sl, #8]
   846a4:	6861      	ldr	r1, [r4, #4]
   846a6:	f8ca 100c 	str.w	r1, [sl, #12]
   846aa:	f200 8088 	bhi.w	847be <_realloc_r+0x336>
   846ae:	f104 0108 	add.w	r1, r4, #8
   846b2:	f10a 0210 	add.w	r2, sl, #16
   846b6:	6808      	ldr	r0, [r1, #0]
   846b8:	6010      	str	r0, [r2, #0]
   846ba:	6848      	ldr	r0, [r1, #4]
   846bc:	6050      	str	r0, [r2, #4]
   846be:	6889      	ldr	r1, [r1, #8]
   846c0:	6091      	str	r1, [r2, #8]
   846c2:	ebab 0206 	sub.w	r2, fp, r6
   846c6:	eb0a 0106 	add.w	r1, sl, r6
   846ca:	f042 0201 	orr.w	r2, r2, #1
   846ce:	6099      	str	r1, [r3, #8]
   846d0:	604a      	str	r2, [r1, #4]
   846d2:	f8da 3004 	ldr.w	r3, [sl, #4]
   846d6:	4640      	mov	r0, r8
   846d8:	f003 0301 	and.w	r3, r3, #1
   846dc:	431e      	orrs	r6, r3
   846de:	f8ca 6004 	str.w	r6, [sl, #4]
   846e2:	f7ff fecb 	bl	8447c <__malloc_unlock>
   846e6:	e742      	b.n	8456e <_realloc_r+0xe6>
   846e8:	6823      	ldr	r3, [r4, #0]
   846ea:	2a1b      	cmp	r2, #27
   846ec:	6003      	str	r3, [r0, #0]
   846ee:	6863      	ldr	r3, [r4, #4]
   846f0:	6043      	str	r3, [r0, #4]
   846f2:	d827      	bhi.n	84744 <_realloc_r+0x2bc>
   846f4:	f100 0308 	add.w	r3, r0, #8
   846f8:	f104 0208 	add.w	r2, r4, #8
   846fc:	e70b      	b.n	84516 <_realloc_r+0x8e>
   846fe:	4620      	mov	r0, r4
   84700:	462a      	mov	r2, r5
   84702:	6801      	ldr	r1, [r0, #0]
   84704:	461f      	mov	r7, r3
   84706:	6011      	str	r1, [r2, #0]
   84708:	6841      	ldr	r1, [r0, #4]
   8470a:	46d1      	mov	r9, sl
   8470c:	6051      	str	r1, [r2, #4]
   8470e:	6883      	ldr	r3, [r0, #8]
   84710:	6093      	str	r3, [r2, #8]
   84712:	e719      	b.n	84548 <_realloc_r+0xc0>
   84714:	ebab 0b06 	sub.w	fp, fp, r6
   84718:	eb09 0106 	add.w	r1, r9, r6
   8471c:	f04b 0201 	orr.w	r2, fp, #1
   84720:	6099      	str	r1, [r3, #8]
   84722:	604a      	str	r2, [r1, #4]
   84724:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84728:	4640      	mov	r0, r8
   8472a:	f003 0301 	and.w	r3, r3, #1
   8472e:	431e      	orrs	r6, r3
   84730:	f844 6c04 	str.w	r6, [r4, #-4]
   84734:	f7ff fea2 	bl	8447c <__malloc_unlock>
   84738:	4625      	mov	r5, r4
   8473a:	e718      	b.n	8456e <_realloc_r+0xe6>
   8473c:	4621      	mov	r1, r4
   8473e:	f7ff fe33 	bl	843a8 <memmove>
   84742:	e6ee      	b.n	84522 <_realloc_r+0x9a>
   84744:	68a3      	ldr	r3, [r4, #8]
   84746:	2a24      	cmp	r2, #36	; 0x24
   84748:	6083      	str	r3, [r0, #8]
   8474a:	68e3      	ldr	r3, [r4, #12]
   8474c:	60c3      	str	r3, [r0, #12]
   8474e:	d018      	beq.n	84782 <_realloc_r+0x2fa>
   84750:	f100 0310 	add.w	r3, r0, #16
   84754:	f104 0210 	add.w	r2, r4, #16
   84758:	e6dd      	b.n	84516 <_realloc_r+0x8e>
   8475a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8475e:	4625      	mov	r5, r4
   84760:	f023 0303 	bic.w	r3, r3, #3
   84764:	441f      	add	r7, r3
   84766:	e6ef      	b.n	84548 <_realloc_r+0xc0>
   84768:	68a1      	ldr	r1, [r4, #8]
   8476a:	2a24      	cmp	r2, #36	; 0x24
   8476c:	f8ca 1010 	str.w	r1, [sl, #16]
   84770:	68e1      	ldr	r1, [r4, #12]
   84772:	f8ca 1014 	str.w	r1, [sl, #20]
   84776:	d00d      	beq.n	84794 <_realloc_r+0x30c>
   84778:	f104 0010 	add.w	r0, r4, #16
   8477c:	f10a 0218 	add.w	r2, sl, #24
   84780:	e7bf      	b.n	84702 <_realloc_r+0x27a>
   84782:	6922      	ldr	r2, [r4, #16]
   84784:	f100 0318 	add.w	r3, r0, #24
   84788:	6102      	str	r2, [r0, #16]
   8478a:	6961      	ldr	r1, [r4, #20]
   8478c:	f104 0218 	add.w	r2, r4, #24
   84790:	6141      	str	r1, [r0, #20]
   84792:	e6c0      	b.n	84516 <_realloc_r+0x8e>
   84794:	6922      	ldr	r2, [r4, #16]
   84796:	f104 0018 	add.w	r0, r4, #24
   8479a:	f8ca 2018 	str.w	r2, [sl, #24]
   8479e:	6961      	ldr	r1, [r4, #20]
   847a0:	f10a 0220 	add.w	r2, sl, #32
   847a4:	f8ca 101c 	str.w	r1, [sl, #28]
   847a8:	e7ab      	b.n	84702 <_realloc_r+0x27a>
   847aa:	4621      	mov	r1, r4
   847ac:	462a      	mov	r2, r5
   847ae:	e782      	b.n	846b6 <_realloc_r+0x22e>
   847b0:	4621      	mov	r1, r4
   847b2:	4628      	mov	r0, r5
   847b4:	9301      	str	r3, [sp, #4]
   847b6:	f7ff fdf7 	bl	843a8 <memmove>
   847ba:	9b01      	ldr	r3, [sp, #4]
   847bc:	e781      	b.n	846c2 <_realloc_r+0x23a>
   847be:	68a1      	ldr	r1, [r4, #8]
   847c0:	2a24      	cmp	r2, #36	; 0x24
   847c2:	f8ca 1010 	str.w	r1, [sl, #16]
   847c6:	68e1      	ldr	r1, [r4, #12]
   847c8:	f8ca 1014 	str.w	r1, [sl, #20]
   847cc:	d006      	beq.n	847dc <_realloc_r+0x354>
   847ce:	f104 0110 	add.w	r1, r4, #16
   847d2:	f10a 0218 	add.w	r2, sl, #24
   847d6:	e76e      	b.n	846b6 <_realloc_r+0x22e>
   847d8:	200706d0 	.word	0x200706d0
   847dc:	6922      	ldr	r2, [r4, #16]
   847de:	f104 0118 	add.w	r1, r4, #24
   847e2:	f8ca 2018 	str.w	r2, [sl, #24]
   847e6:	6960      	ldr	r0, [r4, #20]
   847e8:	f10a 0220 	add.w	r2, sl, #32
   847ec:	f8ca 001c 	str.w	r0, [sl, #28]
   847f0:	e761      	b.n	846b6 <_realloc_r+0x22e>
   847f2:	bf00      	nop

000847f4 <_sbrk_r>:
   847f4:	b538      	push	{r3, r4, r5, lr}
   847f6:	2300      	movs	r3, #0
   847f8:	4c06      	ldr	r4, [pc, #24]	; (84814 <_sbrk_r+0x20>)
   847fa:	4605      	mov	r5, r0
   847fc:	4608      	mov	r0, r1
   847fe:	6023      	str	r3, [r4, #0]
   84800:	f7fc ff6c 	bl	816dc <_sbrk>
   84804:	1c43      	adds	r3, r0, #1
   84806:	d000      	beq.n	8480a <_sbrk_r+0x16>
   84808:	bd38      	pop	{r3, r4, r5, pc}
   8480a:	6823      	ldr	r3, [r4, #0]
   8480c:	2b00      	cmp	r3, #0
   8480e:	d0fb      	beq.n	84808 <_sbrk_r+0x14>
   84810:	602b      	str	r3, [r5, #0]
   84812:	bd38      	pop	{r3, r4, r5, pc}
   84814:	20070cd0 	.word	0x20070cd0

00084818 <__sread>:
   84818:	b510      	push	{r4, lr}
   8481a:	460c      	mov	r4, r1
   8481c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84820:	f000 f9f4 	bl	84c0c <_read_r>
   84824:	2800      	cmp	r0, #0
   84826:	db03      	blt.n	84830 <__sread+0x18>
   84828:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8482a:	4403      	add	r3, r0
   8482c:	6523      	str	r3, [r4, #80]	; 0x50
   8482e:	bd10      	pop	{r4, pc}
   84830:	89a3      	ldrh	r3, [r4, #12]
   84832:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84836:	81a3      	strh	r3, [r4, #12]
   84838:	bd10      	pop	{r4, pc}
   8483a:	bf00      	nop

0008483c <__swrite>:
   8483c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84840:	460c      	mov	r4, r1
   84842:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   84846:	461f      	mov	r7, r3
   84848:	05cb      	lsls	r3, r1, #23
   8484a:	4616      	mov	r6, r2
   8484c:	4605      	mov	r5, r0
   8484e:	d507      	bpl.n	84860 <__swrite+0x24>
   84850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84854:	2302      	movs	r3, #2
   84856:	2200      	movs	r2, #0
   84858:	f000 f9c2 	bl	84be0 <_lseek_r>
   8485c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   84860:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84864:	81a1      	strh	r1, [r4, #12]
   84866:	463b      	mov	r3, r7
   84868:	4632      	mov	r2, r6
   8486a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8486e:	4628      	mov	r0, r5
   84870:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84874:	f000 b8a2 	b.w	849bc <_write_r>

00084878 <__sseek>:
   84878:	b510      	push	{r4, lr}
   8487a:	460c      	mov	r4, r1
   8487c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84880:	f000 f9ae 	bl	84be0 <_lseek_r>
   84884:	89a3      	ldrh	r3, [r4, #12]
   84886:	1c42      	adds	r2, r0, #1
   84888:	bf0e      	itee	eq
   8488a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8488e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   84892:	6520      	strne	r0, [r4, #80]	; 0x50
   84894:	81a3      	strh	r3, [r4, #12]
   84896:	bd10      	pop	{r4, pc}

00084898 <__sclose>:
   84898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8489c:	f000 b906 	b.w	84aac <_close_r>

000848a0 <__swbuf_r>:
   848a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   848a2:	460d      	mov	r5, r1
   848a4:	4614      	mov	r4, r2
   848a6:	4606      	mov	r6, r0
   848a8:	b110      	cbz	r0, 848b0 <__swbuf_r+0x10>
   848aa:	6b83      	ldr	r3, [r0, #56]	; 0x38
   848ac:	2b00      	cmp	r3, #0
   848ae:	d04b      	beq.n	84948 <__swbuf_r+0xa8>
   848b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   848b4:	69a3      	ldr	r3, [r4, #24]
   848b6:	b291      	uxth	r1, r2
   848b8:	0708      	lsls	r0, r1, #28
   848ba:	60a3      	str	r3, [r4, #8]
   848bc:	d539      	bpl.n	84932 <__swbuf_r+0x92>
   848be:	6923      	ldr	r3, [r4, #16]
   848c0:	2b00      	cmp	r3, #0
   848c2:	d036      	beq.n	84932 <__swbuf_r+0x92>
   848c4:	b2ed      	uxtb	r5, r5
   848c6:	0489      	lsls	r1, r1, #18
   848c8:	462f      	mov	r7, r5
   848ca:	d515      	bpl.n	848f8 <__swbuf_r+0x58>
   848cc:	6822      	ldr	r2, [r4, #0]
   848ce:	6961      	ldr	r1, [r4, #20]
   848d0:	1ad3      	subs	r3, r2, r3
   848d2:	428b      	cmp	r3, r1
   848d4:	da1c      	bge.n	84910 <__swbuf_r+0x70>
   848d6:	3301      	adds	r3, #1
   848d8:	68a1      	ldr	r1, [r4, #8]
   848da:	1c50      	adds	r0, r2, #1
   848dc:	3901      	subs	r1, #1
   848de:	60a1      	str	r1, [r4, #8]
   848e0:	6020      	str	r0, [r4, #0]
   848e2:	7015      	strb	r5, [r2, #0]
   848e4:	6962      	ldr	r2, [r4, #20]
   848e6:	429a      	cmp	r2, r3
   848e8:	d01a      	beq.n	84920 <__swbuf_r+0x80>
   848ea:	89a3      	ldrh	r3, [r4, #12]
   848ec:	07db      	lsls	r3, r3, #31
   848ee:	d501      	bpl.n	848f4 <__swbuf_r+0x54>
   848f0:	2d0a      	cmp	r5, #10
   848f2:	d015      	beq.n	84920 <__swbuf_r+0x80>
   848f4:	4638      	mov	r0, r7
   848f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   848f8:	6e61      	ldr	r1, [r4, #100]	; 0x64
   848fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   848fe:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   84902:	81a2      	strh	r2, [r4, #12]
   84904:	6822      	ldr	r2, [r4, #0]
   84906:	6661      	str	r1, [r4, #100]	; 0x64
   84908:	6961      	ldr	r1, [r4, #20]
   8490a:	1ad3      	subs	r3, r2, r3
   8490c:	428b      	cmp	r3, r1
   8490e:	dbe2      	blt.n	848d6 <__swbuf_r+0x36>
   84910:	4621      	mov	r1, r4
   84912:	4630      	mov	r0, r6
   84914:	f7fe fdae 	bl	83474 <_fflush_r>
   84918:	b940      	cbnz	r0, 8492c <__swbuf_r+0x8c>
   8491a:	2301      	movs	r3, #1
   8491c:	6822      	ldr	r2, [r4, #0]
   8491e:	e7db      	b.n	848d8 <__swbuf_r+0x38>
   84920:	4621      	mov	r1, r4
   84922:	4630      	mov	r0, r6
   84924:	f7fe fda6 	bl	83474 <_fflush_r>
   84928:	2800      	cmp	r0, #0
   8492a:	d0e3      	beq.n	848f4 <__swbuf_r+0x54>
   8492c:	f04f 37ff 	mov.w	r7, #4294967295
   84930:	e7e0      	b.n	848f4 <__swbuf_r+0x54>
   84932:	4621      	mov	r1, r4
   84934:	4630      	mov	r0, r6
   84936:	f7fe fc8d 	bl	83254 <__swsetup_r>
   8493a:	2800      	cmp	r0, #0
   8493c:	d1f6      	bne.n	8492c <__swbuf_r+0x8c>
   8493e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84942:	6923      	ldr	r3, [r4, #16]
   84944:	b291      	uxth	r1, r2
   84946:	e7bd      	b.n	848c4 <__swbuf_r+0x24>
   84948:	f7fe fdec 	bl	83524 <__sinit>
   8494c:	e7b0      	b.n	848b0 <__swbuf_r+0x10>
   8494e:	bf00      	nop

00084950 <_wcrtomb_r>:
   84950:	b5f0      	push	{r4, r5, r6, r7, lr}
   84952:	4606      	mov	r6, r0
   84954:	b085      	sub	sp, #20
   84956:	461f      	mov	r7, r3
   84958:	b189      	cbz	r1, 8497e <_wcrtomb_r+0x2e>
   8495a:	4c10      	ldr	r4, [pc, #64]	; (8499c <_wcrtomb_r+0x4c>)
   8495c:	4d10      	ldr	r5, [pc, #64]	; (849a0 <_wcrtomb_r+0x50>)
   8495e:	6824      	ldr	r4, [r4, #0]
   84960:	6b64      	ldr	r4, [r4, #52]	; 0x34
   84962:	2c00      	cmp	r4, #0
   84964:	bf08      	it	eq
   84966:	462c      	moveq	r4, r5
   84968:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   8496c:	47a0      	blx	r4
   8496e:	1c43      	adds	r3, r0, #1
   84970:	d103      	bne.n	8497a <_wcrtomb_r+0x2a>
   84972:	2200      	movs	r2, #0
   84974:	238a      	movs	r3, #138	; 0x8a
   84976:	603a      	str	r2, [r7, #0]
   84978:	6033      	str	r3, [r6, #0]
   8497a:	b005      	add	sp, #20
   8497c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8497e:	460c      	mov	r4, r1
   84980:	4a06      	ldr	r2, [pc, #24]	; (8499c <_wcrtomb_r+0x4c>)
   84982:	4d07      	ldr	r5, [pc, #28]	; (849a0 <_wcrtomb_r+0x50>)
   84984:	6811      	ldr	r1, [r2, #0]
   84986:	4622      	mov	r2, r4
   84988:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   8498a:	a901      	add	r1, sp, #4
   8498c:	2c00      	cmp	r4, #0
   8498e:	bf08      	it	eq
   84990:	462c      	moveq	r4, r5
   84992:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   84996:	47a0      	blx	r4
   84998:	e7e9      	b.n	8496e <_wcrtomb_r+0x1e>
   8499a:	bf00      	nop
   8499c:	20070134 	.word	0x20070134
   849a0:	20070564 	.word	0x20070564

000849a4 <__ascii_wctomb>:
   849a4:	b119      	cbz	r1, 849ae <__ascii_wctomb+0xa>
   849a6:	2aff      	cmp	r2, #255	; 0xff
   849a8:	d803      	bhi.n	849b2 <__ascii_wctomb+0xe>
   849aa:	700a      	strb	r2, [r1, #0]
   849ac:	2101      	movs	r1, #1
   849ae:	4608      	mov	r0, r1
   849b0:	4770      	bx	lr
   849b2:	238a      	movs	r3, #138	; 0x8a
   849b4:	f04f 31ff 	mov.w	r1, #4294967295
   849b8:	6003      	str	r3, [r0, #0]
   849ba:	e7f8      	b.n	849ae <__ascii_wctomb+0xa>

000849bc <_write_r>:
   849bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   849be:	460e      	mov	r6, r1
   849c0:	2500      	movs	r5, #0
   849c2:	4c08      	ldr	r4, [pc, #32]	; (849e4 <_write_r+0x28>)
   849c4:	4611      	mov	r1, r2
   849c6:	4607      	mov	r7, r0
   849c8:	461a      	mov	r2, r3
   849ca:	4630      	mov	r0, r6
   849cc:	6025      	str	r5, [r4, #0]
   849ce:	f7fb ffff 	bl	809d0 <_write>
   849d2:	1c43      	adds	r3, r0, #1
   849d4:	d000      	beq.n	849d8 <_write_r+0x1c>
   849d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   849d8:	6823      	ldr	r3, [r4, #0]
   849da:	2b00      	cmp	r3, #0
   849dc:	d0fb      	beq.n	849d6 <_write_r+0x1a>
   849de:	603b      	str	r3, [r7, #0]
   849e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   849e2:	bf00      	nop
   849e4:	20070cd0 	.word	0x20070cd0

000849e8 <__register_exitproc>:
   849e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   849ec:	4d2c      	ldr	r5, [pc, #176]	; (84aa0 <__register_exitproc+0xb8>)
   849ee:	4606      	mov	r6, r0
   849f0:	6828      	ldr	r0, [r5, #0]
   849f2:	4698      	mov	r8, r3
   849f4:	460f      	mov	r7, r1
   849f6:	4691      	mov	r9, r2
   849f8:	f7ff f954 	bl	83ca4 <__retarget_lock_acquire_recursive>
   849fc:	4b29      	ldr	r3, [pc, #164]	; (84aa4 <__register_exitproc+0xbc>)
   849fe:	681c      	ldr	r4, [r3, #0]
   84a00:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   84a04:	2b00      	cmp	r3, #0
   84a06:	d03e      	beq.n	84a86 <__register_exitproc+0x9e>
   84a08:	685a      	ldr	r2, [r3, #4]
   84a0a:	2a1f      	cmp	r2, #31
   84a0c:	dc1c      	bgt.n	84a48 <__register_exitproc+0x60>
   84a0e:	f102 0e01 	add.w	lr, r2, #1
   84a12:	b176      	cbz	r6, 84a32 <__register_exitproc+0x4a>
   84a14:	2101      	movs	r1, #1
   84a16:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   84a1a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   84a1e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   84a22:	4091      	lsls	r1, r2
   84a24:	4308      	orrs	r0, r1
   84a26:	2e02      	cmp	r6, #2
   84a28:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84a2c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   84a30:	d023      	beq.n	84a7a <__register_exitproc+0x92>
   84a32:	3202      	adds	r2, #2
   84a34:	f8c3 e004 	str.w	lr, [r3, #4]
   84a38:	6828      	ldr	r0, [r5, #0]
   84a3a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   84a3e:	f7ff f933 	bl	83ca8 <__retarget_lock_release_recursive>
   84a42:	2000      	movs	r0, #0
   84a44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84a48:	4b17      	ldr	r3, [pc, #92]	; (84aa8 <__register_exitproc+0xc0>)
   84a4a:	b30b      	cbz	r3, 84a90 <__register_exitproc+0xa8>
   84a4c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84a50:	f7ff f9a4 	bl	83d9c <malloc>
   84a54:	4603      	mov	r3, r0
   84a56:	b1d8      	cbz	r0, 84a90 <__register_exitproc+0xa8>
   84a58:	2000      	movs	r0, #0
   84a5a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   84a5e:	f04f 0e01 	mov.w	lr, #1
   84a62:	6058      	str	r0, [r3, #4]
   84a64:	6019      	str	r1, [r3, #0]
   84a66:	4602      	mov	r2, r0
   84a68:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   84a6c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84a70:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   84a74:	2e00      	cmp	r6, #0
   84a76:	d0dc      	beq.n	84a32 <__register_exitproc+0x4a>
   84a78:	e7cc      	b.n	84a14 <__register_exitproc+0x2c>
   84a7a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   84a7e:	4301      	orrs	r1, r0
   84a80:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   84a84:	e7d5      	b.n	84a32 <__register_exitproc+0x4a>
   84a86:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   84a8a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   84a8e:	e7bb      	b.n	84a08 <__register_exitproc+0x20>
   84a90:	6828      	ldr	r0, [r5, #0]
   84a92:	f7ff f909 	bl	83ca8 <__retarget_lock_release_recursive>
   84a96:	f04f 30ff 	mov.w	r0, #4294967295
   84a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84a9e:	bf00      	nop
   84aa0:	20070560 	.word	0x20070560
   84aa4:	00085148 	.word	0x00085148
   84aa8:	00083d9d 	.word	0x00083d9d

00084aac <_close_r>:
   84aac:	b538      	push	{r3, r4, r5, lr}
   84aae:	2300      	movs	r3, #0
   84ab0:	4c06      	ldr	r4, [pc, #24]	; (84acc <_close_r+0x20>)
   84ab2:	4605      	mov	r5, r0
   84ab4:	4608      	mov	r0, r1
   84ab6:	6023      	str	r3, [r4, #0]
   84ab8:	f7fc fe2c 	bl	81714 <_close>
   84abc:	1c43      	adds	r3, r0, #1
   84abe:	d000      	beq.n	84ac2 <_close_r+0x16>
   84ac0:	bd38      	pop	{r3, r4, r5, pc}
   84ac2:	6823      	ldr	r3, [r4, #0]
   84ac4:	2b00      	cmp	r3, #0
   84ac6:	d0fb      	beq.n	84ac0 <_close_r+0x14>
   84ac8:	602b      	str	r3, [r5, #0]
   84aca:	bd38      	pop	{r3, r4, r5, pc}
   84acc:	20070cd0 	.word	0x20070cd0

00084ad0 <_fclose_r>:
   84ad0:	b570      	push	{r4, r5, r6, lr}
   84ad2:	b159      	cbz	r1, 84aec <_fclose_r+0x1c>
   84ad4:	4605      	mov	r5, r0
   84ad6:	460c      	mov	r4, r1
   84ad8:	b110      	cbz	r0, 84ae0 <_fclose_r+0x10>
   84ada:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84adc:	2b00      	cmp	r3, #0
   84ade:	d03c      	beq.n	84b5a <_fclose_r+0x8a>
   84ae0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84ae2:	07d8      	lsls	r0, r3, #31
   84ae4:	d505      	bpl.n	84af2 <_fclose_r+0x22>
   84ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84aea:	b92b      	cbnz	r3, 84af8 <_fclose_r+0x28>
   84aec:	2600      	movs	r6, #0
   84aee:	4630      	mov	r0, r6
   84af0:	bd70      	pop	{r4, r5, r6, pc}
   84af2:	89a3      	ldrh	r3, [r4, #12]
   84af4:	0599      	lsls	r1, r3, #22
   84af6:	d53c      	bpl.n	84b72 <_fclose_r+0xa2>
   84af8:	4621      	mov	r1, r4
   84afa:	4628      	mov	r0, r5
   84afc:	f7fe fc1e 	bl	8333c <__sflush_r>
   84b00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84b02:	4606      	mov	r6, r0
   84b04:	b133      	cbz	r3, 84b14 <_fclose_r+0x44>
   84b06:	69e1      	ldr	r1, [r4, #28]
   84b08:	4628      	mov	r0, r5
   84b0a:	4798      	blx	r3
   84b0c:	2800      	cmp	r0, #0
   84b0e:	bfb8      	it	lt
   84b10:	f04f 36ff 	movlt.w	r6, #4294967295
   84b14:	89a3      	ldrh	r3, [r4, #12]
   84b16:	061a      	lsls	r2, r3, #24
   84b18:	d422      	bmi.n	84b60 <_fclose_r+0x90>
   84b1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84b1c:	b141      	cbz	r1, 84b30 <_fclose_r+0x60>
   84b1e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84b22:	4299      	cmp	r1, r3
   84b24:	d002      	beq.n	84b2c <_fclose_r+0x5c>
   84b26:	4628      	mov	r0, r5
   84b28:	f7fe fe22 	bl	83770 <_free_r>
   84b2c:	2300      	movs	r3, #0
   84b2e:	6323      	str	r3, [r4, #48]	; 0x30
   84b30:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84b32:	b121      	cbz	r1, 84b3e <_fclose_r+0x6e>
   84b34:	4628      	mov	r0, r5
   84b36:	f7fe fe1b 	bl	83770 <_free_r>
   84b3a:	2300      	movs	r3, #0
   84b3c:	6463      	str	r3, [r4, #68]	; 0x44
   84b3e:	f7fe fd21 	bl	83584 <__sfp_lock_acquire>
   84b42:	2200      	movs	r2, #0
   84b44:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84b46:	81a2      	strh	r2, [r4, #12]
   84b48:	07db      	lsls	r3, r3, #31
   84b4a:	d50e      	bpl.n	84b6a <_fclose_r+0x9a>
   84b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84b4e:	f7ff f8a7 	bl	83ca0 <__retarget_lock_close_recursive>
   84b52:	f7fe fd1d 	bl	83590 <__sfp_lock_release>
   84b56:	4630      	mov	r0, r6
   84b58:	bd70      	pop	{r4, r5, r6, pc}
   84b5a:	f7fe fce3 	bl	83524 <__sinit>
   84b5e:	e7bf      	b.n	84ae0 <_fclose_r+0x10>
   84b60:	6921      	ldr	r1, [r4, #16]
   84b62:	4628      	mov	r0, r5
   84b64:	f7fe fe04 	bl	83770 <_free_r>
   84b68:	e7d7      	b.n	84b1a <_fclose_r+0x4a>
   84b6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84b6c:	f7ff f89c 	bl	83ca8 <__retarget_lock_release_recursive>
   84b70:	e7ec      	b.n	84b4c <_fclose_r+0x7c>
   84b72:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84b74:	f7ff f896 	bl	83ca4 <__retarget_lock_acquire_recursive>
   84b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84b7c:	2b00      	cmp	r3, #0
   84b7e:	d1bb      	bne.n	84af8 <_fclose_r+0x28>
   84b80:	6e66      	ldr	r6, [r4, #100]	; 0x64
   84b82:	f016 0601 	ands.w	r6, r6, #1
   84b86:	d1b1      	bne.n	84aec <_fclose_r+0x1c>
   84b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84b8a:	f7ff f88d 	bl	83ca8 <__retarget_lock_release_recursive>
   84b8e:	4630      	mov	r0, r6
   84b90:	bd70      	pop	{r4, r5, r6, pc}
   84b92:	bf00      	nop

00084b94 <_fstat_r>:
   84b94:	b570      	push	{r4, r5, r6, lr}
   84b96:	460d      	mov	r5, r1
   84b98:	2300      	movs	r3, #0
   84b9a:	4c07      	ldr	r4, [pc, #28]	; (84bb8 <_fstat_r+0x24>)
   84b9c:	4606      	mov	r6, r0
   84b9e:	4611      	mov	r1, r2
   84ba0:	4628      	mov	r0, r5
   84ba2:	6023      	str	r3, [r4, #0]
   84ba4:	f7fc fdb9 	bl	8171a <_fstat>
   84ba8:	1c43      	adds	r3, r0, #1
   84baa:	d000      	beq.n	84bae <_fstat_r+0x1a>
   84bac:	bd70      	pop	{r4, r5, r6, pc}
   84bae:	6823      	ldr	r3, [r4, #0]
   84bb0:	2b00      	cmp	r3, #0
   84bb2:	d0fb      	beq.n	84bac <_fstat_r+0x18>
   84bb4:	6033      	str	r3, [r6, #0]
   84bb6:	bd70      	pop	{r4, r5, r6, pc}
   84bb8:	20070cd0 	.word	0x20070cd0

00084bbc <_isatty_r>:
   84bbc:	b538      	push	{r3, r4, r5, lr}
   84bbe:	2300      	movs	r3, #0
   84bc0:	4c06      	ldr	r4, [pc, #24]	; (84bdc <_isatty_r+0x20>)
   84bc2:	4605      	mov	r5, r0
   84bc4:	4608      	mov	r0, r1
   84bc6:	6023      	str	r3, [r4, #0]
   84bc8:	f7fc fdac 	bl	81724 <_isatty>
   84bcc:	1c43      	adds	r3, r0, #1
   84bce:	d000      	beq.n	84bd2 <_isatty_r+0x16>
   84bd0:	bd38      	pop	{r3, r4, r5, pc}
   84bd2:	6823      	ldr	r3, [r4, #0]
   84bd4:	2b00      	cmp	r3, #0
   84bd6:	d0fb      	beq.n	84bd0 <_isatty_r+0x14>
   84bd8:	602b      	str	r3, [r5, #0]
   84bda:	bd38      	pop	{r3, r4, r5, pc}
   84bdc:	20070cd0 	.word	0x20070cd0

00084be0 <_lseek_r>:
   84be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84be2:	460e      	mov	r6, r1
   84be4:	2500      	movs	r5, #0
   84be6:	4c08      	ldr	r4, [pc, #32]	; (84c08 <_lseek_r+0x28>)
   84be8:	4611      	mov	r1, r2
   84bea:	4607      	mov	r7, r0
   84bec:	461a      	mov	r2, r3
   84bee:	4630      	mov	r0, r6
   84bf0:	6025      	str	r5, [r4, #0]
   84bf2:	f7fc fd99 	bl	81728 <_lseek>
   84bf6:	1c43      	adds	r3, r0, #1
   84bf8:	d000      	beq.n	84bfc <_lseek_r+0x1c>
   84bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84bfc:	6823      	ldr	r3, [r4, #0]
   84bfe:	2b00      	cmp	r3, #0
   84c00:	d0fb      	beq.n	84bfa <_lseek_r+0x1a>
   84c02:	603b      	str	r3, [r7, #0]
   84c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84c06:	bf00      	nop
   84c08:	20070cd0 	.word	0x20070cd0

00084c0c <_read_r>:
   84c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84c0e:	460e      	mov	r6, r1
   84c10:	2500      	movs	r5, #0
   84c12:	4c08      	ldr	r4, [pc, #32]	; (84c34 <_read_r+0x28>)
   84c14:	4611      	mov	r1, r2
   84c16:	4607      	mov	r7, r0
   84c18:	461a      	mov	r2, r3
   84c1a:	4630      	mov	r0, r6
   84c1c:	6025      	str	r5, [r4, #0]
   84c1e:	f7fb feb9 	bl	80994 <_read>
   84c22:	1c43      	adds	r3, r0, #1
   84c24:	d000      	beq.n	84c28 <_read_r+0x1c>
   84c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84c28:	6823      	ldr	r3, [r4, #0]
   84c2a:	2b00      	cmp	r3, #0
   84c2c:	d0fb      	beq.n	84c26 <_read_r+0x1a>
   84c2e:	603b      	str	r3, [r7, #0]
   84c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84c32:	bf00      	nop
   84c34:	20070cd0 	.word	0x20070cd0

00084c38 <__aeabi_uldivmod>:
   84c38:	b953      	cbnz	r3, 84c50 <__aeabi_uldivmod+0x18>
   84c3a:	b94a      	cbnz	r2, 84c50 <__aeabi_uldivmod+0x18>
   84c3c:	2900      	cmp	r1, #0
   84c3e:	bf08      	it	eq
   84c40:	2800      	cmpeq	r0, #0
   84c42:	bf1c      	itt	ne
   84c44:	f04f 31ff 	movne.w	r1, #4294967295
   84c48:	f04f 30ff 	movne.w	r0, #4294967295
   84c4c:	f000 b97a 	b.w	84f44 <__aeabi_idiv0>
   84c50:	f1ad 0c08 	sub.w	ip, sp, #8
   84c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   84c58:	f000 f806 	bl	84c68 <__udivmoddi4>
   84c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
   84c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84c64:	b004      	add	sp, #16
   84c66:	4770      	bx	lr

00084c68 <__udivmoddi4>:
   84c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84c6c:	468c      	mov	ip, r1
   84c6e:	460e      	mov	r6, r1
   84c70:	4604      	mov	r4, r0
   84c72:	9d08      	ldr	r5, [sp, #32]
   84c74:	2b00      	cmp	r3, #0
   84c76:	d150      	bne.n	84d1a <__udivmoddi4+0xb2>
   84c78:	428a      	cmp	r2, r1
   84c7a:	4617      	mov	r7, r2
   84c7c:	d96c      	bls.n	84d58 <__udivmoddi4+0xf0>
   84c7e:	fab2 fe82 	clz	lr, r2
   84c82:	f1be 0f00 	cmp.w	lr, #0
   84c86:	d00b      	beq.n	84ca0 <__udivmoddi4+0x38>
   84c88:	f1ce 0c20 	rsb	ip, lr, #32
   84c8c:	fa01 f60e 	lsl.w	r6, r1, lr
   84c90:	fa20 fc0c 	lsr.w	ip, r0, ip
   84c94:	fa02 f70e 	lsl.w	r7, r2, lr
   84c98:	ea4c 0c06 	orr.w	ip, ip, r6
   84c9c:	fa00 f40e 	lsl.w	r4, r0, lr
   84ca0:	0c3a      	lsrs	r2, r7, #16
   84ca2:	fbbc f9f2 	udiv	r9, ip, r2
   84ca6:	b2bb      	uxth	r3, r7
   84ca8:	fb02 cc19 	mls	ip, r2, r9, ip
   84cac:	fb09 fa03 	mul.w	sl, r9, r3
   84cb0:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84cb4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   84cb8:	45b2      	cmp	sl, r6
   84cba:	d90a      	bls.n	84cd2 <__udivmoddi4+0x6a>
   84cbc:	19f6      	adds	r6, r6, r7
   84cbe:	f109 31ff 	add.w	r1, r9, #4294967295
   84cc2:	f080 8125 	bcs.w	84f10 <__udivmoddi4+0x2a8>
   84cc6:	45b2      	cmp	sl, r6
   84cc8:	f240 8122 	bls.w	84f10 <__udivmoddi4+0x2a8>
   84ccc:	f1a9 0902 	sub.w	r9, r9, #2
   84cd0:	443e      	add	r6, r7
   84cd2:	eba6 060a 	sub.w	r6, r6, sl
   84cd6:	fbb6 f0f2 	udiv	r0, r6, r2
   84cda:	fb02 6610 	mls	r6, r2, r0, r6
   84cde:	fb00 f303 	mul.w	r3, r0, r3
   84ce2:	b2a4      	uxth	r4, r4
   84ce4:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   84ce8:	42a3      	cmp	r3, r4
   84cea:	d909      	bls.n	84d00 <__udivmoddi4+0x98>
   84cec:	19e4      	adds	r4, r4, r7
   84cee:	f100 32ff 	add.w	r2, r0, #4294967295
   84cf2:	f080 810b 	bcs.w	84f0c <__udivmoddi4+0x2a4>
   84cf6:	42a3      	cmp	r3, r4
   84cf8:	f240 8108 	bls.w	84f0c <__udivmoddi4+0x2a4>
   84cfc:	3802      	subs	r0, #2
   84cfe:	443c      	add	r4, r7
   84d00:	2100      	movs	r1, #0
   84d02:	1ae4      	subs	r4, r4, r3
   84d04:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   84d08:	2d00      	cmp	r5, #0
   84d0a:	d062      	beq.n	84dd2 <__udivmoddi4+0x16a>
   84d0c:	2300      	movs	r3, #0
   84d0e:	fa24 f40e 	lsr.w	r4, r4, lr
   84d12:	602c      	str	r4, [r5, #0]
   84d14:	606b      	str	r3, [r5, #4]
   84d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84d1a:	428b      	cmp	r3, r1
   84d1c:	d907      	bls.n	84d2e <__udivmoddi4+0xc6>
   84d1e:	2d00      	cmp	r5, #0
   84d20:	d055      	beq.n	84dce <__udivmoddi4+0x166>
   84d22:	2100      	movs	r1, #0
   84d24:	e885 0041 	stmia.w	r5, {r0, r6}
   84d28:	4608      	mov	r0, r1
   84d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84d2e:	fab3 f183 	clz	r1, r3
   84d32:	2900      	cmp	r1, #0
   84d34:	f040 808f 	bne.w	84e56 <__udivmoddi4+0x1ee>
   84d38:	42b3      	cmp	r3, r6
   84d3a:	d302      	bcc.n	84d42 <__udivmoddi4+0xda>
   84d3c:	4282      	cmp	r2, r0
   84d3e:	f200 80fc 	bhi.w	84f3a <__udivmoddi4+0x2d2>
   84d42:	1a84      	subs	r4, r0, r2
   84d44:	eb66 0603 	sbc.w	r6, r6, r3
   84d48:	2001      	movs	r0, #1
   84d4a:	46b4      	mov	ip, r6
   84d4c:	2d00      	cmp	r5, #0
   84d4e:	d040      	beq.n	84dd2 <__udivmoddi4+0x16a>
   84d50:	e885 1010 	stmia.w	r5, {r4, ip}
   84d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84d58:	b912      	cbnz	r2, 84d60 <__udivmoddi4+0xf8>
   84d5a:	2701      	movs	r7, #1
   84d5c:	fbb7 f7f2 	udiv	r7, r7, r2
   84d60:	fab7 fe87 	clz	lr, r7
   84d64:	f1be 0f00 	cmp.w	lr, #0
   84d68:	d135      	bne.n	84dd6 <__udivmoddi4+0x16e>
   84d6a:	2101      	movs	r1, #1
   84d6c:	1bf6      	subs	r6, r6, r7
   84d6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   84d72:	fa1f f887 	uxth.w	r8, r7
   84d76:	fbb6 f2fc 	udiv	r2, r6, ip
   84d7a:	fb0c 6612 	mls	r6, ip, r2, r6
   84d7e:	fb08 f002 	mul.w	r0, r8, r2
   84d82:	0c23      	lsrs	r3, r4, #16
   84d84:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   84d88:	42b0      	cmp	r0, r6
   84d8a:	d907      	bls.n	84d9c <__udivmoddi4+0x134>
   84d8c:	19f6      	adds	r6, r6, r7
   84d8e:	f102 33ff 	add.w	r3, r2, #4294967295
   84d92:	d202      	bcs.n	84d9a <__udivmoddi4+0x132>
   84d94:	42b0      	cmp	r0, r6
   84d96:	f200 80d2 	bhi.w	84f3e <__udivmoddi4+0x2d6>
   84d9a:	461a      	mov	r2, r3
   84d9c:	1a36      	subs	r6, r6, r0
   84d9e:	fbb6 f0fc 	udiv	r0, r6, ip
   84da2:	fb0c 6610 	mls	r6, ip, r0, r6
   84da6:	fb08 f800 	mul.w	r8, r8, r0
   84daa:	b2a3      	uxth	r3, r4
   84dac:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   84db0:	45a0      	cmp	r8, r4
   84db2:	d907      	bls.n	84dc4 <__udivmoddi4+0x15c>
   84db4:	19e4      	adds	r4, r4, r7
   84db6:	f100 33ff 	add.w	r3, r0, #4294967295
   84dba:	d202      	bcs.n	84dc2 <__udivmoddi4+0x15a>
   84dbc:	45a0      	cmp	r8, r4
   84dbe:	f200 80b9 	bhi.w	84f34 <__udivmoddi4+0x2cc>
   84dc2:	4618      	mov	r0, r3
   84dc4:	eba4 0408 	sub.w	r4, r4, r8
   84dc8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   84dcc:	e79c      	b.n	84d08 <__udivmoddi4+0xa0>
   84dce:	4629      	mov	r1, r5
   84dd0:	4628      	mov	r0, r5
   84dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84dd6:	fa07 f70e 	lsl.w	r7, r7, lr
   84dda:	f1ce 0320 	rsb	r3, lr, #32
   84dde:	fa26 f203 	lsr.w	r2, r6, r3
   84de2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   84de6:	fbb2 f1fc 	udiv	r1, r2, ip
   84dea:	fa1f f887 	uxth.w	r8, r7
   84dee:	fb0c 2211 	mls	r2, ip, r1, r2
   84df2:	fa06 f60e 	lsl.w	r6, r6, lr
   84df6:	fa20 f303 	lsr.w	r3, r0, r3
   84dfa:	fb01 f908 	mul.w	r9, r1, r8
   84dfe:	4333      	orrs	r3, r6
   84e00:	0c1e      	lsrs	r6, r3, #16
   84e02:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84e06:	45b1      	cmp	r9, r6
   84e08:	fa00 f40e 	lsl.w	r4, r0, lr
   84e0c:	d909      	bls.n	84e22 <__udivmoddi4+0x1ba>
   84e0e:	19f6      	adds	r6, r6, r7
   84e10:	f101 32ff 	add.w	r2, r1, #4294967295
   84e14:	f080 808c 	bcs.w	84f30 <__udivmoddi4+0x2c8>
   84e18:	45b1      	cmp	r9, r6
   84e1a:	f240 8089 	bls.w	84f30 <__udivmoddi4+0x2c8>
   84e1e:	3902      	subs	r1, #2
   84e20:	443e      	add	r6, r7
   84e22:	eba6 0609 	sub.w	r6, r6, r9
   84e26:	fbb6 f0fc 	udiv	r0, r6, ip
   84e2a:	fb0c 6210 	mls	r2, ip, r0, r6
   84e2e:	fb00 f908 	mul.w	r9, r0, r8
   84e32:	b29e      	uxth	r6, r3
   84e34:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84e38:	45b1      	cmp	r9, r6
   84e3a:	d907      	bls.n	84e4c <__udivmoddi4+0x1e4>
   84e3c:	19f6      	adds	r6, r6, r7
   84e3e:	f100 33ff 	add.w	r3, r0, #4294967295
   84e42:	d271      	bcs.n	84f28 <__udivmoddi4+0x2c0>
   84e44:	45b1      	cmp	r9, r6
   84e46:	d96f      	bls.n	84f28 <__udivmoddi4+0x2c0>
   84e48:	3802      	subs	r0, #2
   84e4a:	443e      	add	r6, r7
   84e4c:	eba6 0609 	sub.w	r6, r6, r9
   84e50:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84e54:	e78f      	b.n	84d76 <__udivmoddi4+0x10e>
   84e56:	f1c1 0720 	rsb	r7, r1, #32
   84e5a:	fa22 f807 	lsr.w	r8, r2, r7
   84e5e:	408b      	lsls	r3, r1
   84e60:	ea48 0303 	orr.w	r3, r8, r3
   84e64:	fa26 f407 	lsr.w	r4, r6, r7
   84e68:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84e6c:	fbb4 f9fe 	udiv	r9, r4, lr
   84e70:	fa1f fc83 	uxth.w	ip, r3
   84e74:	fb0e 4419 	mls	r4, lr, r9, r4
   84e78:	408e      	lsls	r6, r1
   84e7a:	fa20 f807 	lsr.w	r8, r0, r7
   84e7e:	fb09 fa0c 	mul.w	sl, r9, ip
   84e82:	ea48 0806 	orr.w	r8, r8, r6
   84e86:	ea4f 4618 	mov.w	r6, r8, lsr #16
   84e8a:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   84e8e:	45a2      	cmp	sl, r4
   84e90:	fa02 f201 	lsl.w	r2, r2, r1
   84e94:	fa00 f601 	lsl.w	r6, r0, r1
   84e98:	d908      	bls.n	84eac <__udivmoddi4+0x244>
   84e9a:	18e4      	adds	r4, r4, r3
   84e9c:	f109 30ff 	add.w	r0, r9, #4294967295
   84ea0:	d244      	bcs.n	84f2c <__udivmoddi4+0x2c4>
   84ea2:	45a2      	cmp	sl, r4
   84ea4:	d942      	bls.n	84f2c <__udivmoddi4+0x2c4>
   84ea6:	f1a9 0902 	sub.w	r9, r9, #2
   84eaa:	441c      	add	r4, r3
   84eac:	eba4 040a 	sub.w	r4, r4, sl
   84eb0:	fbb4 f0fe 	udiv	r0, r4, lr
   84eb4:	fb0e 4410 	mls	r4, lr, r0, r4
   84eb8:	fb00 fc0c 	mul.w	ip, r0, ip
   84ebc:	fa1f f888 	uxth.w	r8, r8
   84ec0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   84ec4:	45a4      	cmp	ip, r4
   84ec6:	d907      	bls.n	84ed8 <__udivmoddi4+0x270>
   84ec8:	18e4      	adds	r4, r4, r3
   84eca:	f100 3eff 	add.w	lr, r0, #4294967295
   84ece:	d229      	bcs.n	84f24 <__udivmoddi4+0x2bc>
   84ed0:	45a4      	cmp	ip, r4
   84ed2:	d927      	bls.n	84f24 <__udivmoddi4+0x2bc>
   84ed4:	3802      	subs	r0, #2
   84ed6:	441c      	add	r4, r3
   84ed8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   84edc:	fba0 8902 	umull	r8, r9, r0, r2
   84ee0:	eba4 0c0c 	sub.w	ip, r4, ip
   84ee4:	45cc      	cmp	ip, r9
   84ee6:	46c2      	mov	sl, r8
   84ee8:	46ce      	mov	lr, r9
   84eea:	d315      	bcc.n	84f18 <__udivmoddi4+0x2b0>
   84eec:	d012      	beq.n	84f14 <__udivmoddi4+0x2ac>
   84eee:	b155      	cbz	r5, 84f06 <__udivmoddi4+0x29e>
   84ef0:	ebb6 030a 	subs.w	r3, r6, sl
   84ef4:	eb6c 060e 	sbc.w	r6, ip, lr
   84ef8:	fa06 f707 	lsl.w	r7, r6, r7
   84efc:	40cb      	lsrs	r3, r1
   84efe:	431f      	orrs	r7, r3
   84f00:	40ce      	lsrs	r6, r1
   84f02:	602f      	str	r7, [r5, #0]
   84f04:	606e      	str	r6, [r5, #4]
   84f06:	2100      	movs	r1, #0
   84f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84f0c:	4610      	mov	r0, r2
   84f0e:	e6f7      	b.n	84d00 <__udivmoddi4+0x98>
   84f10:	4689      	mov	r9, r1
   84f12:	e6de      	b.n	84cd2 <__udivmoddi4+0x6a>
   84f14:	4546      	cmp	r6, r8
   84f16:	d2ea      	bcs.n	84eee <__udivmoddi4+0x286>
   84f18:	ebb8 0a02 	subs.w	sl, r8, r2
   84f1c:	eb69 0e03 	sbc.w	lr, r9, r3
   84f20:	3801      	subs	r0, #1
   84f22:	e7e4      	b.n	84eee <__udivmoddi4+0x286>
   84f24:	4670      	mov	r0, lr
   84f26:	e7d7      	b.n	84ed8 <__udivmoddi4+0x270>
   84f28:	4618      	mov	r0, r3
   84f2a:	e78f      	b.n	84e4c <__udivmoddi4+0x1e4>
   84f2c:	4681      	mov	r9, r0
   84f2e:	e7bd      	b.n	84eac <__udivmoddi4+0x244>
   84f30:	4611      	mov	r1, r2
   84f32:	e776      	b.n	84e22 <__udivmoddi4+0x1ba>
   84f34:	3802      	subs	r0, #2
   84f36:	443c      	add	r4, r7
   84f38:	e744      	b.n	84dc4 <__udivmoddi4+0x15c>
   84f3a:	4608      	mov	r0, r1
   84f3c:	e706      	b.n	84d4c <__udivmoddi4+0xe4>
   84f3e:	3a02      	subs	r2, #2
   84f40:	443e      	add	r6, r7
   84f42:	e72b      	b.n	84d9c <__udivmoddi4+0x134>

00084f44 <__aeabi_idiv0>:
   84f44:	4770      	bx	lr
   84f46:	bf00      	nop
   84f48:	00000001 	.word	0x00000001
   84f4c:	00000002 	.word	0x00000002
   84f50:	00000004 	.word	0x00000004
   84f54:	00000008 	.word	0x00000008
   84f58:	00000010 	.word	0x00000010
   84f5c:	00000020 	.word	0x00000020
   84f60:	00000040 	.word	0x00000040
   84f64:	00000080 	.word	0x00000080
   84f68:	00000100 	.word	0x00000100
   84f6c:	00000200 	.word	0x00000200
   84f70:	00000400 	.word	0x00000400
   84f74:	7466654c 	.word	0x7466654c
   84f78:	736c7550 	.word	0x736c7550
   84f7c:	3a207365 	.word	0x3a207365
   84f80:	5b232320 	.word	0x5b232320
   84f84:	235d6925 	.word	0x235d6925
   84f88:	00000a23 	.word	0x00000a23
   84f8c:	68676952 	.word	0x68676952
   84f90:	6c755074 	.word	0x6c755074
   84f94:	20736573 	.word	0x20736573
   84f98:	2323203a 	.word	0x2323203a
   84f9c:	5d69255b 	.word	0x5d69255b
   84fa0:	000a2323 	.word	0x000a2323
   84fa4:	4f525245 	.word	0x4f525245
   84fa8:	6e203a52 	.word	0x6e203a52
   84fac:	6964206f 	.word	0x6964206f
   84fb0:	74636572 	.word	0x74636572
   84fb4:	206e6f69 	.word	0x206e6f69
   84fb8:	6c756f63 	.word	0x6c756f63
   84fbc:	65622064 	.word	0x65622064
   84fc0:	74656620 	.word	0x74656620
   84fc4:	64656863 	.word	0x64656863
   84fc8:	6f726620 	.word	0x6f726620
   84fcc:	6874206d 	.word	0x6874206d
   84fd0:	656c2065 	.word	0x656c2065
   84fd4:	6d207466 	.word	0x6d207466
   84fd8:	726f746f 	.word	0x726f746f
   84fdc:	74756220 	.word	0x74756220
   84fe0:	6c757020 	.word	0x6c757020
   84fe4:	77206573 	.word	0x77206573
   84fe8:	73207361 	.word	0x73207361
   84fec:	6c6c6974 	.word	0x6c6c6974
   84ff0:	69727420 	.word	0x69727420
   84ff4:	72656767 	.word	0x72656767
   84ff8:	202e6465 	.word	0x202e6465
   84ffc:	6f636e45 	.word	0x6f636e45
   85000:	20726564 	.word	0x20726564
   85004:	736c7570 	.word	0x736c7570
   85008:	61642065 	.word	0x61642065
   8500c:	77206174 	.word	0x77206174
   85010:	206c6c69 	.word	0x206c6c69
   85014:	75206562 	.word	0x75206562
   85018:	6c65726e 	.word	0x6c65726e
   8501c:	6c626169 	.word	0x6c626169
   85020:	000a2e65 	.word	0x000a2e65
   85024:	65736552 	.word	0x65736552
   85028:	676e6974 	.word	0x676e6974
   8502c:	6c757020 	.word	0x6c757020
   85030:	63206573 	.word	0x63206573
   85034:	746e756f 	.word	0x746e756f
   85038:	3a737265 	.word	0x3a737265
   8503c:	654c200a 	.word	0x654c200a
   85040:	75507466 	.word	0x75507466
   85044:	7365736c 	.word	0x7365736c
   85048:	203a4120 	.word	0x203a4120
   8504c:	0a692523 	.word	0x0a692523
   85050:	66654c20 	.word	0x66654c20
   85054:	6c755074 	.word	0x6c755074
   85058:	20736573 	.word	0x20736573
   8505c:	23203a42 	.word	0x23203a42
   85060:	200a6925 	.word	0x200a6925
   85064:	68676952 	.word	0x68676952
   85068:	6c755074 	.word	0x6c755074
   8506c:	20736573 	.word	0x20736573
   85070:	23203a41 	.word	0x23203a41
   85074:	200a6925 	.word	0x200a6925
   85078:	68676952 	.word	0x68676952
   8507c:	6c755074 	.word	0x6c755074
   85080:	20736573 	.word	0x20736573
   85084:	23203a42 	.word	0x23203a42
   85088:	000a6925 	.word	0x000a6925
   8508c:	4f525245 	.word	0x4f525245
   85090:	6e203a52 	.word	0x6e203a52
   85094:	6964206f 	.word	0x6964206f
   85098:	74636572 	.word	0x74636572
   8509c:	206e6f69 	.word	0x206e6f69
   850a0:	6c756f63 	.word	0x6c756f63
   850a4:	65622064 	.word	0x65622064
   850a8:	74656620 	.word	0x74656620
   850ac:	64656863 	.word	0x64656863
   850b0:	6f726620 	.word	0x6f726620
   850b4:	6874206d 	.word	0x6874206d
   850b8:	69722065 	.word	0x69722065
   850bc:	20746867 	.word	0x20746867
   850c0:	6f746f6d 	.word	0x6f746f6d
   850c4:	75622072 	.word	0x75622072
   850c8:	75702074 	.word	0x75702074
   850cc:	2065736c 	.word	0x2065736c
   850d0:	20736177 	.word	0x20736177
   850d4:	6c697473 	.word	0x6c697473
   850d8:	7274206c 	.word	0x7274206c
   850dc:	65676769 	.word	0x65676769
   850e0:	2e646572 	.word	0x2e646572
   850e4:	636e4520 	.word	0x636e4520
   850e8:	7265646f 	.word	0x7265646f
   850ec:	6c757020 	.word	0x6c757020
   850f0:	64206573 	.word	0x64206573
   850f4:	20617461 	.word	0x20617461
   850f8:	6c6c6977 	.word	0x6c6c6977
   850fc:	20656220 	.word	0x20656220
   85100:	65726e75 	.word	0x65726e75
   85104:	6261696c 	.word	0x6261696c
   85108:	0a2e656c 	.word	0x0a2e656c
   8510c:	00000000 	.word	0x00000000
   85110:	54204c52 	.word	0x54204c52
   85114:	0a657572 	.word	0x0a657572
   85118:	00000000 	.word	0x00000000
   8511c:	46204c52 	.word	0x46204c52
   85120:	65736c61 	.word	0x65736c61
   85124:	0000000a 	.word	0x0000000a
   85128:	736e6f43 	.word	0x736e6f43
   8512c:	20656c6f 	.word	0x20656c6f
   85130:	64616572 	.word	0x64616572
   85134:	00000a79 	.word	0x00000a79
   85138:	3d3d3d3d 	.word	0x3d3d3d3d
   8513c:	3d3d3d3d 	.word	0x3d3d3d3d
   85140:	3d3d3d3d 	.word	0x3d3d3d3d
   85144:	00000a3d 	.word	0x00000a3d

00085148 <_global_impure_ptr>:
   85148:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   85158:	46454443 00000000 33323130 37363534     CDEF....01234567
   85168:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   85178:	0000296c                                l)..

0008517c <blanks.7217>:
   8517c:	20202020 20202020 20202020 20202020                     

0008518c <zeroes.7218>:
   8518c:	30303030 30303030 30303030 30303030     0000000000000000
   8519c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

000851ac <_ctype_>:
   851ac:	20202000 20202020 28282020 20282828     .         ((((( 
   851bc:	20202020 20202020 20202020 20202020                     
   851cc:	10108820 10101010 10101010 10101010      ...............
   851dc:	04040410 04040404 10040404 10101010     ................
   851ec:	41411010 41414141 01010101 01010101     ..AAAAAA........
   851fc:	01010101 01010101 01010101 10101010     ................
   8520c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8521c:	02020202 02020202 02020202 10101010     ................
   8522c:	00000020 00000000 00000000 00000000      ...............
	...

000852b0 <_init>:
   852b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   852b2:	bf00      	nop
   852b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   852b6:	bc08      	pop	{r3}
   852b8:	469e      	mov	lr, r3
   852ba:	4770      	bx	lr

000852bc <__init_array_start>:
   852bc:	0008331d 	.word	0x0008331d

000852c0 <__frame_dummy_init_array_entry>:
   852c0:	00080119                                ....

000852c4 <_fini>:
   852c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   852c6:	bf00      	nop
   852c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   852ca:	bc08      	pop	{r3}
   852cc:	469e      	mov	lr, r3
   852ce:	4770      	bx	lr

000852d0 <__fini_array_start>:
   852d0:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <_impure_ptr>:
20070134:	20070138                                8.. 

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__atexit_recursive_mutex>:
20070560:	20070cac                                ... 

20070564 <__global_locale>:
20070564:	00000043 00000000 00000000 00000000     C...............
	...
20070584:	00000043 00000000 00000000 00000000     C...............
	...
200705a4:	00000043 00000000 00000000 00000000     C...............
	...
200705c4:	00000043 00000000 00000000 00000000     C...............
	...
200705e4:	00000043 00000000 00000000 00000000     C...............
	...
20070604:	00000043 00000000 00000000 00000000     C...............
	...
20070624:	00000043 00000000 00000000 00000000     C...............
	...
20070644:	000849a5 000842f1 00000000 000851ac     .I...B.......Q..
20070654:	000851a8 0008510c 0008510c 0008510c     .Q...Q...Q...Q..
20070664:	0008510c 0008510c 0008510c 0008510c     .Q...Q...Q...Q..
20070674:	0008510c 0008510c ffffffff ffffffff     .Q...Q..........
20070684:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706ac:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706d0 <__malloc_av_>:
	...
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 

20070ad8 <__malloc_sbrk_base>:
20070ad8:	ffffffff                                ....

20070adc <__malloc_trim_threshold>:
20070adc:	00020000                                ....
