23:57:06 INFO  : Registering command handlers for SDK TCF services
23:57:06 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\myOLEDrgb\myOLEDrgb.sdk\temp_xsdb_launch_script.tcl
23:57:08 INFO  : XSCT server has started successfully.
23:57:11 INFO  : Successfully done setting XSCT server connection channel  
23:57:11 INFO  : Successfully done setting SDK workspace  
23:57:11 INFO  : Processing command line option -hwspec F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf.
00:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:06:18 INFO  : 'jtag frequency' command is executed.
00:06:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:19 INFO  : Context for 'APU' is selected.
00:06:19 INFO  : System reset is completed.
00:06:22 INFO  : 'after 3000' command is executed.
00:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:06:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : 'ps7_init' command is executed.
00:06:25 INFO  : 'ps7_post_config' command is executed.
00:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:25 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:25 INFO  : 'con' command is executed.
00:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:06:25 INFO  : Disconnected from the channel tcfchan#1.
00:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:10:48 INFO  : 'jtag frequency' command is executed.
00:10:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:48 INFO  : Context for 'APU' is selected.
00:10:48 INFO  : System reset is completed.
00:10:51 INFO  : 'after 3000' command is executed.
00:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:10:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:10:54 INFO  : Context for 'APU' is selected.
00:10:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:55 INFO  : Context for 'APU' is selected.
00:10:55 INFO  : 'ps7_init' command is executed.
00:10:55 INFO  : 'ps7_post_config' command is executed.
00:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:55 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:55 INFO  : 'con' command is executed.
00:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:10:55 INFO  : Disconnected from the channel tcfchan#2.
00:21:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733325681687,  Project:1733324195682
00:21:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:21:46 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:21:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:21:50 INFO  : 
00:21:50 INFO  : Updating hardware inferred compiler options for OLED_test.
00:21:50 INFO  : Clearing existing target manager status.
00:21:50 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
00:21:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:21:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:22:46 INFO  : 'jtag frequency' command is executed.
00:22:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:46 INFO  : Context for 'APU' is selected.
00:22:46 INFO  : System reset is completed.
00:22:49 INFO  : 'after 3000' command is executed.
00:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:22:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:22:54 INFO  : Context for 'APU' is selected.
00:22:54 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:54 INFO  : Context for 'APU' is selected.
00:22:55 INFO  : 'ps7_init' command is executed.
00:22:55 INFO  : 'ps7_post_config' command is executed.
00:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:56 INFO  : 'con' command is executed.
00:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:22:57 INFO  : Disconnected from the channel tcfchan#3.
00:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:23:30 INFO  : 'jtag frequency' command is executed.
00:23:30 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:31 INFO  : Context for 'APU' is selected.
00:23:31 INFO  : System reset is completed.
00:23:34 INFO  : 'after 3000' command is executed.
00:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:23:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:38 INFO  : Context for 'APU' is selected.
00:23:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:39 INFO  : Context for 'APU' is selected.
00:23:39 INFO  : 'ps7_init' command is executed.
00:23:39 INFO  : 'ps7_post_config' command is executed.
00:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:39 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:39 INFO  : 'con' command is executed.
00:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:23:39 INFO  : Disconnected from the channel tcfchan#4.
00:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:25:48 INFO  : 'jtag frequency' command is executed.
00:25:48 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:49 INFO  : Context for 'APU' is selected.
00:25:50 INFO  : System reset is completed.
00:25:53 INFO  : 'after 3000' command is executed.
00:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:25:56 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:25:57 INFO  : Context for 'APU' is selected.
00:25:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:58 INFO  : Context for 'APU' is selected.
00:25:58 INFO  : 'ps7_init' command is executed.
00:25:58 INFO  : 'ps7_post_config' command is executed.
00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : 'con' command is executed.
00:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:25:58 INFO  : Disconnected from the channel tcfchan#5.
00:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:30:22 INFO  : 'jtag frequency' command is executed.
00:30:22 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:23 INFO  : Context for 'APU' is selected.
00:30:23 INFO  : System reset is completed.
00:30:26 INFO  : 'after 3000' command is executed.
00:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:30:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:30:30 INFO  : Context for 'APU' is selected.
00:30:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:31 INFO  : Context for 'APU' is selected.
00:30:31 INFO  : 'ps7_init' command is executed.
00:30:31 INFO  : 'ps7_post_config' command is executed.
00:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:31 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:31 INFO  : 'con' command is executed.
00:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:30:31 INFO  : Disconnected from the channel tcfchan#6.
00:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:32:23 INFO  : 'jtag frequency' command is executed.
00:32:23 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:24 INFO  : Context for 'APU' is selected.
00:32:24 INFO  : System reset is completed.
00:32:27 INFO  : 'after 3000' command is executed.
00:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:32:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:32:31 INFO  : Context for 'APU' is selected.
00:32:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:32 INFO  : Context for 'APU' is selected.
00:32:32 INFO  : 'ps7_init' command is executed.
00:32:32 INFO  : 'ps7_post_config' command is executed.
00:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:32 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:32 INFO  : 'con' command is executed.
00:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:32:32 INFO  : Disconnected from the channel tcfchan#7.
03:39:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733337541631,  Project:1733325681687
03:39:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:39:39 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:39:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:39:42 INFO  : 
03:39:43 INFO  : Updating hardware inferred compiler options for OLED_test.
03:39:43 INFO  : Clearing existing target manager status.
03:39:43 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:39:44 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
03:39:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:39:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:41:52 INFO  : 'jtag frequency' command is executed.
03:41:52 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:41:53 INFO  : Context for 'APU' is selected.
03:41:53 INFO  : System reset is completed.
03:41:56 INFO  : 'after 3000' command is executed.
03:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:41:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:41:59 INFO  : Context for 'APU' is selected.
03:41:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:42:00 INFO  : Context for 'APU' is selected.
03:42:01 INFO  : 'ps7_init' command is executed.
03:42:01 INFO  : 'ps7_post_config' command is executed.
03:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:02 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:02 INFO  : 'con' command is executed.
03:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:42:02 INFO  : Disconnected from the channel tcfchan#8.
03:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
03:43:40 INFO  : 'jtag frequency' command is executed.
03:43:40 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:43:40 INFO  : Context for 'APU' is selected.
03:43:40 INFO  : System reset is completed.
03:43:43 INFO  : 'after 3000' command is executed.
03:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
03:43:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:43:46 INFO  : Context for 'APU' is selected.
03:43:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:46 INFO  : Context for 'APU' is selected.
03:43:46 INFO  : 'ps7_init' command is executed.
03:43:46 INFO  : 'ps7_post_config' command is executed.
03:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:46 INFO  : 'con' command is executed.
03:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

03:43:46 INFO  : Disconnected from the channel tcfchan#9.
06:34:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733348037871,  Project:1733337541631
06:34:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:35:01 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:35:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:35:05 INFO  : 
06:35:06 INFO  : Updating hardware inferred compiler options for OLED_test.
06:35:06 INFO  : Clearing existing target manager status.
06:35:06 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
06:35:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:35:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:35:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
06:35:47 INFO  : 'jtag frequency' command is executed.
06:35:47 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:35:47 INFO  : Context for 'APU' is selected.
06:35:47 INFO  : System reset is completed.
06:35:50 INFO  : 'after 3000' command is executed.
06:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
06:35:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:35:53 INFO  : Context for 'APU' is selected.
06:35:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
06:35:53 INFO  : Context for 'APU' is selected.
06:35:53 INFO  : 'ps7_init' command is executed.
06:35:53 INFO  : 'ps7_post_config' command is executed.
06:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:35:53 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
06:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

06:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:35:53 INFO  : 'con' command is executed.
06:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

06:35:53 INFO  : Disconnected from the channel tcfchan#10.
07:30:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733351415115,  Project:1733348037871
07:30:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:30:41 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:30:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:30:45 INFO  : 
07:30:45 INFO  : Updating hardware inferred compiler options for OLED_test.
07:30:45 INFO  : Clearing existing target manager status.
07:30:45 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:30:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:30:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:31:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:31:40 INFO  : 'jtag frequency' command is executed.
07:31:40 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:31:41 INFO  : Context for 'APU' is selected.
07:31:41 INFO  : System reset is completed.
07:31:44 INFO  : 'after 3000' command is executed.
07:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:31:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:31:46 INFO  : Context for 'APU' is selected.
07:31:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
07:31:46 INFO  : Context for 'APU' is selected.
07:31:46 INFO  : 'ps7_init' command is executed.
07:31:46 INFO  : 'ps7_post_config' command is executed.
07:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:31:47 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
07:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:31:47 INFO  : 'con' command is executed.
07:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:31:47 INFO  : Disconnected from the channel tcfchan#11.
07:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:40:39 INFO  : 'jtag frequency' command is executed.
07:40:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:40 INFO  : Context for 'APU' is selected.
07:40:40 INFO  : System reset is completed.
07:40:43 INFO  : 'after 3000' command is executed.
07:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:40:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:40:45 INFO  : Context for 'APU' is selected.
07:40:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
07:40:45 INFO  : Context for 'APU' is selected.
07:40:46 INFO  : 'ps7_init' command is executed.
07:40:46 INFO  : 'ps7_post_config' command is executed.
07:40:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:46 INFO  : 'jtag frequency' command is executed.
07:40:46 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:40:46 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
07:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:40:46 INFO  : Context for 'APU' is selected.
07:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:46 INFO  : System reset is completed.
07:40:46 INFO  : 'con' command is executed.
07:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:40:49 INFO  : 'after 3000' command is executed.
07:40:49 INFO  : Disconnected from the channel tcfchan#12.
07:40:49 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
07:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

07:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:40:57 INFO  : 'jtag frequency' command is executed.
07:40:57 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:57 INFO  : Context for 'APU' is selected.
07:40:57 INFO  : System reset is completed.
07:41:00 INFO  : 'after 3000' command is executed.
07:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:41:03 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:41:03 INFO  : Context for 'APU' is selected.
07:41:03 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
07:41:03 INFO  : Context for 'APU' is selected.
07:41:03 INFO  : 'ps7_init' command is executed.
07:41:03 INFO  : 'ps7_post_config' command is executed.
07:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:03 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
07:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:03 INFO  : 'con' command is executed.
07:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:41:03 INFO  : Disconnected from the channel tcfchan#13.
07:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:43:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:43:09 INFO  : 'jtag frequency' command is executed.
07:43:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:43:09 INFO  : Context for 'APU' is selected.
07:43:09 INFO  : System reset is completed.
07:43:12 INFO  : 'after 3000' command is executed.
07:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:43:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:43:15 INFO  : Context for 'APU' is selected.
07:43:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:43:15 INFO  : 'configparams force-mem-access 1' command is executed.
07:43:15 INFO  : Context for 'APU' is selected.
07:43:15 INFO  : 'ps7_init' command is executed.
07:43:15 INFO  : 'ps7_post_config' command is executed.
07:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:15 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
07:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:15 INFO  : 'con' command is executed.
07:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:43:15 INFO  : Disconnected from the channel tcfchan#14.
07:55:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733352873620,  Project:1733351415115
07:55:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:55:28 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:55:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:55:32 INFO  : 
07:55:33 INFO  : Updating hardware inferred compiler options for OLED_test.
07:55:33 INFO  : Clearing existing target manager status.
07:55:33 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
07:55:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:55:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
07:56:28 INFO  : 'jtag frequency' command is executed.
07:56:28 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:56:28 INFO  : Context for 'APU' is selected.
07:56:28 INFO  : System reset is completed.
07:56:31 INFO  : 'after 3000' command is executed.
07:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
07:56:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:56:34 INFO  : Context for 'APU' is selected.
07:56:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:34 INFO  : Context for 'APU' is selected.
07:56:34 INFO  : 'ps7_init' command is executed.
07:56:34 INFO  : 'ps7_post_config' command is executed.
07:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:34 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:34 INFO  : 'con' command is executed.
07:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

07:56:34 INFO  : Disconnected from the channel tcfchan#15.
08:08:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733353695812,  Project:1733352873620
08:08:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:08:33 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:08:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:08:37 INFO  : 
08:08:38 INFO  : Updating hardware inferred compiler options for OLED_test.
08:08:38 INFO  : Clearing existing target manager status.
08:08:38 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
08:08:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:08:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:09:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:09:44 INFO  : 'jtag frequency' command is executed.
08:09:44 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:09:44 INFO  : Context for 'APU' is selected.
08:09:45 INFO  : System reset is completed.
08:09:48 INFO  : 'after 3000' command is executed.
08:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:09:50 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:09:50 INFO  : Context for 'APU' is selected.
08:09:50 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
08:09:50 INFO  : Context for 'APU' is selected.
08:09:50 INFO  : 'ps7_init' command is executed.
08:09:50 INFO  : 'ps7_post_config' command is executed.
08:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:09:50 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:09:51 INFO  : 'con' command is executed.
08:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:09:51 INFO  : Disconnected from the channel tcfchan#16.
08:20:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733354355347,  Project:1733353695812
08:20:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:20:17 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:20:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:20:21 INFO  : 
08:20:22 INFO  : Updating hardware inferred compiler options for OLED_test.
08:20:22 INFO  : Clearing existing target manager status.
08:20:22 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
08:20:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:20:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:21:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:21:16 INFO  : 'jtag frequency' command is executed.
08:21:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:21:16 INFO  : Context for 'APU' is selected.
08:21:16 INFO  : System reset is completed.
08:21:19 INFO  : 'after 3000' command is executed.
08:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:21:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:21:21 INFO  : Context for 'APU' is selected.
08:21:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:21:21 INFO  : Context for 'APU' is selected.
08:21:22 INFO  : 'ps7_init' command is executed.
08:21:22 INFO  : 'ps7_post_config' command is executed.
08:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:22 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
08:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:22 INFO  : 'con' command is executed.
08:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:21:22 INFO  : Disconnected from the channel tcfchan#17.
08:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:24:50 INFO  : 'jtag frequency' command is executed.
08:24:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:24:50 INFO  : Context for 'APU' is selected.
08:24:50 INFO  : System reset is completed.
08:24:54 INFO  : 'after 3000' command is executed.
08:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:24:56 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:24:56 INFO  : Context for 'APU' is selected.
08:24:56 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
08:24:56 INFO  : Context for 'APU' is selected.
08:24:56 INFO  : 'ps7_init' command is executed.
08:24:56 INFO  : 'ps7_post_config' command is executed.
08:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:56 INFO  : 'con' command is executed.
08:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:24:56 INFO  : Disconnected from the channel tcfchan#18.
08:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:29:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:29:18 INFO  : 'jtag frequency' command is executed.
08:29:18 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:29:18 INFO  : Context for 'APU' is selected.
08:29:18 INFO  : System reset is completed.
08:29:21 INFO  : 'after 3000' command is executed.
08:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:29:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:29:24 INFO  : Context for 'APU' is selected.
08:29:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
08:29:24 INFO  : Context for 'APU' is selected.
08:29:24 INFO  : 'ps7_init' command is executed.
08:29:24 INFO  : 'ps7_post_config' command is executed.
08:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:24 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:24 INFO  : 'con' command is executed.
08:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:29:24 INFO  : Disconnected from the channel tcfchan#19.
08:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
08:30:15 INFO  : 'jtag frequency' command is executed.
08:30:15 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:30:15 INFO  : Context for 'APU' is selected.
08:30:15 INFO  : System reset is completed.
08:30:18 INFO  : 'after 3000' command is executed.
08:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
08:30:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:30:21 INFO  : Context for 'APU' is selected.
08:30:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:30:21 INFO  : Context for 'APU' is selected.
08:30:21 INFO  : 'ps7_init' command is executed.
08:30:21 INFO  : 'ps7_post_config' command is executed.
08:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:21 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:21 INFO  : 'con' command is executed.
08:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

08:30:21 INFO  : Disconnected from the channel tcfchan#20.
10:32:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733362318211,  Project:1733354355347
10:32:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:32:43 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:32:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:32:47 INFO  : 
10:32:48 INFO  : Updating hardware inferred compiler options for OLED_test.
10:32:48 INFO  : Clearing existing target manager status.
10:32:48 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
10:32:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:32:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:33:21 INFO  : 'jtag frequency' command is executed.
10:33:21 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:21 INFO  : Context for 'APU' is selected.
10:33:21 INFO  : System reset is completed.
10:33:24 INFO  : 'after 3000' command is executed.
10:33:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:33:26 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:26 INFO  : Context for 'APU' is selected.
10:33:26 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:26 INFO  : Context for 'APU' is selected.
10:33:27 INFO  : 'ps7_init' command is executed.
10:33:27 INFO  : 'ps7_post_config' command is executed.
10:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:27 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:27 INFO  : 'con' command is executed.
10:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:33:27 INFO  : Disconnected from the channel tcfchan#21.
10:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:38:50 INFO  : 'jtag frequency' command is executed.
10:38:50 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:50 INFO  : Context for 'APU' is selected.
10:38:50 INFO  : System reset is completed.
10:38:53 INFO  : 'after 3000' command is executed.
10:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:38:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:55 INFO  : Context for 'APU' is selected.
10:38:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:55 INFO  : Context for 'APU' is selected.
10:38:55 INFO  : 'ps7_init' command is executed.
10:38:55 INFO  : 'ps7_post_config' command is executed.
10:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:56 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:56 INFO  : 'con' command is executed.
10:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:38:56 INFO  : Disconnected from the channel tcfchan#22.
10:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:39:56 INFO  : 'jtag frequency' command is executed.
10:39:56 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:56 INFO  : Context for 'APU' is selected.
10:39:56 INFO  : System reset is completed.
10:39:59 INFO  : 'after 3000' command is executed.
10:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:40:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:02 INFO  : Context for 'APU' is selected.
10:40:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:40:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:02 INFO  : Context for 'APU' is selected.
10:40:02 INFO  : 'ps7_init' command is executed.
10:40:02 INFO  : 'ps7_post_config' command is executed.
10:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:02 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:02 INFO  : 'con' command is executed.
10:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:40:02 INFO  : Disconnected from the channel tcfchan#23.
10:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:41:17 INFO  : 'jtag frequency' command is executed.
10:41:17 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:17 INFO  : Context for 'APU' is selected.
10:41:17 INFO  : System reset is completed.
10:41:20 INFO  : 'after 3000' command is executed.
10:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:41:23 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:23 INFO  : Context for 'APU' is selected.
10:41:23 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:23 INFO  : Context for 'APU' is selected.
10:41:23 INFO  : 'ps7_init' command is executed.
10:41:23 INFO  : 'ps7_post_config' command is executed.
10:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:23 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:23 INFO  : 'con' command is executed.
10:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:41:23 INFO  : Disconnected from the channel tcfchan#24.
10:52:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733363516009,  Project:1733362318211
10:52:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:52:19 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:52:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:52:23 INFO  : 
10:52:23 INFO  : Updating hardware inferred compiler options for OLED_test.
10:52:23 INFO  : Clearing existing target manager status.
10:52:23 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
10:52:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:52:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:52:54 INFO  : 'jtag frequency' command is executed.
10:52:54 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:54 INFO  : Context for 'APU' is selected.
10:52:54 INFO  : System reset is completed.
10:52:57 INFO  : 'after 3000' command is executed.
10:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:53:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:00 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:00 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : 'ps7_init' command is executed.
10:53:00 INFO  : 'ps7_post_config' command is executed.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : 'con' command is executed.
10:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:53:00 INFO  : Disconnected from the channel tcfchan#25.
10:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:56:13 INFO  : 'jtag frequency' command is executed.
10:56:13 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:13 INFO  : Context for 'APU' is selected.
10:56:13 INFO  : System reset is completed.
10:56:16 INFO  : 'after 3000' command is executed.
10:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:56:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:19 INFO  : Context for 'APU' is selected.
10:56:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:19 INFO  : Context for 'APU' is selected.
10:56:19 INFO  : 'ps7_init' command is executed.
10:56:19 INFO  : 'ps7_post_config' command is executed.
10:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:19 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:19 INFO  : 'con' command is executed.
10:56:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:56:19 INFO  : Disconnected from the channel tcfchan#26.
10:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
10:58:10 INFO  : 'jtag frequency' command is executed.
10:58:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:10 INFO  : Context for 'APU' is selected.
10:58:10 INFO  : System reset is completed.
10:58:13 INFO  : 'after 3000' command is executed.
10:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
10:58:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:16 INFO  : Context for 'APU' is selected.
10:58:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:16 INFO  : Context for 'APU' is selected.
10:58:16 INFO  : 'ps7_init' command is executed.
10:58:16 INFO  : 'ps7_post_config' command is executed.
10:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : 'con' command is executed.
10:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

10:58:16 INFO  : Disconnected from the channel tcfchan#27.
11:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:01:39 INFO  : 'jtag frequency' command is executed.
11:01:39 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:39 INFO  : Context for 'APU' is selected.
11:01:39 INFO  : System reset is completed.
11:01:42 INFO  : 'after 3000' command is executed.
11:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:01:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:45 INFO  : Context for 'APU' is selected.
11:01:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:45 INFO  : Context for 'APU' is selected.
11:01:45 INFO  : 'ps7_init' command is executed.
11:01:45 INFO  : 'ps7_post_config' command is executed.
11:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:45 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:45 INFO  : 'con' command is executed.
11:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:01:45 INFO  : Disconnected from the channel tcfchan#28.
11:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:04:10 INFO  : 'jtag frequency' command is executed.
11:04:10 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:10 INFO  : Context for 'APU' is selected.
11:04:11 INFO  : System reset is completed.
11:04:14 INFO  : 'after 3000' command is executed.
11:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:04:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:16 INFO  : Context for 'APU' is selected.
11:04:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:16 INFO  : Context for 'APU' is selected.
11:04:16 INFO  : 'ps7_init' command is executed.
11:04:16 INFO  : 'ps7_post_config' command is executed.
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:17 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:17 INFO  : 'con' command is executed.
11:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:04:17 INFO  : Disconnected from the channel tcfchan#29.
11:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:05:09 INFO  : 'jtag frequency' command is executed.
11:05:09 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:09 INFO  : Context for 'APU' is selected.
11:05:09 INFO  : System reset is completed.
11:05:12 INFO  : 'after 3000' command is executed.
11:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:05:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : 'ps7_init' command is executed.
11:05:14 INFO  : 'ps7_post_config' command is executed.
11:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : 'con' command is executed.
11:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:05:15 INFO  : Disconnected from the channel tcfchan#30.
11:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:06:05 INFO  : 'jtag frequency' command is executed.
11:06:05 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:05 INFO  : Context for 'APU' is selected.
11:06:05 INFO  : System reset is completed.
11:06:08 INFO  : 'after 3000' command is executed.
11:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:06:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:10 INFO  : Context for 'APU' is selected.
11:06:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:10 INFO  : Context for 'APU' is selected.
11:06:11 INFO  : 'ps7_init' command is executed.
11:06:11 INFO  : 'ps7_post_config' command is executed.
11:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:11 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:11 INFO  : 'con' command is executed.
11:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:06:11 INFO  : Disconnected from the channel tcfchan#31.
11:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:06:17 INFO  : 'jtag frequency' command is executed.
11:06:17 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:17 INFO  : Context for 'APU' is selected.
11:06:17 INFO  : System reset is completed.
11:06:20 INFO  : 'after 3000' command is executed.
11:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:06:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:22 INFO  : Context for 'APU' is selected.
11:06:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:22 INFO  : Context for 'APU' is selected.
11:06:22 INFO  : 'ps7_init' command is executed.
11:06:22 INFO  : 'ps7_post_config' command is executed.
11:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:23 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:23 INFO  : 'con' command is executed.
11:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:06:23 INFO  : Disconnected from the channel tcfchan#32.
11:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:12:03 INFO  : 'jtag frequency' command is executed.
11:12:03 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:03 INFO  : Context for 'APU' is selected.
11:12:03 INFO  : System reset is completed.
11:12:06 INFO  : 'after 3000' command is executed.
11:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:12:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:09 INFO  : Context for 'APU' is selected.
11:12:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:09 INFO  : Context for 'APU' is selected.
11:12:09 INFO  : 'ps7_init' command is executed.
11:12:09 INFO  : 'ps7_post_config' command is executed.
11:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:09 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:09 INFO  : 'con' command is executed.
11:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:12:09 INFO  : Disconnected from the channel tcfchan#33.
11:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:13:55 INFO  : 'jtag frequency' command is executed.
11:13:55 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:55 INFO  : Context for 'APU' is selected.
11:13:55 INFO  : System reset is completed.
11:13:58 INFO  : 'after 3000' command is executed.
11:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:14:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:00 INFO  : Context for 'APU' is selected.
11:14:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:01 INFO  : Context for 'APU' is selected.
11:14:01 INFO  : 'ps7_init' command is executed.
11:14:01 INFO  : 'ps7_post_config' command is executed.
11:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:01 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:01 INFO  : 'con' command is executed.
11:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:14:01 INFO  : Disconnected from the channel tcfchan#34.
11:28:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1733365503043,  Project:1733363516009
11:28:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:28:23 INFO  : Copied contents of F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:28:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:28:27 INFO  : 
11:28:28 INFO  : Updating hardware inferred compiler options for OLED_test.
11:28:28 INFO  : Clearing existing target manager status.
11:28:28 INFO  : Closing and re-opening the MSS file of ther project OLED_test_bsp
11:28:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:28:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:28:59 INFO  : 'jtag frequency' command is executed.
11:28:59 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:59 INFO  : Context for 'APU' is selected.
11:28:59 INFO  : System reset is completed.
11:29:02 INFO  : 'after 3000' command is executed.
11:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:29:04 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:04 INFO  : Context for 'APU' is selected.
11:29:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:04 INFO  : Context for 'APU' is selected.
11:29:04 INFO  : 'ps7_init' command is executed.
11:29:04 INFO  : 'ps7_post_config' command is executed.
11:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:05 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:05 INFO  : 'con' command is executed.
11:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:29:05 INFO  : Disconnected from the channel tcfchan#35.
11:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:30:16 INFO  : 'jtag frequency' command is executed.
11:30:16 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:16 INFO  : Context for 'APU' is selected.
11:30:17 INFO  : System reset is completed.
11:30:20 INFO  : 'after 3000' command is executed.
11:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:30:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : 'ps7_init' command is executed.
11:30:22 INFO  : 'ps7_post_config' command is executed.
11:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:23 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:23 INFO  : 'con' command is executed.
11:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:30:23 INFO  : Disconnected from the channel tcfchan#36.
12:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
12:25:06 INFO  : 'jtag frequency' command is executed.
12:25:06 INFO  : Sourcing of 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:06 INFO  : Context for 'APU' is selected.
12:25:07 INFO  : System reset is completed.
12:25:10 INFO  : 'after 3000' command is executed.
12:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
12:25:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:12 INFO  : Context for 'APU' is selected.
12:25:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:12 INFO  : Context for 'APU' is selected.
12:25:12 INFO  : 'ps7_init' command is executed.
12:25:12 INFO  : 'ps7_post_config' command is executed.
12:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:12 INFO  : The application 'F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/OLED_test/Debug/OLED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:13 INFO  : 'con' command is executed.
12:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

12:25:13 INFO  : Disconnected from the channel tcfchan#37.
