
*** Running vivado
    with args -log i2s_playback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_playback.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2s_playback.tcl -notrace
Command: synth_design -top i2s_playback -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 319.555 ; gain = 75.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2s_playback' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:65]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at 'C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/realtime/clk_wiz_1_stub.vhdl:5' bound to instance 'i2s_clock' of component 'clk_wiz_1' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:177]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/realtime/clk_wiz_1_stub.vhdl:13]
	Parameter ms_ratio_w bound to: 3 - type: integer 
	Parameter sw_ratio_w bound to: 6 - type: integer 
	Parameter data_w bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'i2s' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:15' bound to instance 'unit_i2s' of component 'i2s' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:184]
INFO: [Synth 8-638] synthesizing module 'i2s' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:43]
	Parameter ms_ratio_w bound to: 3 - type: integer 
	Parameter sw_ratio_w bound to: 6 - type: integer 
	Parameter data_w bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s' (1#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:43]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Digital_Efects' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:35' bound to instance 'unit_digital_efects' of component 'Digital_Efects' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Digital_Efects' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:69]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoES' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoES.vhd:35' bound to instance 'Unit_EfectES' of component 'EfectoES' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:286]
INFO: [Synth 8-638] synthesizing module 'EfectoES' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoES.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoES' (2#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoES.vhd:50]
	Parameter n bound to: 4000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoDELAY' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoDELAY.vhd:36' bound to instance 'Unit_EfectDELAY' of component 'EfectoDELAY' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:299]
INFO: [Synth 8-638] synthesizing module 'EfectoDELAY' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoDELAY.vhd:52]
	Parameter n bound to: 4000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoDELAY' (3#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoDELAY.vhd:52]
	Parameter n bound to: 1000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoCHORUS' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd:37' bound to instance 'Unit_EfectCHORUS' of component 'EfectoCHORUS' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:312]
INFO: [Synth 8-638] synthesizing module 'EfectoCHORUS' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd:53]
	Parameter n bound to: 1000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'sine_wave_chorus' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:36' bound to instance 'Unit_sine_wave_chorus' of component 'sine_wave_chorus' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sine_wave_chorus' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element table_value_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'sine_wave_chorus' (4#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'EfectoCHORUS' (5#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd:53]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoVIBRATO' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoVIBRATO.vhd:36' bound to instance 'Unit_EfectVIBRATO' of component 'EfectoVIBRATO' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:325]
INFO: [Synth 8-638] synthesizing module 'EfectoVIBRATO' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoVIBRATO.vhd:52]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'sine_wave' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:31' bound to instance 'Unit_sine_wave' of component 'sine_wave' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoVIBRATO.vhd:64]
INFO: [Synth 8-638] synthesizing module 'sine_wave' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element table_value_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'sine_wave' (6#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'EfectoVIBRATO' (7#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoVIBRATO.vhd:52]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoREVERB' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB.vhd:36' bound to instance 'Unit_EfectREVERB' of component 'EfectoREVERB' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:338]
INFO: [Synth 8-638] synthesizing module 'EfectoREVERB' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB.vhd:52]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoREVERB' (8#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB.vhd:52]
	Parameter n bound to: 5000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoECO' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_test.vhd:35' bound to instance 'Unit_EfectECO' of component 'EfectoECO' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:351]
INFO: [Synth 8-638] synthesizing module 'EfectoECO' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_test.vhd:51]
	Parameter n bound to: 5000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoECO' (9#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_test.vhd:51]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectCOMPRESSOR' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:34' bound to instance 'Unit_EfectCOMPRESSOR' of component 'EfectCOMPRESSOR' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:364]
INFO: [Synth 8-638] synthesizing module 'EfectCOMPRESSOR' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectCOMPRESSOR' (10#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoOVERDRIVE' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoOVERDRIVE.vhd:34' bound to instance 'Unit_EfectOVERDRIVE' of component 'EfectoOVERDRIVE' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:377]
INFO: [Synth 8-638] synthesizing module 'EfectoOVERDRIVE' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoOVERDRIVE.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoOVERDRIVE' (11#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoOVERDRIVE.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_deep bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'EfectoLOOPER' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoLOOPER.vhd:35' bound to instance 'Unit_EfectLOOPER' of component 'EfectoLOOPER' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:390]
INFO: [Synth 8-638] synthesizing module 'EfectoLOOPER' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoLOOPER.vhd:54]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_deep bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'Unit_RAM' of component 'blk_mem_gen_1' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoLOOPER.vhd:81]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/realtime/blk_mem_gen_1_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'EfectoLOOPER' (12#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoLOOPER.vhd:54]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoBANKFILTER' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoAUTOWAH.vhd:36' bound to instance 'Unit_EfectBANKFILTER' of component 'EfectoBANKFILTER' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:407]
INFO: [Synth 8-638] synthesizing module 'EfectoBANKFILTER' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoAUTOWAH.vhd:52]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Fir_Filter_bankfilter' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Fir_Filter_Autowah.vhd:34' bound to instance 'Unit_FIR_Filter_bankfilter_L' of component 'Fir_Filter_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoAUTOWAH.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Fir_Filter_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Fir_Filter_Autowah.vhd:48]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Ruta_datos_Fir_bankfilter' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:35' bound to instance 'U0' of component 'Ruta_datos_Fir_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Fir_Filter_Autowah.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Ruta_datos_Fir_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg0' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:75]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:47]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (13#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg1' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:83]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg2' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:91]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg3' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:99]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg4' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:107]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg5' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:115]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg6' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:123]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg7' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:131]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg8' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg9' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:147]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg10' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:155]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg11' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:163]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg12' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:171]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg13' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:179]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg14' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:187]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/register.vhd:35' bound to instance 'reg15' of component 'reg' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'mult_aux_reg' and it is trimmed from '32' to '31' bits. [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element c8_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element c9_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element c10_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element c11_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element c12_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element c15_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'Ruta_datos_Fir_bankfilter' (14#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:50]
INFO: [Synth 8-3491] module 'controlador_fir_bankfilter' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/controlador_fir_WAH.vhd:34' bound to instance 'U1' of component 'controlador_fir_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Fir_Filter_Autowah.vhd:91]
INFO: [Synth 8-638] synthesizing module 'controlador_fir_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/controlador_fir_WAH.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'controlador_fir_bankfilter' (15#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/controlador_fir_WAH.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Fir_Filter_bankfilter' (16#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Fir_Filter_Autowah.vhd:48]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Fir_Filter_bankfilter' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Fir_Filter_Autowah.vhd:34' bound to instance 'Unit_FIR_Filter_bankfilter_R' of component 'Fir_Filter_bankfilter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoAUTOWAH.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'EfectoBANKFILTER' (17#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoAUTOWAH.vhd:52]
	Parameter n1 bound to: 1500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoREVERB_PARAMETRIZADO' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:36' bound to instance 'Unit_EfectREVERB_PARAMETRIZADO' of component 'EfectoREVERB_PARAMETRIZADO' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:421]
INFO: [Synth 8-638] synthesizing module 'EfectoREVERB_PARAMETRIZADO' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:56]
	Parameter n1 bound to: 1500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoREVERB_PARAMETRIZADO' (18#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Digital_Efects' (19#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Digital_Efects.vhd:69]
INFO: [Synth 8-3491] module 'display_interface' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_interface.vhd:8' bound to instance 'displays' of component 'display_interface' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:237]
INFO: [Synth 8-638] synthesizing module 'display_interface' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_interface.vhd:18]
INFO: [Synth 8-3491] module 'display_counter' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_counter.vhd:8' bound to instance 'counter_assig' of component 'display_counter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_interface.vhd:32]
INFO: [Synth 8-638] synthesizing module 'display_counter' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_counter' (20#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_counter.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_interface.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'display_interface' (21#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_interface.vhd:18]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'LEDs' declared at 'C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/LEDs.vhd:34' bound to instance 'unit_leds' of component 'LEDs' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:245]
INFO: [Synth 8-638] synthesizing module 'LEDs' [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/LEDs.vhd:46]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LEDs' (22#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/LEDs.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'i2s_playback' (23#1) [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1212.234 ; gain = 967.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:23 ; elapsed = 00:02:26 . Memory (MB): peak = 1212.234 ; gain = 967.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/dcp5/blk_mem_gen_1_in_context.xdc] for cell 'unit_digital_efects/Unit_EfectLOOPER/Unit_RAM'
Finished Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/dcp5/blk_mem_gen_1_in_context.xdc] for cell 'unit_digital_efects/Unit_EfectLOOPER/Unit_RAM'
Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/dcp7/clk_wiz_1_in_context.xdc] for cell 'i2s_clock'
Finished Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/dcp7/clk_wiz_1_in_context.xdc] for cell 'i2s_clock'
Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc]
Finished Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_playback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_playback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/dont_touch.xdc]
write_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.281 ; gain = 179.418
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2697.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:21 ; elapsed = 00:04:15 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:21 ; elapsed = 00:04:15 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/dcp7/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-8308-LAPTOP-ATT53B95/dcp7/clk_wiz_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for i2s_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unit_digital_efects/Unit_EfectLOOPER/Unit_RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:21 ; elapsed = 00:04:15 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i2s_state_reg_reg' in module 'i2s'
WARNING: [Synth 8-6014] Unused sequential element i2s_state_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:68]
INFO: [Synth 8-5544] ROM "en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_in_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_in_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_out_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2s_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2s_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2s_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2s_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2s_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2s_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:89]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sine_wave_chorus'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:55]
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element table_index_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:85]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sine_wave'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:51]
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element table_index_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element R2_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element R1_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element R1_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element R3_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element cuenta_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/controlador_fir_WAH.vhd:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5544] ROM "g1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i2s_state_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element i2s_state_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      l0 |                              001 |                              001
                      l1 |                              010 |                              010
                      r0 |                              011 |                              011
                      r1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2s_state_reg_reg' using encoding 'sequential' in module 'i2s'
WARNING: [Synth 8-6014] Unused sequential element i2s_state_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             counting_up |                               00 |                               00
             change_down |                               01 |                               01
           counting_down |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sine_wave_chorus'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             counting_up |                               00 |                               00
             change_down |                               01 |                               01
           counting_down |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sine_wave'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:20:04 ; elapsed = 00:20:01 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     32064|
|2     |EfectoDELAY__GB1                |           1|     32002|
|3     |EfectoDELAY__GB2                |           1|     32033|
|4     |EfectoDELAY__GB3                |           1|     32032|
|5     |EfectoCHORUS__GB0               |           1|     32986|
|6     |EfectoCHORUS__GB1               |           1|     32067|
|7     |EfectoECO__GB0                  |           1|     20185|
|8     |EfectoECO__GB1                  |           1|     20368|
|9     |EfectoECO__GB2                  |           1|     19979|
|10    |EfectoECO__GB3                  |           1|     19984|
|11    |EfectoECO__GB4                  |           1|     20017|
|12    |EfectoECO__GB5                  |           1|     20000|
|13    |EfectoECO__GB6                  |           1|     20016|
|14    |EfectoECO__GB7                  |           1|     19984|
|15    |EfectoECO__GB8                  |           1|     20464|
|16    |EfectoECO__GB9                  |           1|     20244|
|17    |EfectoECO__GB10                 |           1|     20464|
|18    |EfectoECO__GB11                 |           1|     20448|
|19    |EfectoECO__GB12                 |           1|     19728|
|20    |EfectoECO__GB13                 |           1|     19728|
|21    |EfectoECO__GB14                 |           1|     19728|
|22    |EfectoECO__GB15                 |           1|     19728|
|23    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     27106|
|24    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|     26963|
|25    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     24240|
|26    |EfectoREVERB_PARAMETRIZADO__GB3 |           1|     24264|
|27    |Digital_Efects__GCB0            |           1|     34295|
|28    |Digital_Efects__GCB1            |           1|     10590|
|29    |Digital_Efects__GCB2            |           1|     33692|
|30    |i2s_playback__GC0               |           1|      2137|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 16    
	   4 Input     16 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 39061 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 8     
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 54    
	  10 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 4     
	  14 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	  15 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2s_playback 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module EfectoDELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8002  
	                1 Bit    Registers := 1     
Module sine_wave_chorus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module EfectoCHORUS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2002  
	                1 Bit    Registers := 1     
Module EfectoECO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 20002 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module EfectoREVERB_PARAMETRIZADO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 6002  
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module EfectoREVERB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2002  
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module EfectCOMPRESSOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module EfectoOVERDRIVE 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module EfectoLOOPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
Module reg__39142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Ruta_datos_Fir_bankfilter__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module controlador_fir_bankfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module reg__39080 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39082 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39084 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39086 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39088 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39090 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39092 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39094 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39096 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39098 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__39108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Ruta_datos_Fir_bankfilter 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module controlador_fir_bankfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module EfectoBANKFILTER 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module EfectoES 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module sine_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module EfectoVIBRATO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1002  
	                1 Bit    Registers := 1     
Module Digital_Efects 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	  10 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 4     
	  14 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module i2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module display_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module display_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module LEDs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "unit_i2s/r_out_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element displays/counter_assig/counter_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/display_counter.vhd:25]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_29/\unit_i2s/r_out_reg_reg[0] )
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element table_index_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave_chorus.vhd:85]
DSP Report: Generating DSP l_data_out_aux0, operation Mode is: A*(B:0x50).
DSP Report: operator l_data_out_aux0 is absorbed into DSP l_data_out_aux0.
DSP Report: Generating DSP r_data_out_aux0, operation Mode is: A*(B:0x50).
DSP Report: operator r_data_out_aux0 is absorbed into DSP r_data_out_aux0.
WARNING: [Synth 8-6014] Unused sequential element U0/R2_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element U0/R1_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element U0/R1_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element U0/R3_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element U1/cuenta_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/controlador_fir_WAH.vhd:64]
DSP Report: Generating DSP U0/R2_reg_reg, operation Mode is: (A*B)'.
DSP Report: register U0/R2_reg_reg is absorbed into DSP U0/R2_reg_reg.
DSP Report: register U0/R1_reg_reg is absorbed into DSP U0/R2_reg_reg.
DSP Report: operator U0/R1_reg0 is absorbed into DSP U0/R2_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element U0/R2_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element U0/R1_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element U0/R1_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element U0/R3_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/Ruta_datos_FIR_WAH.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element U1/cuenta_reg_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/controlador_fir_WAH.vhd:64]
DSP Report: Generating DSP U0/R2_reg_reg, operation Mode is: (A*B)'.
DSP Report: register U0/R2_reg_reg is absorbed into DSP U0/R2_reg_reg.
DSP Report: register U0/R1_reg_reg is absorbed into DSP U0/R2_reg_reg.
DSP Report: operator U0/R1_reg0 is absorbed into DSP U0/R2_reg_reg.
INFO: [Synth 8-3886] merging instance 'Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_R/U1/state_reg_reg' (FDS) to 'Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_L/U1/state_reg_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Unit_EfectBANKFILTER/\Unit_FIR_Filter_bankfilter_L/U1/state_reg_reg )
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[23]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[6]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[5]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[4]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[3]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[2]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[1]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (l_data_out_aux_reg[0]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[23]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[6]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[5]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[4]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[3]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[2]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[1]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (r_data_out_aux_reg[0]) is unused and will be removed from module EfectCOMPRESSOR.
WARNING: [Synth 8-3332] Sequential element (Unit_FIR_Filter_bankfilter_L/U1/state_reg_reg) is unused and will be removed from module EfectoBANKFILTER.
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element table_index_reg was removed.  [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/sine_wave.vhd:81]
INFO: [Synth 8-3886] merging instance 'Unit_EfectVIBRATO/r_data_out_reg[14]' (FDCE) to 'Unit_EfectVIBRATO/r_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'Unit_EfectVIBRATO/l_data_out_reg[14]' (FDCE) to 'Unit_EfectVIBRATO/l_data_out_reg[15]'
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[0][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[1][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[2][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[3][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[4][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[5][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[6][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[7][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[8][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[9][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[10][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[11][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[12][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[13][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[14][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[15][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[16][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[17][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[18][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[19][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[20][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[21][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[22][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[23][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[24][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[25][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[26][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[27][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[28][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[29][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[30][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[31][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[32][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[33][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[34][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[35][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[36][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[37][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[38][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[39][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[40][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[41][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[42][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[43][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[44][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[45][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[46][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[47][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[48][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[49][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[50][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[51][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[52][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[53][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[54][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[55][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[56][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[57][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[58][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[59][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[60][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[61][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[62][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[63][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[64][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[65][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[66][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[67][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[68][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[69][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[70][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[71][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[72][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[73][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[74][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[75][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[76][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[77][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[78][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[79][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[80][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[81][0]) is unused and will be removed from module EfectoVIBRATO.
WARNING: [Synth 8-3332] Sequential element (l_data_reg_reg[82][0]) is unused and will be removed from module EfectoVIBRATO.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:18 ; elapsed = 00:26:17 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------+---------------+----------------+
|Module Name      | RTL Object  | Depth x Width | Implemented As | 
+-----------------+-------------+---------------+----------------+
|sine_wave_chorus | table_value | 128x7         | LUT            | 
|sine_wave        | table_value | 128x7         | LUT            | 
+-----------------+-------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EfectCOMPRESSOR           | A*(B:0x50)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EfectCOMPRESSOR           | A*(B:0x50)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Ruta_datos_Fir_bankfilter | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Ruta_datos_Fir_bankfilter | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     30060|
|2     |EfectoDELAY__GB1                |           1|     31975|
|3     |EfectoDELAY__GB2                |           1|     32006|
|4     |EfectoDELAY__GB3                |           1|     30030|
|5     |EfectoCHORUS__GB0               |           1|     20057|
|6     |EfectoCHORUS__GB1               |           1|     22360|
|7     |EfectoECO__GB0                  |           1|     19964|
|8     |EfectoECO__GB1                  |           1|     20368|
|9     |EfectoECO__GB2                  |           1|     19991|
|10    |EfectoECO__GB3                  |           1|     19984|
|11    |EfectoECO__GB4                  |           1|     18766|
|12    |EfectoECO__GB5                  |           1|     20000|
|13    |EfectoECO__GB6                  |           1|     20016|
|14    |EfectoECO__GB7                  |           1|     19984|
|15    |EfectoECO__GB8                  |           1|     20464|
|16    |EfectoECO__GB9                  |           1|     20035|
|17    |EfectoECO__GB10                 |           1|     20464|
|18    |EfectoECO__GB11                 |           1|     20448|
|19    |EfectoECO__GB12                 |           1|     19728|
|20    |EfectoECO__GB13                 |           1|     19728|
|21    |EfectoECO__GB14                 |           1|     19728|
|22    |EfectoECO__GB15                 |           1|     18495|
|23    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     24674|
|24    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|     25846|
|25    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     24247|
|26    |EfectoREVERB_PARAMETRIZADO__GB3 |           1|     22723|
|27    |Digital_Efects__GCB0            |           1|     32221|
|28    |Digital_Efects__GCB1            |           1|      3426|
|29    |Digital_Efects__GCB2            |           1|     30593|
|30    |i2s_playback__GC0               |           1|       675|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i2s_clock/clk_out1' to pin 'i2s_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:25:49 ; elapsed = 00:26:48 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:31 ; elapsed = 00:27:33 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     30060|
|2     |EfectoDELAY__GB1                |           1|     29978|
|3     |EfectoDELAY__GB2                |           1|     30008|
|4     |EfectoDELAY__GB3                |           1|     30030|
|5     |EfectoCHORUS__GB0               |           1|     20057|
|6     |EfectoCHORUS__GB1               |           1|     22359|
|7     |EfectoECO__GB0                  |           1|     19964|
|8     |EfectoECO__GB1                  |           1|     20368|
|9     |EfectoECO__GB2                  |           1|     19991|
|10    |EfectoECO__GB3                  |           1|     19984|
|11    |EfectoECO__GB4                  |           1|     18765|
|12    |EfectoECO__GB5                  |           1|     18750|
|13    |EfectoECO__GB6                  |           1|     18765|
|14    |EfectoECO__GB7                  |           1|     18736|
|15    |EfectoECO__GB8                  |           1|     20464|
|16    |EfectoECO__GB9                  |           1|     19968|
|17    |EfectoECO__GB10                 |           1|     20464|
|18    |EfectoECO__GB11                 |           1|     20448|
|19    |EfectoECO__GB12                 |           1|     18495|
|20    |EfectoECO__GB13                 |           1|     18495|
|21    |EfectoECO__GB14                 |           1|     18495|
|22    |EfectoECO__GB15                 |           1|     18495|
|23    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     24675|
|24    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|     25399|
|25    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     24247|
|26    |EfectoREVERB_PARAMETRIZADO__GB3 |           1|     22722|
|27    |Digital_Efects__GCB0            |           1|     32220|
|28    |Digital_Efects__GCB1            |           1|      3424|
|29    |Digital_Efects__GCB2            |           1|     30592|
|30    |i2s_playback__GC0               |           1|       682|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unit_i2s/l_out_reg_reg[0] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:65]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:66]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:28:28 ; elapsed = 00:29:51 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     30060|
|2     |EfectoDELAY__GB1                |           1|     29976|
|3     |EfectoDELAY__GB2                |           1|     30006|
|4     |EfectoDELAY__GB3                |           1|     30030|
|5     |EfectoCHORUS__GB0               |           1|     17285|
|6     |EfectoCHORUS__GB1               |           1|     18427|
|7     |EfectoECO__GB0                  |           1|     19865|
|8     |EfectoECO__GB1                  |           1|     20368|
|9     |EfectoECO__GB2                  |           1|     19877|
|10    |EfectoECO__GB3                  |           1|     19984|
|11    |EfectoECO__GB4                  |           1|     18765|
|12    |EfectoECO__GB5                  |           1|     18750|
|13    |EfectoECO__GB6                  |           1|     18765|
|14    |EfectoECO__GB7                  |           1|     18736|
|15    |EfectoECO__GB8                  |           1|     20464|
|16    |EfectoECO__GB9                  |           1|     19753|
|17    |EfectoECO__GB10                 |           1|     20464|
|18    |EfectoECO__GB11                 |           1|     20448|
|19    |EfectoECO__GB12                 |           1|     18495|
|20    |EfectoECO__GB13                 |           1|     18495|
|21    |EfectoECO__GB14                 |           1|     18495|
|22    |EfectoECO__GB15                 |           1|     18495|
|23    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     24412|
|24    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|     24912|
|25    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     24103|
|26    |EfectoREVERB_PARAMETRIZADO__GB3 |           1|     22556|
|27    |Digital_Efects__GCB0            |           1|     31319|
|28    |Digital_Efects__GCB2            |           1|     18422|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:65]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectCOMPRESSOR.vhd:66]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:29:29 ; elapsed = 00:30:51 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:29:29 ; elapsed = 00:30:52 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:29:38 ; elapsed = 00:31:00 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:29:38 ; elapsed = 00:31:00 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:29:41 ; elapsed = 00:31:03 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:29:41 ; elapsed = 00:31:03 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|i2s_playback | unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3999][15]                    | 4000   | 15    | YES          | NO                 | YES               | 0      | 1875    | 
|i2s_playback | unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[3999][15]                    | 4000   | 15    | YES          | NO                 | YES               | 0      | 1875    | 
|i2s_playback | unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[639][7]                 | 640    | 2     | YES          | NO                 | YES               | 0      | 40      | 
|i2s_playback | unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[703][15]                | 704    | 13    | YES          | NO                 | YES               | 0      | 286     | 
|i2s_playback | unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[511][15]                | 512    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4999][15]                      | 5000   | 16    | YES          | NO                 | YES               | 0      | 2512    | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/r_data_reg_aux_reg[4999][15]                  | 5000   | 15    | YES          | NO                 | YES               | 0      | 2355    | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/l_data_reg_reg[4999][15]                      | 5000   | 16    | YES          | NO                 | YES               | 0      | 2512    | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[4999][15]                  | 5000   | 15    | YES          | NO                 | YES               | 0      | 2355    | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg1_reg[499][15]     | 498    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg1_reg[999][15]     | 500    | 32    | YES          | NO                 | YES               | 0      | 512     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg1_reg[499][15]     | 498    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg1_reg[999][15]     | 500    | 32    | YES          | NO                 | YES               | 0      | 512     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg_aux1_reg[499][15] | 498    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg_aux1_reg[999][15] | 500    | 32    | YES          | NO                 | YES               | 0      | 512     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg_aux1_reg[499][15] | 498    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg_aux1_reg[999][15] | 500    | 30    | YES          | NO                 | YES               | 0      | 480     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg[499][15]                    | 500    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/l_data_reg_aux_reg[499][15]                | 500    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/r_data_reg_reg[499][15]                    | 500    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/r_data_reg_aux_reg[499][15]                | 500    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[191][15]                   | 192    | 15    | YES          | NO                 | YES               | 0      | 90      | 
|i2s_playback | unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[191][15]                   | 192    | 15    | YES          | NO                 | YES               | 0      | 90      | 
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_1_bbox |     1|
|2     |clk_wiz_1_bbox     |     1|
|3     |CARRY4             |   399|
|4     |DSP48E1            |     2|
|5     |DSP48E1_1          |     2|
|6     |LUT1               |   241|
|7     |LUT2               |  1602|
|8     |LUT3               |   957|
|9     |LUT4               |   312|
|10    |LUT5               |   459|
|11    |LUT6               |  7125|
|12    |MUXF7              |  1274|
|13    |MUXF8              |   506|
|14    |SRLC32E            | 18246|
|15    |FDCE               | 33160|
|16    |FDPE               |     7|
|17    |FDRE               |  1086|
|18    |IBUF               |    22|
|19    |OBUF               |    38|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------+------+
|      |Instance                           |Module                        |Cells |
+------+-----------------------------------+------------------------------+------+
|1     |top                                |                              | 65447|
|2     |  displays                         |display_interface             |    68|
|3     |    counter_assig                  |display_counter               |    47|
|4     |  unit_digital_efects              |Digital_Efects                | 63777|
|5     |    Unit_EfectBANKFILTER           |EfectoBANKFILTER              |   915|
|6     |      Unit_FIR_Filter_bankfilter_L |Fir_Filter_bankfilter         |   443|
|7     |        U0                         |Ruta_datos_Fir_bankfilter_16  |   405|
|8     |          reg0                     |reg_18                        |    16|
|9     |          reg1                     |reg_19                        |    16|
|10    |          reg10                    |reg_20                        |    48|
|11    |          reg11                    |reg_21                        |    16|
|12    |          reg12                    |reg_22                        |    16|
|13    |          reg13                    |reg_23                        |    16|
|14    |          reg14                    |reg_24                        |    32|
|15    |          reg15                    |reg_25                        |    16|
|16    |          reg2                     |reg_26                        |    64|
|17    |          reg3                     |reg_27                        |    16|
|18    |          reg4                     |reg_28                        |    16|
|19    |          reg5                     |reg_29                        |    16|
|20    |          reg6                     |reg_30                        |    32|
|21    |          reg7                     |reg_31                        |    16|
|22    |          reg8                     |reg_32                        |    16|
|23    |          reg9                     |reg_33                        |    16|
|24    |        U1                         |controlador_fir_bankfilter_17 |    38|
|25    |      Unit_FIR_Filter_bankfilter_R |Fir_Filter_bankfilter_0       |   440|
|26    |        U0                         |Ruta_datos_Fir_bankfilter     |   406|
|27    |          reg0                     |\reg                          |    17|
|28    |          reg1                     |reg_1                         |    16|
|29    |          reg10                    |reg_2                         |    64|
|30    |          reg11                    |reg_3                         |    16|
|31    |          reg12                    |reg_4                         |    16|
|32    |          reg13                    |reg_5                         |    16|
|33    |          reg14                    |reg_6                         |    32|
|34    |          reg15                    |reg_7                         |    16|
|35    |          reg2                     |reg_8                         |    48|
|36    |          reg3                     |reg_9                         |    16|
|37    |          reg4                     |reg_10                        |    16|
|38    |          reg5                     |reg_11                        |    16|
|39    |          reg6                     |reg_12                        |    32|
|40    |          reg7                     |reg_13                        |    16|
|41    |          reg8                     |reg_14                        |    16|
|42    |          reg9                     |reg_15                        |    16|
|43    |        U1                         |controlador_fir_bankfilter    |    34|
|44    |    Unit_EfectCHORUS               |EfectoCHORUS                  | 19000|
|45    |      Unit_sine_wave_chorus        |sine_wave_chorus              |  5708|
|46    |    Unit_EfectCOMPRESSOR           |EfectCOMPRESSOR               |   421|
|47    |    Unit_EfectDELAY                |EfectoDELAY                   |  7903|
|48    |    Unit_EfectECO                  |EfectoECO                     | 15021|
|49    |    Unit_EfectES                   |EfectoES                      |    65|
|50    |    Unit_EfectLOOPER               |EfectoLOOPER                  |   201|
|51    |    Unit_EfectOVERDRIVE            |EfectoOVERDRIVE               |   307|
|52    |    Unit_EfectREVERB               |EfectoREVERB                  |  1809|
|53    |    Unit_EfectREVERB_PARAMETRIZADO |EfectoREVERB_PARAMETRIZADO    |  5059|
|54    |    Unit_EfectVIBRATO              |EfectoVIBRATO                 | 13063|
|55    |      Unit_sine_wave               |sine_wave                     |  3319|
|56    |  unit_i2s                         |i2s                           |  1093|
|57    |  unit_leds                        |LEDs                          |    18|
+------+-----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:41 ; elapsed = 00:31:03 . Memory (MB): peak = 2697.281 ; gain = 2453.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:25:29 ; elapsed = 00:29:25 . Memory (MB): peak = 2697.281 ; gain = 967.973
Synthesis Optimization Complete : Time (s): cpu = 00:29:41 ; elapsed = 00:31:04 . Memory (MB): peak = 2697.281 ; gain = 2453.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

150 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:29:57 ; elapsed = 00:31:24 . Memory (MB): peak = 2697.281 ; gain = 2461.602
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/i2s_playback/i2s_playback.runs/synth_1/i2s_playback.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2697.281 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.638 . Memory (MB): peak = 2697.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 16:18:26 2019...
