;redcode
;assert 1
	SPL 0, <-431
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -7, @-20
	DJN -1, @-20
	ADD 210, 30
	SPL -100, -302
	SUB @-127, 100
	SUB #0, -7
	CMP @20, @0
	ADD @191, 106
	SUB -100, -600
	SPL @76, @-542
	SUB @-127, 100
	SUB <0, @2
	DJN 320, #0
	SUB -207, <-120
	MOV @127, 0
	CMP -207, <-120
	CMP -207, <-120
	SUB -100, -600
	JMZ -1, #-22
	SUB @121, 106
	SUB @-127, 100
	JMZ -1, #-22
	SUB @191, 106
	MOV -7, <-20
	SUB -207, <-120
	MOV -1, -22
	JMZ -1, @-20
	MOV -1, -22
	ADD @0, @2
	ADD @191, 106
	SUB @127, 106
	SUB @-127, 100
	MOV @128, 106
	SUB -207, <-120
	SUB 130, 9
	ADD #267, 196
	ADD #270, <1
	SPL 0, <-431
	SUB -207, <-120
	CMP -207, <-120
	SLT @121, 103
	CMP -207, <-120
	MOV -1, <-20
	DAT #191, #106
	ADD @191, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD @191, 106
