{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698609025347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698609025347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:50:25 2023 " "Processing started: Sun Oct 29 14:50:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698609025347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609025347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avg8 -c avg8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off avg8 -c avg8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609025347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698609025643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698609025643 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Verilog2.v(466) " "Verilog HDL warning at Verilog2.v(466): extended using \"x\" or \"z\"" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 466 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698609031799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 29 29 " "Found 29 design units, including 29 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ave8 " "Found entity 1: ave8" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "2 ave8_fsm " "Found entity 2: ave8_fsm" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "3 ave8_dat " "Found entity 3: ave8_dat" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "4 ave8_add48s_47_47 " "Found entity 4: ave8_add48s_47_47" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "5 ave8_add44s_43_43 " "Found entity 5: ave8_add44s_43_43" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "6 ave8_add12u_11_10 " "Found entity 6: ave8_add12u_11_10" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "7 ave8_add8u_9_1 " "Found entity 7: ave8_add8u_9_1" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "8 ave8_add8u_9 " "Found entity 8: ave8_add8u_9" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "9 ave8_sub44s_43 " "Found entity 9: ave8_sub44s_43" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "10 ave8_sub40u " "Found entity 10: ave8_sub40u" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "11 ave8_sub36u_34 " "Found entity 11: ave8_sub36u_34" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "12 ave8_sub32s " "Found entity 12: ave8_sub32s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "13 ave8_sub20u " "Found entity 13: ave8_sub20u" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "14 ave8_sub16s " "Found entity 14: ave8_sub16s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "15 ave8_sub16u_14 " "Found entity 15: ave8_sub16u_14" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "16 ave8_sub4s " "Found entity 16: ave8_sub4s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "17 ave8_add81_81s " "Found entity 17: ave8_add81_81s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "18 ave8_add71_71s " "Found entity 18: ave8_add71_71s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "19 ave8_add56s_55 " "Found entity 19: ave8_add56s_55" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "20 ave8_add48s_47 " "Found entity 20: ave8_add48s_47" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "21 ave8_add44s_43 " "Found entity 21: ave8_add44s_43" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "22 ave8_add36u_34 " "Found entity 22: ave8_add36u_34" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "23 ave8_add32s " "Found entity 23: ave8_add32s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "24 ave8_add12s " "Found entity 24: ave8_add12s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "25 ave8_add12u_11 " "Found entity 25: ave8_add12u_11" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "26 ave8_add8u " "Found entity 26: ave8_add8u" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "27 ave8_add4s " "Found entity 27: ave8_add4s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "28 ave8_add3s " "Found entity 28: ave8_add3s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""} { "Info" "ISGN_ENTITY_NAME" "29 ave8_add1s " "Found entity 29: ave8_add1s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609031804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609031804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ave8 " "Elaborating entity \"ave8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698609031839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_fsm ave8_fsm:INST_fsm " "Elaborating entity \"ave8_fsm\" for hierarchy \"ave8_fsm:INST_fsm\"" {  } { { "Verilog2.v" "INST_fsm" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_dat ave8_dat:INST_dat " "Elaborating entity \"ave8_dat\" for hierarchy \"ave8_dat:INST_dat\"" {  } { { "Verilog2.v" "INST_dat" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031864 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog2.v(460) " "Verilog HDL Case Statement information at Verilog2.v(460): all case item expressions in this case statement are onehot" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698609031871 "|ave8|ave8_dat:INST_dat"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog2.v(476) " "Verilog HDL Case Statement information at Verilog2.v(476): all case item expressions in this case statement are onehot" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 476 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698609031871 "|ave8|ave8_dat:INST_dat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add48s_47_47 ave8_dat:INST_dat\|ave8_add48s_47_47:INST_add48s_47_47_1 " "Elaborating entity \"ave8_add48s_47_47\" for hierarchy \"ave8_dat:INST_dat\|ave8_add48s_47_47:INST_add48s_47_47_1\"" {  } { { "Verilog2.v" "INST_add48s_47_47_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add44s_43_43 ave8_dat:INST_dat\|ave8_add44s_43_43:INST_add44s_43_43_1 " "Elaborating entity \"ave8_add44s_43_43\" for hierarchy \"ave8_dat:INST_dat\|ave8_add44s_43_43:INST_add44s_43_43_1\"" {  } { { "Verilog2.v" "INST_add44s_43_43_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11_10 ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1 " "Elaborating entity \"ave8_add12u_11_10\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1\"" {  } { { "Verilog2.v" "INST_add12u_11_10_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u_9_1 ave8_dat:INST_dat\|ave8_add8u_9_1:INST_add8u_9_1_1 " "Elaborating entity \"ave8_add8u_9_1\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u_9_1:INST_add8u_9_1_1\"" {  } { { "Verilog2.v" "INST_add8u_9_1_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u_9 ave8_dat:INST_dat\|ave8_add8u_9:INST_add8u_9_1 " "Elaborating entity \"ave8_add8u_9\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u_9:INST_add8u_9_1\"" {  } { { "Verilog2.v" "INST_add8u_9_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub44s_43 ave8_dat:INST_dat\|ave8_sub44s_43:INST_sub44s_43_1 " "Elaborating entity \"ave8_sub44s_43\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub44s_43:INST_sub44s_43_1\"" {  } { { "Verilog2.v" "INST_sub44s_43_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub40u ave8_dat:INST_dat\|ave8_sub40u:INST_sub40u_1 " "Elaborating entity \"ave8_sub40u\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub40u:INST_sub40u_1\"" {  } { { "Verilog2.v" "INST_sub40u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub36u_34 ave8_dat:INST_dat\|ave8_sub36u_34:INST_sub36u_34_1 " "Elaborating entity \"ave8_sub36u_34\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub36u_34:INST_sub36u_34_1\"" {  } { { "Verilog2.v" "INST_sub36u_34_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub32s ave8_dat:INST_dat\|ave8_sub32s:INST_sub32s_1 " "Elaborating entity \"ave8_sub32s\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub32s:INST_sub32s_1\"" {  } { { "Verilog2.v" "INST_sub32s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub20u ave8_dat:INST_dat\|ave8_sub20u:INST_sub20u_1 " "Elaborating entity \"ave8_sub20u\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub20u:INST_sub20u_1\"" {  } { { "Verilog2.v" "INST_sub20u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub16s ave8_dat:INST_dat\|ave8_sub16s:INST_sub16s_1 " "Elaborating entity \"ave8_sub16s\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub16s:INST_sub16s_1\"" {  } { { "Verilog2.v" "INST_sub16s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub16u_14 ave8_dat:INST_dat\|ave8_sub16u_14:INST_sub16u_14_1 " "Elaborating entity \"ave8_sub16u_14\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub16u_14:INST_sub16u_14_1\"" {  } { { "Verilog2.v" "INST_sub16u_14_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub4s ave8_dat:INST_dat\|ave8_sub4s:INST_sub4s_1 " "Elaborating entity \"ave8_sub4s\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub4s:INST_sub4s_1\"" {  } { { "Verilog2.v" "INST_sub4s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add81_81s ave8_dat:INST_dat\|ave8_add81_81s:INST_add81_81s_1 " "Elaborating entity \"ave8_add81_81s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add81_81s:INST_add81_81s_1\"" {  } { { "Verilog2.v" "INST_add81_81s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add71_71s ave8_dat:INST_dat\|ave8_add71_71s:INST_add71_71s_1 " "Elaborating entity \"ave8_add71_71s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add71_71s:INST_add71_71s_1\"" {  } { { "Verilog2.v" "INST_add71_71s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add56s_55 ave8_dat:INST_dat\|ave8_add56s_55:INST_add56s_55_1 " "Elaborating entity \"ave8_add56s_55\" for hierarchy \"ave8_dat:INST_dat\|ave8_add56s_55:INST_add56s_55_1\"" {  } { { "Verilog2.v" "INST_add56s_55_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add48s_47 ave8_dat:INST_dat\|ave8_add48s_47:INST_add48s_47_1 " "Elaborating entity \"ave8_add48s_47\" for hierarchy \"ave8_dat:INST_dat\|ave8_add48s_47:INST_add48s_47_1\"" {  } { { "Verilog2.v" "INST_add48s_47_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add44s_43 ave8_dat:INST_dat\|ave8_add44s_43:INST_add44s_43_1 " "Elaborating entity \"ave8_add44s_43\" for hierarchy \"ave8_dat:INST_dat\|ave8_add44s_43:INST_add44s_43_1\"" {  } { { "Verilog2.v" "INST_add44s_43_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add36u_34 ave8_dat:INST_dat\|ave8_add36u_34:INST_add36u_34_1 " "Elaborating entity \"ave8_add36u_34\" for hierarchy \"ave8_dat:INST_dat\|ave8_add36u_34:INST_add36u_34_1\"" {  } { { "Verilog2.v" "INST_add36u_34_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add32s ave8_dat:INST_dat\|ave8_add32s:INST_add32s_1 " "Elaborating entity \"ave8_add32s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add32s:INST_add32s_1\"" {  } { { "Verilog2.v" "INST_add32s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12s ave8_dat:INST_dat\|ave8_add12s:INST_add12s_1 " "Elaborating entity \"ave8_add12s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12s:INST_add12s_1\"" {  } { { "Verilog2.v" "INST_add12s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11 ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1 " "Elaborating entity \"ave8_add12u_11\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1\"" {  } { { "Verilog2.v" "INST_add12u_11_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1 " "Elaborating entity \"ave8_add8u\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1\"" {  } { { "Verilog2.v" "INST_add8u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609031999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add4s ave8_dat:INST_dat\|ave8_add4s:INST_add4s_1 " "Elaborating entity \"ave8_add4s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add4s:INST_add4s_1\"" {  } { { "Verilog2.v" "INST_add4s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609032004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add3s ave8_dat:INST_dat\|ave8_add3s:INST_add3s_1 " "Elaborating entity \"ave8_add3s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add3s:INST_add3s_1\"" {  } { { "Verilog2.v" "INST_add3s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609032009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add1s ave8_dat:INST_dat\|ave8_add1s:INST_add1s_1 " "Elaborating entity \"ave8_add1s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add1s:INST_add1s_1\"" {  } { { "Verilog2.v" "INST_add1s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609032013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[31\] GND " "Pin \"ave8_ret\[31\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[23\] GND " "Pin \"ave8_ret\[23\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[15\] GND " "Pin \"ave8_ret\[15\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[13\] GND " "Pin \"ave8_ret\[13\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[7\] GND " "Pin \"ave8_ret\[7\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[6\] GND " "Pin \"ave8_ret\[6\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[5\] GND " "Pin \"ave8_ret\[5\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[4\] GND " "Pin \"ave8_ret\[4\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[3\] GND " "Pin \"ave8_ret\[3\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[2\] GND " "Pin \"ave8_ret\[2\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[1\] GND " "Pin \"ave8_ret\[1\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[0\] GND " "Pin \"ave8_ret\[0\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609032506 "|ave8|ave8_ret[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698609032506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698609032564 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698609032735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/output_files/avg8.map.smsg " "Generated suppressed messages file C:/Users/domid/OneDrive/Desktop/Quartus/HW6/output_files/avg8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609032772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698609032914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609032914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "802 " "Implemented 802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698609032985 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698609032985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "759 " "Implemented 759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698609032985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698609032985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698609033005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:50:33 2023 " "Processing ended: Sun Oct 29 14:50:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698609033005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698609033005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698609033005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609033005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698609033994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698609033994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:50:33 2023 " "Processing started: Sun Oct 29 14:50:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698609033994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698609033994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off avg8 -c avg8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off avg8 -c avg8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698609033994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698609034065 ""}
{ "Info" "0" "" "Project  = avg8" {  } {  } 0 0 "Project  = avg8" 0 0 "Fitter" 0 0 1698609034065 ""}
{ "Info" "0" "" "Revision = avg8" {  } {  } 0 0 "Revision = avg8" 0 0 "Fitter" 0 0 1698609034065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698609034155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698609034155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avg8 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"avg8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698609034162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698609034194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698609034194 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698609034432 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698609034449 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698609034551 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 43 " "No exact pin location assignment(s) for 12 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698609034758 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698609040148 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK~inputCLKENA0 100 global CLKCTRL_G6 " "CLOCK~inputCLKENA0 with 100 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698609040214 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698609040214 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698609040215 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698609040228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698609040228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698609040229 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698609040230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698609040230 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698609040230 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698609040669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698609040674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698609040674 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698609040674 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698609040675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698609040675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLOCK " "  20.000        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698609040675 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698609040675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698609040703 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698609040703 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698609040703 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698609040769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698609044462 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698609044633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698609065006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698609099346 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698609101980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698609101980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698609102720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698609105099 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698609105099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698609105679 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698609105679 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698609105679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698609105683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698609106921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698609106953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698609107257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698609107257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698609107552 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698609109402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/output_files/avg8.fit.smsg " "Generated suppressed messages file C:/Users/domid/OneDrive/Desktop/Quartus/HW6/output_files/avg8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698609109673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7099 " "Peak virtual memory: 7099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698609110027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:51:50 2023 " "Processing ended: Sun Oct 29 14:51:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698609110027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698609110027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698609110027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698609110027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698609111009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698609111009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:51:50 2023 " "Processing started: Sun Oct 29 14:51:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698609111009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698609111009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off avg8 -c avg8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off avg8 -c avg8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698609111009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698609111448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698609114303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698609114646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:51:54 2023 " "Processing ended: Sun Oct 29 14:51:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698609114646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698609114646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698609114646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698609114646 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698609115253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698609115621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698609115621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:51:55 2023 " "Processing started: Sun Oct 29 14:51:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698609115621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698609115621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta avg8 -c avg8 " "Command: quartus_sta avg8 -c avg8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698609115621 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698609115680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698609116016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698609116017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609116046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609116046 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698609116373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698609116379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698609116379 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698609116380 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698609116391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.111 " "Worst-case setup slack is 3.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.111               0.000 CLOCK  " "    3.111               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609116406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLOCK  " "    0.263               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609116409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609116412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609116416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.393 " "Worst-case minimum pulse width slack is 9.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.393               0.000 CLOCK  " "    9.393               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609116417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609116417 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698609116431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698609116455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698609117054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698609117102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.778 " "Worst-case setup slack is 2.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778               0.000 CLOCK  " "    2.778               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 CLOCK  " "    0.250               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609117120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609117123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.318 " "Worst-case minimum pulse width slack is 9.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.318               0.000 CLOCK  " "    9.318               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117125 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698609117137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698609117240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698609117741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698609117789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.495 " "Worst-case setup slack is 10.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.495               0.000 CLOCK  " "   10.495               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK  " "    0.159               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609117800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609117803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.408 " "Worst-case minimum pulse width slack is 9.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.408               0.000 CLOCK  " "    9.408               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117804 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698609117814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698609117916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.156 " "Worst-case setup slack is 11.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.156               0.000 CLOCK  " "   11.156               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK  " "    0.143               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609117928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698609117930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.411 " "Worst-case minimum pulse width slack is 9.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 CLOCK  " "    9.411               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698609117932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698609117932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698609118822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698609118823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698609118874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:51:58 2023 " "Processing ended: Sun Oct 29 14:51:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698609118874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698609118874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698609118874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698609118874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698609119785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698609119785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:51:59 2023 " "Processing started: Sun Oct 29 14:51:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698609119785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698609119785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off avg8 -c avg8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off avg8 -c avg8" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698609119785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698609120358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "avg8.vo C:/Users/domid/OneDrive/Desktop/Quartus/HW6/simulation/questa/ simulation " "Generated file avg8.vo in folder \"C:/Users/domid/OneDrive/Desktop/Quartus/HW6/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698609120427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698609120458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:52:00 2023 " "Processing ended: Sun Oct 29 14:52:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698609120458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698609120458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698609120458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698609120458 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698609121070 ""}
