<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4809" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4809{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4809{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4809{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4809{left:190px;bottom:943px;}
#t5_4809{left:434px;bottom:943px;letter-spacing:-0.14px;}
#t6_4809{left:528px;bottom:943px;letter-spacing:-0.12px;}
#t7_4809{left:528px;bottom:921px;letter-spacing:-0.11px;}
#t8_4809{left:528px;bottom:904px;letter-spacing:-0.12px;}
#t9_4809{left:528px;bottom:888px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#ta_4809{left:528px;bottom:871px;letter-spacing:-0.1px;}
#tb_4809{left:190px;bottom:846px;letter-spacing:-0.14px;}
#tc_4809{left:528px;bottom:846px;letter-spacing:-0.14px;}
#td_4809{left:190px;bottom:822px;letter-spacing:-0.21px;}
#te_4809{left:528px;bottom:822px;letter-spacing:-0.11px;}
#tf_4809{left:528px;bottom:800px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#tg_4809{left:528px;bottom:784px;letter-spacing:-0.11px;}
#th_4809{left:528px;bottom:767px;letter-spacing:-0.11px;}
#ti_4809{left:528px;bottom:750px;letter-spacing:-0.13px;}
#tj_4809{left:528px;bottom:733px;letter-spacing:-0.11px;}
#tk_4809{left:528px;bottom:716px;letter-spacing:-0.1px;}
#tl_4809{left:528px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#tm_4809{left:528px;bottom:683px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tn_4809{left:528px;bottom:666px;letter-spacing:-0.12px;}
#to_4809{left:190px;bottom:642px;letter-spacing:-0.18px;}
#tp_4809{left:528px;bottom:642px;letter-spacing:-0.11px;}
#tq_4809{left:528px;bottom:620px;letter-spacing:-0.11px;}
#tr_4809{left:528px;bottom:603px;letter-spacing:-0.11px;}
#ts_4809{left:528px;bottom:587px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#tt_4809{left:528px;bottom:570px;letter-spacing:-0.11px;}
#tu_4809{left:528px;bottom:553px;letter-spacing:-0.11px;}
#tv_4809{left:190px;bottom:529px;letter-spacing:-0.14px;}
#tw_4809{left:528px;bottom:529px;letter-spacing:-0.14px;}
#tx_4809{left:82px;bottom:504px;letter-spacing:-0.17px;}
#ty_4809{left:143px;bottom:504px;letter-spacing:-0.17px;}
#tz_4809{left:190px;bottom:504px;letter-spacing:-0.16px;}
#t10_4809{left:434px;bottom:504px;letter-spacing:-0.13px;}
#t11_4809{left:528px;bottom:504px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_4809{left:528px;bottom:483px;letter-spacing:-0.13px;}
#t13_4809{left:528px;bottom:466px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t14_4809{left:528px;bottom:449px;letter-spacing:-0.11px;}
#t15_4809{left:190px;bottom:425px;letter-spacing:-0.13px;}
#t16_4809{left:528px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t17_4809{left:528px;bottom:408px;letter-spacing:-0.11px;}
#t18_4809{left:82px;bottom:383px;letter-spacing:-0.17px;}
#t19_4809{left:143px;bottom:383px;letter-spacing:-0.17px;}
#t1a_4809{left:190px;bottom:383px;letter-spacing:-0.16px;}
#t1b_4809{left:434px;bottom:383px;letter-spacing:-0.13px;}
#t1c_4809{left:528px;bottom:383px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_4809{left:528px;bottom:362px;letter-spacing:-0.13px;}
#t1e_4809{left:528px;bottom:345px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t1f_4809{left:528px;bottom:328px;letter-spacing:-0.11px;}
#t1g_4809{left:190px;bottom:304px;letter-spacing:-0.13px;}
#t1h_4809{left:528px;bottom:304px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1i_4809{left:528px;bottom:287px;letter-spacing:-0.11px;}
#t1j_4809{left:83px;bottom:263px;letter-spacing:-0.15px;}
#t1k_4809{left:143px;bottom:263px;letter-spacing:-0.17px;}
#t1l_4809{left:190px;bottom:263px;letter-spacing:-0.15px;}
#t1m_4809{left:528px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1n_4809{left:528px;bottom:246px;letter-spacing:-0.11px;}
#t1o_4809{left:190px;bottom:221px;}
#t1p_4809{left:434px;bottom:221px;letter-spacing:-0.14px;}
#t1q_4809{left:528px;bottom:221px;letter-spacing:-0.14px;}
#t1r_4809{left:190px;bottom:197px;}
#t1s_4809{left:434px;bottom:197px;letter-spacing:-0.14px;}
#t1t_4809{left:528px;bottom:197px;letter-spacing:-0.14px;}
#t1u_4809{left:190px;bottom:173px;}
#t1v_4809{left:434px;bottom:173px;letter-spacing:-0.14px;}
#t1w_4809{left:528px;bottom:173px;letter-spacing:-0.14px;}
#t1x_4809{left:190px;bottom:148px;}
#t1y_4809{left:434px;bottom:148px;letter-spacing:-0.14px;}
#t1z_4809{left:528px;bottom:148px;letter-spacing:-0.14px;}
#t20_4809{left:190px;bottom:124px;}
#t21_4809{left:434px;bottom:124px;letter-spacing:-0.14px;}
#t22_4809{left:528px;bottom:124px;letter-spacing:-0.12px;}
#t23_4809{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t24_4809{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t25_4809{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t26_4809{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t27_4809{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t28_4809{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t29_4809{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t2a_4809{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2b_4809{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t2c_4809{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2d_4809{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t2e_4809{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4809{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4809{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4809{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4809{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4809{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4809" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4809Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4809" style="-webkit-user-select: none;"><object width="935" height="1210" data="4809/4809.svg" type="image/svg+xml" id="pdf4809" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4809" class="t s1_4809">Vol. 4 </span><span id="t2_4809" class="t s1_4809">2-287 </span>
<span id="t3_4809" class="t s2_4809">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4809" class="t s3_4809">1 </span><span id="t5_4809" class="t s3_4809">Package </span><span id="t6_4809" class="t s3_4809">C1E Enable (R/W) </span>
<span id="t7_4809" class="t s3_4809">When set to ‘1’, will enable the CPU to switch to the </span>
<span id="t8_4809" class="t s3_4809">Minimum Enhanced Intel SpeedStep Technology </span>
<span id="t9_4809" class="t s3_4809">operating point when all execution cores enter MWAIT </span>
<span id="ta_4809" class="t s3_4809">(C1). </span>
<span id="tb_4809" class="t s3_4809">18:2 </span><span id="tc_4809" class="t s3_4809">Reserved </span>
<span id="td_4809" class="t s3_4809">19 </span><span id="te_4809" class="t s3_4809">Disable Energy Efficiency Optimization (R/W) </span>
<span id="tf_4809" class="t s3_4809">Setting this bit disables the P-States energy efficiency </span>
<span id="tg_4809" class="t s3_4809">optimization. Default value is 0. Disable/enable the </span>
<span id="th_4809" class="t s3_4809">energy efficiency optimization in P-State legacy mode </span>
<span id="ti_4809" class="t s3_4809">(when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an </span>
<span id="tj_4809" class="t s3_4809">effect only in the turbo range or into PERF_MIN_CTL </span>
<span id="tk_4809" class="t s3_4809">value if it is not zero set. In HWP mode </span>
<span id="tl_4809" class="t s3_4809">(IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect </span>
<span id="tm_4809" class="t s3_4809">between the OS desired or OS maximize to the OS </span>
<span id="tn_4809" class="t s3_4809">minimize performance setting. </span>
<span id="to_4809" class="t s3_4809">20 </span><span id="tp_4809" class="t s3_4809">Disable Race to Halt Optimization (R/W) </span>
<span id="tq_4809" class="t s3_4809">Setting this bit disables the Race to Halt optimization </span>
<span id="tr_4809" class="t s3_4809">and avoids this optimization limitation to execute </span>
<span id="ts_4809" class="t s3_4809">below the most efficient frequency ratio. Default value </span>
<span id="tt_4809" class="t s3_4809">is 0 for processors that support Race to Halt </span>
<span id="tu_4809" class="t s3_4809">optimization. </span>
<span id="tv_4809" class="t s3_4809">63:21 </span><span id="tw_4809" class="t s3_4809">Reserved </span>
<span id="tx_4809" class="t s3_4809">300H </span><span id="ty_4809" class="t s3_4809">768 </span><span id="tz_4809" class="t s3_4809">MSR_SGXOWNEREPOCH0 </span><span id="t10_4809" class="t s3_4809">Package </span><span id="t11_4809" class="t s3_4809">Lower 64 Bit CR_SGXOWNEREPOCH (W) </span>
<span id="t12_4809" class="t s3_4809">Writes do not update CR_SGXOWNEREPOCH if </span>
<span id="t13_4809" class="t s3_4809">CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread </span>
<span id="t14_4809" class="t s3_4809">in the package. </span>
<span id="t15_4809" class="t s3_4809">63:0 </span><span id="t16_4809" class="t s3_4809">Lower 64 bits of an 128-bit external entropy value for </span>
<span id="t17_4809" class="t s3_4809">key derivation of an enclave. </span>
<span id="t18_4809" class="t s3_4809">301H </span><span id="t19_4809" class="t s3_4809">768 </span><span id="t1a_4809" class="t s3_4809">MSR_SGXOWNEREPOCH1 </span><span id="t1b_4809" class="t s3_4809">Package </span><span id="t1c_4809" class="t s3_4809">Upper 64 Bit CR_SGXOWNEREPOCH (W) </span>
<span id="t1d_4809" class="t s3_4809">Writes do not update CR_SGXOWNEREPOCH if </span>
<span id="t1e_4809" class="t s3_4809">CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread </span>
<span id="t1f_4809" class="t s3_4809">in the package. </span>
<span id="t1g_4809" class="t s3_4809">63:0 </span><span id="t1h_4809" class="t s3_4809">Upper 64 bits of an 128-bit external entropy value for </span>
<span id="t1i_4809" class="t s3_4809">key derivation of an enclave. </span>
<span id="t1j_4809" class="t s3_4809">38EH </span><span id="t1k_4809" class="t s3_4809">910 </span><span id="t1l_4809" class="t s3_4809">IA32_PERF_GLOBAL_STATUS </span><span id="t1m_4809" class="t s3_4809">See Table 2-2. See Section 20.2.4, “Architectural </span>
<span id="t1n_4809" class="t s3_4809">Performance Monitoring Version 4.” </span>
<span id="t1o_4809" class="t s3_4809">0 </span><span id="t1p_4809" class="t s3_4809">Thread </span><span id="t1q_4809" class="t s3_4809">Ovf_PMC0 </span>
<span id="t1r_4809" class="t s3_4809">1 </span><span id="t1s_4809" class="t s3_4809">Thread </span><span id="t1t_4809" class="t s3_4809">Ovf_PMC1 </span>
<span id="t1u_4809" class="t s3_4809">2 </span><span id="t1v_4809" class="t s3_4809">Thread </span><span id="t1w_4809" class="t s3_4809">Ovf_PMC2 </span>
<span id="t1x_4809" class="t s3_4809">3 </span><span id="t1y_4809" class="t s3_4809">Thread </span><span id="t1z_4809" class="t s3_4809">Ovf_PMC3 </span>
<span id="t20_4809" class="t s3_4809">4 </span><span id="t21_4809" class="t s3_4809">Thread </span><span id="t22_4809" class="t s3_4809">Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4) </span>
<span id="t23_4809" class="t s4_4809">Table 2-39. </span><span id="t24_4809" class="t s4_4809">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t25_4809" class="t s4_4809">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t26_4809" class="t s4_4809">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t27_4809" class="t s4_4809">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t28_4809" class="t s5_4809">Register </span>
<span id="t29_4809" class="t s5_4809">Address </span><span id="t2a_4809" class="t s5_4809">Register Name / Bit Fields </span><span id="t2b_4809" class="t s5_4809">Scope </span><span id="t2c_4809" class="t s5_4809">Bit Description </span>
<span id="t2d_4809" class="t s5_4809">Hex </span><span id="t2e_4809" class="t s5_4809">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
