// Seed: 1646623567
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_9 = id_9 == 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2
  );
  wire id_5;
endmodule
