# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
KDE_FULL_SESSION=true
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
LS_COLORS=no=00:fi=00:di=01;34:ln=00;36:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=41;33;01:ex=00;32:*.cmd=00;32:*.exe=01;32:*.com=01;32:*.bat=01;32:*.btm=01;32:*.dll=01;32:*.tar=00;31:*.tbz=00;31:*.tgz=00;31:*.rpm=00;31:*.deb=00;31:*.arj=00;31:*.taz=00;31:*.lzh=00;31:*.lzma=00;31:*.zip=00;31:*.zoo=00;31:*.z=00;31:*.Z=00;31:*.gz=00;31:*.bz2=00;31:*.tb2=00;31:*.tz2=00;31:*.tbz2=00;31:*.xz=00;31:*.avi=01;35:*.bmp=01;35:*.dl=01;35:*.fli=01;35:*.gif=01;35:*.gl=01;35:*.jpg=01;35:*.jpeg=01;35:*.mkv=01;35:*.mng=01;35:*.mov=01;35:*.mp4=01;35:*.mpg=01;35:*.pcx=01;35:*.pbm=01;35:*.pgm=01;35:*.png=01;35:*.ppm=01;35:*.svg=01;35:*.tga=01;35:*.tif=01;35:*.webm=01;35:*.webp=01;35:*.wmv=01;35:*.xbm=01;35:*.xcf=01;35:*.xpm=01;35:*.aiff=00;32:*.ape=00;32:*.au=00;32:*.flac=00;32:*.m4a=00;32:*.mid=00;32:*.mp3=00;32:*.mpc=00;32:*.ogg=00;32:*.voc=00;32:*.wav=00;32:*.wma=00;32:*.wv=00;32:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/SuSE:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/SuSE:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/ns-allinone-2.35/otcl-1.14:/opt/ns-allinone-2.35/lib:/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HOSTTYPE=x86_64
XILINX_VITIS=/opt/Xilinx/Vitis/2020.2
MGLS_LICENSE_FILE=1717@10.64.82.10
XAUTHLOCALHOSTNAME=localhost.localdomain
LESSCLOSE=lessclose.sh %s %s
XKEYSYMDB=/usr/X11R6/lib/X11/XKeysymDB
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
DEVICE=zedboard_202020_1
WINDOWMANAGER=/usr/bin/startplasma-x11
LESS=-M -I -R
SYSTEMD_EXEC_PID=3733
DISPLAY=:0
JAVA_ROOT=/usr/lib64/jvm/java-17-openjdk-17
RDI_INSTALLROOT=/opt/Xilinx
HOSTNAME=localhost.localdomain
ORIGINAL_XDG_CURRENT_DESKTOP=KDE
OLDPWD=/opt/Xilinx/Vitis/2020.2/bin
CONFIG_SITE=/usr/share/site/x86_64-unknown-linux-gnu
CSHEDIT=emacs
AUDIODRIVER=pulseaudio
GPG_TTY=/dev/pts/2
LESS_ADVANCED_PREPROCESSOR=no
COMMON_REPO=../
KDE_APPLICATIONS_AS_SCOPE=1
COLORTERM=truecolor
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/2
SNPSLMD_LICENSE_FILE=27020@10.64.82.10
JAVA_HOME=/usr/lib64/jvm/java-17-openjdk-17
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
CHROME_DESKTOP=code-url-handler.desktop
MACHTYPE=x86_64-suse-linux
NO_AT_BRIDGE=1
XDG_VTNR=7
QEMU_AUDIO_DRV=pa
MFLAGS=
MINICOM=-c on
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
XILINX_SDK=/opt/Xilinx/Vitis/2020.2
OSTYPE=linux
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.2
XDG_SESSION_ID=3
USER=iathanasi
XILINXD_LICENSE_FILE=2100@10.64.82.9:/opt/xilinx/Xilinx.lic
PAGER=less
DESKTOP_SESSION=/usr/share/xsessions/plasma5
HOST_ARCH=aarch32
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2020.2
GTK2_RC_FILES=/etc/gtk-2.0/gtkrc:/home/inf2021/iathanasi/.gtkrc-2.0:/home/inf2021/iathanasi/.config/gtkrc-2.0
MORE=-sl
RDI_JAVA_VERSION=9.0.4
PWD=/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2020.2
SSH_ASKPASS=/usr/lib/ssh/ssh-askpass
HOME=/home/inf2021/iathanasi
VSCODE_GIT_ASKPASS_NODE=/usr/share/code/code
TERM_PROGRAM=vscode
HOST=localhost.localdomain
TERM_PROGRAM_VERSION=1.89.1
XCURSOR_SIZE=24
XNLSPATH=/usr/share/X11/nls
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=x11
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2020.2
SDK_HOME=/usr/lib64/jvm/java-17-openjdk-17
RDI_APPROOT=/opt/Xilinx/Vitis/2020.2
XDG_DATA_DIRS=/home/inf2021/iathanasi/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.2/tps/isl
JDK_HOME=/usr/lib64/jvm/java-17-openjdk-17
XDG_SESSION_DESKTOP=KDE
PROFILEREAD=true
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2020.2/bin
IDEA_JDK=/usr/lib64/jvm/java-17-openjdk
RDI_PROG=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/SuSE:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/ns-allinone-2.35/otcl-1.14:/opt/ns-allinone-2.35/lib:/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2020.2/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
GTK_MODULES=canberra-gtk-module
FROM_HEADER=
MAIL=/var/spool/mail/iathanasi
VSCODE_GIT_ASKPASS_MAIN=/usr/share/code/resources/app/extensions/git/dist/askpass-main.js
CDS_LIC_FILE=5280@10.64.82.10
EDGE_COMMON_SW=/opt/Xilinx/Vitis/2020.2/platforms/sysroot/
LESSKEY=/etc/lesskey.bin
SHELL=/bin/uthsh
TERM=xterm-256color
XDG_SESSION_CLASS=user
MAKEOVERRIDES=${-*-command-variables-*-}
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
QT_IM_MODULE=xim
XMODIFIERS=@im=local
XCURSOR_THEME=breeze_cursors
LS_OPTIONS=-N --color=tty -T 0
XDG_CURRENT_DESKTOP=KDE
MAKELEVEL=1
PYTHONSTARTUP=/etc/pythonstart
HDI_APPROOT=/opt/Xilinx/Vitis/2020.2
XDG_SEAT=seat0
SHLVL=4
LANGUAGE=en_US:el
G_FILENAME_ENCODING=@locale,UTF-8,ISO-8859-15,CP1252
MAKE_TERMERR=/dev/pts/2
VSCODE_GIT_IPC_HANDLE=/run/user/14646/vscode-git-e0b3f8e5f3.sock
XIL_NO_OVERRIDE=0
MANPATH=/usr/local/man:/usr/local/share/man:/usr/share/man
GTK_RC_FILES=/etc/gtk/gtkrc:/home/inf2021/iathanasi/.gtkrc:/home/inf2021/iathanasi/.config/gtkrc
XSESSION_IS_UP=yes
RDI_OPT_EXT=.o
GDK_BACKEND=x11
TARGET=hw
LOGNAME=iathanasi
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/14646/bus
GIT_ASKPASS=/usr/share/code/resources/app/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/14646
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XAUTHORITY=/run/user/14646/xauth_ebtGOv
JRE_HOME=/usr/lib64/jvm/java-17-openjdk-17
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session1
QT_AUTO_SCREEN_SCALE_FACTOR=0
XDG_CONFIG_DIRS=/home/inf2021/iathanasi/.config/kdedefaults:/etc/xdg
PATH=/opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/bin:/opt/Xilinx/Vivado/2020.2/bin:/opt/Xilinx/Vitis_HLS/2020.2/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2020.2/aietools/bin:/usr/local/bin:/usr/bin:/bin:/usr/lib64/tcl:/opt/ns-allinone-2.35/bin:/opt/ns-allinone-2.35/tcl8.5.10/unix:/opt/ns-allinone-2.35/tk8.5.10/unix:/opt/sat_solvers:/opt/mars/bin:/opt/mentor/2016-17/questa_core_prime_10.5c_4/questasim/bin:/opt/idea-IC-222.3739.54/bin
JAVA_BINDIR=/usr/lib64/jvm/java-17-openjdk-17/bin
KDE_SESSION_UID=14646
KDE_SESSION_VERSION=5
RDI_JAVA_PLATFORM=
G_BROKEN_FILENAMES=1
QT_IM_SWITCHER=imsw-multi
MAKEFLAGS= -- COMMON_REPO=../ EDGE_COMMON_SW=/opt/Xilinx/Vitis/2020.2/platforms/sysroot/ HOST_ARCH=aarch32 DEVICE=zedboard_202020_1 TARGET=hw
HISTSIZE=1000
HDI_PROCESSOR=x86_64
SESSION_MANAGER=local/localhost.localdomain:@/tmp/.ICE-unix/3936,unix/localhost.localdomain:/tmp/.ICE-unix/3936
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/SuSE:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o
CPU=x86_64
CVS_RSH=ssh
LESSOPEN=lessopen.sh %s
GTK_IM_MODULE=cedilla
_=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=37909
XILINX_CD_SESSION=2262dd88-d208-4c8f-aeee-3e3e484afebd
XILINX_RS_PORT=37645
XILINX_RS_SESSION=32674ccd-f6d4-4631-8f08-fd368427a527


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -O3 -t hw --platform zedboard_202020_1 --save-temps -l -g --profile.data all:all:all --profile.stall all:all:all --profile.exec all:all:all --temp_dir ./build_dir.hw.zedboard_202020_1 -o./build_dir.hw.zedboard_202020_1/lsal.xclbin _x.hw.zedboard_202020_1/lsal.xo 

FINAL PROGRAM OPTIONS
--debug
--input_files _x.hw.zedboard_202020_1/lsal.xo
--link
--optimize 3
--output ./build_dir.hw.zedboard_202020_1/lsal.xclbin
--platform zedboard_202020_1
--profile.data all:all:all
--profile.exec all:all:all
--profile.stall all:all:all
--report_level 0
--save-temps
--target hw
--temp_dir ./build_dir.hw.zedboard_202020_1

PARSED COMMAND LINE OPTIONS
-O3 
-t hw 
--platform zedboard_202020_1 
--save-temps 
-l 
-g 
--profile.data all:all:all 
--profile.stall all:all:all 
--profile.exec all:all:all 
--temp_dir ./build_dir.hw.zedboard_202020_1 
-o./build_dir.hw.zedboard_202020_1/lsal.xclbin 
_x.hw.zedboard_202020_1/lsal.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/zedboard_202020_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 May 2024 10:01:19
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 28 May 2024 10:01:20
output: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml
------------------------------------------
step: running system_link
timestamp: 28 May 2024 10:01:20
cmd: /opt/Xilinx/Vitis/2020.2/bin/system_link --xo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal.xo -keep --xpfm /opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/zedboard_202020_1.xpfm --target hw --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 28 May 2024 10:01:37
cmd: /opt/Xilinx/Vitis/2020.2/bin/cf2sw -sdsl /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/sdsl.dat -rtd /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/cf2sw.rtd -nofilter /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/cf2sw_full.rtd -xclbin /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.xml -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 28 May 2024 10:01:41
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 28 May 2024 10:01:42
cmd: /opt/Xilinx/Vitis/2020.2/bin/vpl -t hw -f zedboard_202020_1 -g --remote_ip_cache /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache -s --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int --log_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link --report_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link --config /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/vplConfig.ini -k /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link --no-info --iprepo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0 --messageDb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link/vpl.pb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/dr.bd.tcl
Vivado Log File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline
misc=BinaryName=lsal
[connectivity]
nk=compute_matrices:1:compute_matrices_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=lsal
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline
--config /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/vplConfig.ini
--connectivity.nk compute_matrices:1:compute_matrices_1
--debug
--input_file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/dr.bd.tcl
--iprepo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0
--kernels /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/kernel_info.dat
--log_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link
--messageDb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link/vpl.pb
--no-info
--output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int
--platform zedboard_202020_1
--remote_ip_cache /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache
--report_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link
--save_temps
--target hw
--temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f zedboard_202020_1 
-g 
--remote_ip_cache /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache 
-s 
--output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int 
--log_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link 
--report_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link 
--config /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/vplConfig.ini 
-k /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link 
--no-info 
--iprepo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0 
--messageDb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link/vpl.pb 
/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline 
advanced.misc BinaryName=lsal 
connectivity.nk compute_matrices:1:compute_matrices_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 28 May 2024 10:01:50
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 28 May 2024 10:02:04
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 28 May 2024 10:02:04
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:345
   timestamp: 28 May 2024 10:02:04
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:386
   timestamp: 28 May 2024 10:02:04
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:1872
   timestamp: 28 May 2024 10:02:34
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:1882
   timestamp: 28 May 2024 10:02:37
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zedboard_base.bd]
   File: vpl.tcl:192
   timestamp: 28 May 2024 10:02:37
   -----------------------
   VPL internal step: report locked IPs
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2574
   timestamp: 28 May 2024 10:02:40
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:220
   timestamp: 28 May 2024 10:02:40
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:237
   timestamp: 28 May 2024 10:02:42
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:288
   timestamp: 28 May 2024 10:02:43
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:300
   timestamp: 28 May 2024 10:02:50
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:310
   timestamp: 28 May 2024 10:02:50
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:314
   timestamp: 28 May 2024 10:02:50
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files zedboard_base.bd]
   File: vpl.tcl:340
   timestamp: 28 May 2024 10:02:50
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zedboard_base.bd]]
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:1720
   timestamp: 28 May 2024 10:03:32
   -----------------------
   VPL internal step: write_hwdef -force -file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/system.hdf
   File: vpl.tcl:343
   timestamp: 28 May 2024 10:03:35
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zedboard_base_ooc_copy.xdc
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:1948
   timestamp: 28 May 2024 10:03:38
   -----------------------
   VPL internal step: add_files output/zedboard_base_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:1952
   timestamp: 28 May 2024 10:03:38
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:3140
   timestamp: 28 May 2024 10:03:38
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 28 May 2024 10:03:38
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 28 May 2024 10:03:39
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 28 May 2024 10:03:39
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:389
   timestamp: 28 May 2024 10:03:39
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:439
   timestamp: 28 May 2024 10:03:55
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 2  
   File: vpl.tcl:492
   timestamp: 28 May 2024 10:03:56
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:4405
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_axi_intc_0_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_s01_regslice_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_compute_matrices_1_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_xbar_1_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_xbar_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_xbar_3_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_converter_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_cdc_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_hub_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_fifo_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_mon0_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_mon1_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_reg_slice_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_dpa_reg_slice2_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_pc_4_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_pc_2_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m01_regslice_2_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_pc_3_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m02_regslice_2_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m03_regslice_2_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_s00_regslice_3_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_pc_5_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m00_regslice_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m01_regslice_3_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m02_regslice_3_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_m03_regslice_3_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_s00_regslice_2_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_pc_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_us_df_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: launched run zedboard_base_auto_us_0_synth_1
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 May 2024 10:23:47
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:562
   timestamp: 28 May 2024 10:23:47
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:743
   timestamp: 28 May 2024 10:28:51
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/ocl_util.tcl:1170
   timestamp: 28 May 2024 10:28:53
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 28 May 2024 10:29:00
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 28 May 2024 10:29:00
cmd: cf2sw -a /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/address_map.xml -sdsl /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/sdsl.dat -xclbin /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.xml -rtd /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.rtd -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 28 May 2024 10:29:03
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 28 May 2024 10:29:03
cmd: /opt/Xilinx/Vitis/2020.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_xml.rtd --add-section BUILD_METADATA:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml --add-section SYSTEM_METADATA:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_zedboard_202020_1_202020_1 --output /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 28 May 2024 10:29:05
cmd: /opt/Xilinx/Vitis/2020.2/bin/xclbinutil --quiet --force --info /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin.info --input /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 28 May 2024 10:29:07
cmd: /opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 28 May 2024 10:29:07
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 28 May 2024 10:29:07
output: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link/system_estimate_lsal.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 28 May 2024 10:29:07
