# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/81d5/src/xup_dff_set.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_S0_0/sim/SwordFSM_S0_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/727d/src/xup_dff_reset.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_S1_0/sim/SwordFSM_S1_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_and2_0_0/sim/SwordFSM_xup_and2_0_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_and2_1_0/sim/SwordFSM_xup_and2_1_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_and2_2_0/sim/SwordFSM_xup_and2_2_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_inv_0_0/sim/SwordFSM_xup_inv_0_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_inv_1_0/sim/SwordFSM_xup_inv_1_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_or2_0_0/sim/SwordFSM_xup_or2_0_0.v" \
"../../../../CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/sim/SwordFSM.v" \
"../../../../CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/hdl/SwordFSM_wrapper.v" \
"../../../../CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/sword_fsm_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
