<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
   <inputclock preferredWidth="118" />
   <description preferredWidth="306" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Hard Processor Systems,Library/Processors and Peripherals,Library/Processors and Peripherals/Hard Processor Components,Project,Library" />
 <window width="1942" height="1042" x="-11" y="-11" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
