$date
	Tue Apr 02 17:24:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_to_four_decoder_testbench $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var reg 1 % a0 $end
$var reg 1 & a1 $end
$var reg 1 ' en $end
$scope module dut $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 $ d0 $end
$var wire 1 # d1 $end
$var wire 1 " d2 $end
$var wire 1 ! d3 $end
$var wire 1 ' en $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
1'
#20
0$
1#
1&
#30
1"
0#
0&
1%
#40
0"
1!
1&
#50
0!
0'
