/*
    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    STM32H5xx/hal_lld.c
 * @brief   STM32H5xx HAL subsystem low level driver source.
 *
 * @addtogroup HAL
 * @{
 */

#include "hal.h"

/*===========================================================================*/
/* Driver local definitions.                                                 */
/*===========================================================================*/

/**
 * @brief   Number of thresholds in the wait states array.
 */
#define STM32_WS_THRESHOLDS             6

/**
 * @name    Registers reset values
 * @{
 */
#define STM32_PWR_VOSCR_RESET           0U
#define STM32_FLASH_ACR_RESET           (FLASH_ACR_WRHIGHFREQ_0     |       \
                                         FLASH_ACR_LATENCY_3WS)
#define STM32_RCC_CR_RESET              0x0000002BU
#define STM32_RCC_CFGR1_RESET           0U
#define STM32_RCC_CFGR2_RESET           0U
#define STM32_RCC_PLL1CFGR_RESET        0U
#define STM32_RCC_PLL2CFGR_RESET        0U
#define STM32_RCC_PLL3CFGR_RESET        0U
#define STM32_RCC_PLL1DIVR_RESET        0x01010280U
#define STM32_RCC_PLL1FRACR_RESET       0U
#define STM32_RCC_PLL2DIVR_RESET        0x01010280U
#define STM32_RCC_PLL2FRACR_RESET       0U
#define STM32_RCC_PLL3DIVR_RESET        0x01010280U
#define STM32_RCC_PLL3FRACR_RESET       0U
/** @} */

/*===========================================================================*/
/* Driver exported variables.                                                */
/*===========================================================================*/

/**
 * @brief   CMSIS system core clock variable.
 * @note    It is declared in system_stm32h5xx.h.
 */
uint32_t SystemCoreClock = STM32_HCLK;

/**
 * @brief   Post-reset clock configuration.
 */
const halclkcfg_t hal_clkcfg_reset = {
  .pwr_voscr            = STM32_PWR_VOSCR_RESET,
  .rcc_cr               = STM32_RCC_CR_RESET,
  .rcc_cfgr1            = STM32_RCC_CFGR1_RESET,
  .rcc_cfgr2            = STM32_RCC_CFGR2_RESET,
  .flash_acr            = STM32_FLASH_ACR_RESET,
  .plls = {
    [0] = {
      .cfgr             = STM32_RCC_PLL1CFGR_RESET,
      .divr             = STM32_RCC_PLL1DIVR_RESET,
      .frac             = STM32_RCC_PLL1FRACR_RESET
    },
    [1] = {
      .cfgr             = STM32_RCC_PLL2CFGR_RESET,
      .divr             = STM32_RCC_PLL2DIVR_RESET,
      .frac             = STM32_RCC_PLL2FRACR_RESET
    },
#if STM32_RCC_HAS_PLL3
    [2] = {
      .cfgr             = STM32_RCC_PLL3CFGR_RESET,
      .divr             = STM32_RCC_PLL3DIVR_RESET,
      .frac             = STM32_RCC_PLL3FRACR_RESET
    }
#endif
  }
};

/**
 * @brief   Default clock configuration.
 */
const halclkcfg_t hal_clkcfg_default = {
  .pwr_voscr            = STM32_PWR_VOSCR,
  .rcc_cr               = 0U
#if STM32_ACTIVATE_PLL3
                        | RCC_CR_PLL3ON
#endif
#if STM32_ACTIVATE_PLL2
                        | RCC_CR_PLL2ON
#endif
#if STM32_ACTIVATE_PLL1
                        | RCC_CR_PLL1ON
#endif
#if STM32_HSE_ENABLED
                        | RCC_CR_HSEON
#endif
#if defined(STM32_HSE_BYPASS)
                        | RCC_CR_HSEBYP
#endif
#if STM32_HSI48_ENABLED
                        | RCC_CR_HSI48ON
#endif
#if STM32_CSI_ENABLED
                        | RCC_CR_CSION
#endif
#if STM32_HSI_ENABLED
                        | STM32_HSIDIV | RCC_CR_HSION
#endif
                          ,
  .rcc_cfgr1            = STM32_MCO2SEL     | STM32_MCO2PRE     |
                          STM32_MCO1SEL     | STM32_MCO1PRE     |
                          STM32_TIMPRE      | STM32_RTCPRE      |
                          STM32_STOPKERWUCK | STM32_STOPWUCK    |
                          STM32_SW,
  .rcc_cfgr2            = STM32_PPRE3       | STM32_PPRE2       |
                          STM32_PPRE1       | STM32_HPRE,
  .flash_acr            = STM32_FLASHBITS,
  .plls = {
    [0] = {
      .cfgr             = STM32_PLL1REN     | STM32_PLL1QEN     |
                          STM32_PLL1PEN     | STM32_PLL1M       |
                          STM32_PLL1RGE     | STM32_PLL1VCOSEL  |
                          STM32_PLL1SRC,
      .divr             = STM32_PLL1R       | STM32_PLL1Q       |
                          STM32_PLL1P       | STM32_PLL1N,
      .frac             = STM32_RCC_PLL1FRACR_RESET
    },
    [1] = {
      .cfgr             = STM32_PLL2REN     | STM32_PLL2QEN     |
                          STM32_PLL2PEN     | STM32_PLL2M       |
                          STM32_PLL2RGE     | STM32_PLL2VCOSEL  |
                          STM32_PLL2SRC,
      .divr             = STM32_PLL2R       | STM32_PLL2Q       |
                          STM32_PLL2P       | STM32_PLL2N,
      .frac             = STM32_RCC_PLL2FRACR_RESET
    },
#if STM32_RCC_HAS_PLL3
    [2] = {
      .cfgr             = STM32_PLL3REN     | STM32_PLL3QEN     |
                          STM32_PLL3PEN     | STM32_PLL3M       |
                          STM32_PLL3RGE     | STM32_PLL3VCOSEL  |
                          STM32_PLL3SRC,
      .divr             = STM32_PLL3R       | STM32_PLL3Q       |
                          STM32_PLL3P       | STM32_PLL3N,
      .frac             = STM32_RCC_PLL3FRACR_RESET
    }
#endif
  }
};

/*===========================================================================*/
/* Driver local variables and types.                                         */
/*===========================================================================*/

#if defined(HAL_LLD_USE_CLOCK_MANAGEMENT) || defined(__DOXYGEN__)
/**
 * @brief   Dynamic clock points for this device.
 */
static halfreq_t clock_points[CLK_ARRAY_SIZE] = {
#if STM32_HSI_ENABLED
  [CLK_HSI]             = STM32_HSICLK,
#else
  [CLK_HSI]             = 0U,
#endif
#if STM32_CSI_ENABLED
  [CLK_CSI]             = STM32_CSICLK,
#else
  [CLK_CSI]             = 0U,
#endif
#if STM32_HSI48_ENABLED
  [CLK_HSI48]           = STM32_HSI48CLK,
#else
  [CLK_HSI48]           = 0U,
#endif
#if STM32_HSE_ENABLED
  [CLK_HSE]             = STM32_HSECLK,
#else
  [CLK_HSE]             = 0U,
#endif
  [CLK_SYSCLK]          = STM32_SYSCLK,
  [CLK_PLL1PCLK]        = STM32_PLL1_P_CLKOUT,
  [CLK_PLL1QCLK]        = STM32_PLL1_Q_CLKOUT,
  [CLK_PLL1RCLK]        = STM32_PLL1_R_CLKOUT,
  [CLK_PLL2PCLK]        = STM32_PLL2_P_CLKOUT,
  [CLK_PLL2QCLK]        = STM32_PLL2_Q_CLKOUT,
  [CLK_PLL2RCLK]        = STM32_PLL2_R_CLKOUT,
#if STM32_RCC_HAS_PLL3
  [CLK_PLL3PCLK]        = STM32_PLL3_P_CLKOUT,
  [CLK_PLL3QCLK]        = STM32_PLL3_Q_CLKOUT,
  [CLK_PLL3RCLK]        = STM32_PLL3_R_CLKOUT,
#endif
  [CLK_HCLK]            = STM32_HCLK,
  [CLK_PCLK1]           = STM32_PCLK1,
  [CLK_PCLK1TIM]        = STM32_TIMP1CLK,
  [CLK_PCLK2]           = STM32_PCLK2,
  [CLK_PCLK2TIM]        = STM32_TIMP2CLK,
  [CLK_PCLK3]           = STM32_PCLK3,
  [CLK_MCO1]            = STM32_MCO2CLK,
  [CLK_MCO2]            = STM32_MCO1CLK
};

/**
 * @brief   Type of a structure representing system limits.
 */
typedef struct {
  halfreq_t             sysclk_max;
  halfreq_t             flash_thresholds[STM32_WS_THRESHOLDS];
} system_limits_t;

/**
 * @brief   System limits for VOS range 0.
 */
static const system_limits_t vos_range0 = {
  .sysclk_max           = STM32_VOS0_SYSCLK_MAX,
  .flash_thresholds     = {STM32_VOS0_0WS_THRESHOLD, STM32_VOS0_1WS_THRESHOLD,
                           STM32_VOS0_2WS_THRESHOLD, STM32_VOS0_3WS_THRESHOLD,
                           STM32_VOS0_4WS_THRESHOLD, STM32_VOS0_5WS_THRESHOLD}
};

/**
 * @brief   System limits for VOS range 1.
 */
static const system_limits_t vos_range1 = {
  .sysclk_max           = STM32_VOS1_SYSCLK_MAX,
  .flash_thresholds     = {STM32_VOS1_0WS_THRESHOLD, STM32_VOS1_1WS_THRESHOLD,
                           STM32_VOS1_2WS_THRESHOLD, STM32_VOS1_3WS_THRESHOLD,
                           STM32_VOS1_4WS_THRESHOLD, STM32_VOS1_5WS_THRESHOLD}
};

/**
 * @brief   System limits for VOS range 2.
 */
static const system_limits_t vos_range2 = {
  .sysclk_max           = STM32_VOS2_SYSCLK_MAX,
  .flash_thresholds     = {STM32_VOS2_0WS_THRESHOLD, STM32_VOS2_1WS_THRESHOLD,
                           STM32_VOS2_2WS_THRESHOLD, STM32_VOS2_3WS_THRESHOLD,
                           STM32_VOS2_4WS_THRESHOLD, STM32_VOS2_5WS_THRESHOLD}
};

/**
 * @brief   System limits for VOS range 3.
 */
static const system_limits_t vos_range3 = {
  .sysclk_max           = STM32_VOS3_SYSCLK_MAX,
  .flash_thresholds     = {STM32_VOS3_0WS_THRESHOLD, STM32_VOS3_1WS_THRESHOLD,
                           STM32_VOS3_2WS_THRESHOLD, STM32_VOS3_3WS_THRESHOLD,
                           STM32_VOS3_4WS_THRESHOLD, STM32_VOS3_5WS_THRESHOLD}
};
#endif /* defined(HAL_LLD_USE_CLOCK_MANAGEMENT) */

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

#include "stm32_bd.inc"

/**
 * @brief   Configures the PWR unit.
 */
__STATIC_INLINE void hal_lld_set_static_pwr(void) {

  /* Enables write access to Backup domain.*/
  halRegWrite32X(&PWR->DBPCR, PWR_DBPCR_DBP, true);

  /* Initializes all registers with static configuration.*/
  halRegWrite32X(&PWR->BDCR, STM32_PWR_BDCR, true);
#if STM32_PWR_HAS_UCPDR
  halRegWrite32X(&PWR->UCPDR, STM32_PWR_UCPDR, true);
#endif
  halRegWrite32X(&PWR->SCCR, STM32_PWR_SCCR, true);
  halRegWrite32X(&PWR->VMCR, STM32_PWR_VMCR, true);
#if STM32_PWR_HAS_USBSCR
  halRegWrite32X(&PWR->USBSCR, STM32_PWR_USBSCR, true);
#endif
  halRegWrite32X(&PWR->WUCR, STM32_PWR_WUCR, true);
  halRegWrite32X(&PWR->IORETR, STM32_PWR_IORETR, true);
#if STM32_PWR_HAS_SECCFGR
  halRegWrite32X(&PWR->SECCFGR, STM32_PWR_SECCFGR, true);
#endif
  halRegWrite32X(&PWR->PRIVCFGR, STM32_PWR_PRIVCFGR, true);
}

/**
 * @brief   Initializes static muxes and dividers.
 */
__STATIC_INLINE void hal_lld_set_static_clocks(void) {

  /* Clock-related settings (dividers, MCO etc).*/
  halRegWrite32X(&RCC->CFGR1,
                 STM32_MCO2SEL      | STM32_MCO2PRE     |
                 STM32_MCO1SEL      | STM32_MCO1PRE     |
                 STM32_TIMPRE       | STM32_RTCPRE      |
                 STM32_STOPKERWUCK  | STM32_STOPWUCK,
                 true);
  halRegWrite32X(&RCC->CFGR2,
                 STM32_PPRE3        | STM32_PPRE2       |
                 STM32_PPRE1        | STM32_HPRE,
                 true);

  /* CCIPR registers initialization, note.*/
  halRegWrite32X(&RCC->CCIPR1,
                 STM32_TIMICSEL     |
                 STM32_USART10SEL   | STM32_UART9SEL    |
                 STM32_UART8SEL     | STM32_UART7SEL    |
                 STM32_USART6SEL    | STM32_UART5SEL    |
                 STM32_UART4SEL     | STM32_USART3SEL   |
                 STM32_USART2SEL    | STM32_USART1SEL,
                 true);
  halRegWrite32X(&RCC->CCIPR2,
                 STM32_LPTIM6SEL    | STM32_LPTIM5SEL   |
                 STM32_LPTIM4SEL    | STM32_LPTIM3SEL   |
                 STM32_LPTIM2SEL    | STM32_LPTIM1SEL   |
                 STM32_UART12SEL    | STM32_USART11SEL,
                 true);
  halRegWrite32X(&RCC->CCIPR3,
                 STM32_LPUART1SEL   | STM32_SPI6SEL     |
                 STM32_SPI5SEL      | STM32_SPI4SEL     |
                 STM32_SPI3SEL      | STM32_SPI2SEL     |
                 STM32_SPI1SEL,
                 true);
  halRegWrite32X(&RCC->CCIPR4,
                 STM32_I3C1SEL      | STM32_I2C4SEL     |
                 STM32_I2C3SEL      | STM32_I2C2SEL     |
                 STM32_I2C1SEL      | STM32_SDMMC2SEL   |
                 STM32_SDMMC1SEL    | STM32_USBSEL      |
                 STM32_SYSTICKSEL   | STM32_OSPISEL,
                 true);
  halRegWrite32X(&RCC->CCIPR5,
                 STM32_CKPERSEL     | STM32_SAI2SEL     |
                 STM32_SAI1SEL      |
#if STM32_FDCANSEL != RCC_CCIPR5_FDCANSEL_IGNORE
                 STM32_FDCANSEL     |
#endif
#if STM32_CECSEL != RCC_CCIPR5_CECSEL_IGNORE
                 STM32_CECSEL       |
#endif
#if STM32_RNGSEL != RCC_CCIPR5_RNGSEL_IGNORE
                 STM32_RNGSEL       |
#endif
#if STM32_DACSEL != RCC_CCIPR5_DACSEL_IGNORE
                 STM32_DACSEL       |
#endif
                 STM32_ADCDACSEL,
                 true);
}

/**
 * @brief   Switches to a different clock configuration.
 *
 * @param[in] ccp       pointer to clock a @p halclkcfg_t structure
 * @return              The clock switch result.
 * @retval false        if the clock switch succeeded
 * @retval true         if the clock switch failed
 *
 * @notapi
 */
static bool hal_lld_clock_configure(const halclkcfg_t *ccp) {
  uint32_t cr, wtmask;

  /* Setting flash ACR to the safest value while we play with clocks.*/
  halRegWrite32X(&FLASH->ACR,
                 FLASH_ACR_LATENCY_5WS | FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_PRFTEN,
                 true);

  /* HSI could be not activated, activating it taking care to not disturb
     other clocks yet, not touching HSIDIV yet because it could be feeding
     a PLL.*/
  halRegSet32X(&RCC->CR, RCC_CR_HSION, true);
  if (halRegWaitAllSet32X(&RCC->CR, RCC_CR_HSIRDY, STM32_HSI_STARTUP_TIME, NULL)) {
    return true;
  }

  /* Switching to HSI as clock source as in a post-reset situation.
     Resetting up all dividers and MCOs.*/
  halRegWrite32X(&RCC->CFGR1, STM32_RCC_CFGR1_RESET, true);
  halRegWrite32X(&RCC->CFGR2, STM32_RCC_CFGR2_RESET, true);
  if (halRegWaitMatch32X(&RCC->CFGR1,
                         RCC_CFGR1_SWS_Msk, RCC_CFGR1_SWS_HSI,
                         STM32_SYSCLK_SWITCH_TIME, NULL)) {
    return true;
  }

  /* Resetting the whole RCC_CR register, basically shutting down everything
     except HSI, HSIDIV now goes to the default value.*/
  cr = STM32_RCC_CR_RESET;
  halRegWrite32X(&RCC->CR, cr, true);
  if (halRegWaitAllSet32X(&RCC->CR, RCC_CR_HSIDIVF,
                          STM32_HSIDIV_PROPAGATION_TIME, NULL)) {
    return true;
  }

  /* Resetting flash ACR settings to the default value.*/
  halRegWrite32X(&FLASH->ACR, STM32_FLASH_ACR_RESET, true);

  /* Starting all clocks activated in the configuration while keeping the
     rest of CR at reset value.*/
  cr |= ccp->rcc_cr & (RCC_CR_HSEON | RCC_CR_HSI48ON | RCC_CR_CSION);
  halRegWrite32X(&RCC->CR, cr, true);

  /* Waiting for all enabled clocks to become stable.*/
  wtmask = (ccp->rcc_cr & (RCC_CR_HSEON | RCC_CR_HSI48ON | RCC_CR_CSION)) << 1;
  if (halRegWaitAllSet32X(&RCC->CR, wtmask, STM32_OSCILLATORS_STARTUP_TIME, NULL)) {
    return true;
  }

  /* PLLs setup.*/
  pll1_setup(ccp->plls[0].cfgr, ccp->plls[0].divr, ccp->plls[0].frac);
  pll2_setup(ccp->plls[1].cfgr, ccp->plls[1].divr, ccp->plls[1].frac);
#if STM32_RCC_HAS_PLL3
  pll3_setup(ccp->plls[2].cfgr, ccp->plls[2].divr, ccp->plls[2].frac);

  /* Activating enabled PLLs together, keeping HSI enabled because running
     from it.*/
  cr = ccp->rcc_cr | RCC_CR_HSION;
  halRegWrite32X(&RCC->CR, cr, true);

  /* Waiting for all enabled PLLs to become stable.*/
  wtmask = (ccp->rcc_cr & (RCC_CR_PLL3ON | RCC_CR_PLL2ON | RCC_CR_PLL1ON)) << 1;
#else
  /* Activating enabled PLLs together.*/
  cr |= ccp->rcc_cr & (RCC_CR_PLL2ON | RCC_CR_PLL1ON);
  halRegWrite32X(&RCC->CR, cr, true);

  /* Waiting for all enabled PLLs to become stable.*/
  wtmask = (ccp->rcc_cr & (RCC_CR_PLL2ON | RCC_CR_PLL1ON)) << 1;
#endif
  if (halRegWaitAllSet32X(&RCC->CR, wtmask, STM32_PLL_STARTUP_TIME, NULL)) {
    return true;
  }

  /* Final flash ACR settings.*/
  halRegWrite32X(&FLASH->ACR, ccp->flash_acr, true);

  /* Final PWR modes.*/
  halRegWrite32X(&PWR->VOSCR, ccp->pwr_voscr, true);
  if (halRegWaitAllSet32X(&PWR->VOSSR, PWR_VOSSR_ACTVOSRDY,
                          STM32_REGULATORS_TRANSITION_TIME, NULL)) {
    return true;
  }

  /* Switching to the final clock source.*/
  halRegWrite32X(&RCC->CFGR1, ccp->rcc_cfgr1, true);
  halRegWrite32X(&RCC->CFGR2, ccp->rcc_cfgr2, true);
  if (halRegWaitMatch32X(&RCC->CFGR1,
                         RCC_CFGR1_SWS_Msk, (ccp->rcc_cfgr1 & RCC_CFGR1_SW_Msk) << RCC_CFGR1_SWS_Pos,
                         STM32_SYSCLK_SWITCH_TIME, NULL)) {
    return true;
  }

  /* If HSI is not in configuration then it is finally shut down.*/
  halRegWrite32X(&RCC->CR, ccp->rcc_cr, true);

  return false;
}

#if defined(HAL_LLD_USE_CLOCK_MANAGEMENT) || defined(__DOXYGEN__)
/**
 * @brief   Recalculates the clock tree frequencies.
 *
 * @param[in] ccp       pointer to clock a @p halclkcfg_t structure
 * @return              The frequency calculation result.
 * @retval false        if the clock settings look valid
 * @retval true         if the clock settings look invalid
 *
 * @notapi
 */
static bool hal_lld_clock_check_tree(const halclkcfg_t *ccp) {
  static const uint32_t hprediv[16] = {1U, 1U, 1U, 1U, 1U, 1U, 1U, 1U,
                                       2U, 4U, 8U, 16U, 64U, 128U, 256U, 512U};
  static const uint32_t pprediv[16] = {1U, 1U, 1U, 1U, 2U, 4U, 8U, 16U};
  const system_limits_t *slp;
  uint32_t n, flashws;
  halfreq_t hsiclk = 0U, hsi48clk = 0U, csiclk = 0U, hseclk = 0U;
  halfreq_t pll1selclk;
  halfreq_t pll1pclk = 0U, pll1qclk = 0U, pll1rclk = 0U;
  halfreq_t pll2selclk;
  halfreq_t pll2pclk = 0U, pll2qclk = 0U, pll2rclk = 0U;
  halfreq_t sysclk, hclk, pclk1, pclk2, pclk3, pclk1tim, pclk2tim, mco1clk, mco2clk;
#if STM32_RCC_HAS_PLL3
  halfreq_t pll3selclk;
  halfreq_t pll3pclk = 0U, pll3qclk = 0U, pll3rclk = 0U;
#endif

  /* System limits based on desired VOS settings.*/
  switch (ccp->pwr_voscr) {
  case PWR_VOSCR_VOS_RANGE3:
    slp = &vos_range3;
    break;
  case PWR_VOSCR_VOS_RANGE2:
    slp = &vos_range2;
    break;
  case PWR_VOSCR_VOS_RANGE1:
    slp = &vos_range1;
    break;
  case PWR_VOSCR_VOS_RANGE0:
    slp = &vos_range0;
    break;
  default:
    return true;
  }

  /* HSE clock.*/
  if ((ccp->rcc_cr & RCC_CR_HSEON) != 0U) {
    hseclk = STM32_HSECLK;
  }

  /* HSI48 clock after divider.*/
  if ((ccp->rcc_cr & RCC_CR_HSI48ON) != 0U) {
    hsi48clk = STM32_HSI48CLK;
  }

  /* HSI clock after divider.*/
  if ((ccp->rcc_cr & RCC_CR_HSION) != 0U) {
    hsiclk = STM32_HSI64CLK / (1U << ((ccp->rcc_cr & RCC_CR_HSIDIV_Msk) >> RCC_CR_HSIDIV_Pos));
  }

  /* CSI clock.*/
  if ((ccp->rcc_cr & RCC_CR_CSION) != 0U) {
    csiclk = STM32_CSICLK;
  }

  /* PLL1 MUX clock.*/
  switch (ccp->plls[0].cfgr & RCC_PLL1CFGR_PLL1SRC_Msk) {
  case RCC_PLL1CFGR_PLL1SRC_HSI:
    pll1selclk = hsiclk;
    break;
  case RCC_PLL1CFGR_PLL1SRC_CSI:
    pll1selclk = csiclk;
    break;
  case RCC_PLL1CFGR_PLL1SRC_HSE:
    pll1selclk = hseclk;
    break;
  default:
    pll1selclk = 0U;
  }

  /* PLL2 MUX clock.*/
  switch (ccp->plls[1].cfgr & RCC_PLL2CFGR_PLL2SRC_Msk) {
  case RCC_PLL2CFGR_PLL2SRC_HSI:
    pll2selclk = hsiclk;
    break;
  case RCC_PLL2CFGR_PLL2SRC_CSI:
    pll2selclk = csiclk;
    break;
  case RCC_PLL2CFGR_PLL2SRC_HSE:
    pll2selclk = hseclk;
    break;
  default:
    pll2selclk = 0U;
  }

#if STM32_RCC_HAS_PLL3
  /* PLL3 MUX clock.*/
  switch (ccp->plls[2].cfgr & RCC_PLL3CFGR_PLL3SRC_Msk) {
  case RCC_PLL3CFGR_PLL3SRC_HSI:
    pll3selclk = hsiclk;
    break;
  case RCC_PLL3CFGR_PLL3SRC_CSI:
    pll3selclk = csiclk;
    break;
  case RCC_PLL3CFGR_PLL3SRC_HSE:
    pll3selclk = hseclk;
    break;
  default:
    pll3selclk = 0U;
  }
#endif

  /* PLL1 outputs.*/
  if ((ccp->rcc_cr & RCC_CR_PLL1ON) != 0U) {
    uint32_t mdiv, ndiv;
    halfreq_t vcoclk;

    /* PLL1 M divider.*/
    mdiv = (ccp->plls[0].cfgr & RCC_PLL1CFGR_PLL1M_Msk) >> RCC_PLL1CFGR_PLL1M_Pos;

    /* PLL1 N divider.*/
    ndiv = ((ccp->plls[0].divr & RCC_PLL1DIVR_PLL1N_Msk) >> RCC_PLL1DIVR_PLL1N_Pos) + 1U;
    if (ndiv < STM32_PLL1N_VALUE_MIN) {
      return true;
    }

    /* PLL1 VCO frequency.*/
    vcoclk = (pll1selclk / (halfreq_t)mdiv) * (halfreq_t)ndiv;
    if ((vcoclk < STM32_PLLVCO_MIN) || (vcoclk > STM32_PLLVCO_MAX)) {
      return true;
    }

    /* PLL1 P output frequency.*/
    if ((ccp->plls[0].cfgr & RCC_PLL1CFGR_PLL1PEN) != 0U) {
      n = ((ccp->plls[0].divr & RCC_PLL1DIVR_PLL1P_Msk) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U;
      if ((n & 1U) != 0U) {  /* Cannot be odd, PLL1P-only.*/
        return true;
      }
      pll1pclk = vcoclk / n;
      if ((pll1pclk < STM32_PLLP_MIN) || (pll1pclk > STM32_PLLP_MAX)) {
        return true;
      }
    }

    /* PLL1 Q output frequency.*/
    if ((ccp->plls[0].cfgr & RCC_PLL1CFGR_PLL1QEN) != 0U) {
      n = ((ccp->plls[0].divr & RCC_PLL1DIVR_PLL1Q_Msk) >> RCC_PLL1DIVR_PLL1Q_Pos) + 1U;
      pll1qclk = vcoclk / n;
      if ((pll1qclk < STM32_PLLQ_MIN) || (pll1qclk > STM32_PLLQ_MAX)) {
        return true;
      }
    }

    /* PLL1 R output frequency.*/
    if ((ccp->plls[0].cfgr & RCC_PLL1CFGR_PLL1REN) != 0U) {
      n = ((ccp->plls[0].divr & RCC_PLL1DIVR_PLL1R_Msk) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
      pll1rclk = vcoclk / n;
      if ((pll1rclk < STM32_PLLR_MIN) || (pll1rclk > STM32_PLLR_MAX)) {
        return true;
      }
    }
  }

  /* PLL2 outputs.*/
  if ((ccp->rcc_cr & RCC_CR_PLL2ON) != 0U) {
    uint32_t mdiv, ndiv;
    halfreq_t vcoclk;

    /* PLL2 M divider.*/
    mdiv = (ccp->plls[1].cfgr & RCC_PLL2CFGR_PLL2M_Msk) >> RCC_PLL2CFGR_PLL2M_Pos;

    /* PLL2 N divider.*/
    ndiv = ((ccp->plls[1].divr & RCC_PLL2DIVR_PLL2N_Msk) >> RCC_PLL2DIVR_PLL2N_Pos) + 1U;
    if (ndiv < STM32_PLL2N_VALUE_MIN) {
      return true;
    }

    /* PLL2 VCO frequency.*/
    vcoclk = (pll2selclk / (halfreq_t)mdiv) * (halfreq_t)ndiv;
    if ((vcoclk < STM32_PLLVCO_MIN) || (vcoclk > STM32_PLLVCO_MAX)) {
      return true;
    }

    /* PLL2 P output frequency.*/
    if ((ccp->plls[1].cfgr & RCC_PLL2CFGR_PLL2PEN) != 0U) {
      n = ((ccp->plls[1].divr & RCC_PLL2DIVR_PLL2P_Msk) >> RCC_PLL2DIVR_PLL2P_Pos) + 1U;
      pll2pclk = vcoclk / n;
      if ((pll2pclk < STM32_PLLP_MIN) || (pll2pclk > STM32_PLLP_MAX)) {
        return true;
      }
    }

    /* PLL2 Q output frequency.*/
    if ((ccp->plls[1].cfgr & RCC_PLL2CFGR_PLL2QEN) != 0U) {
      n = ((ccp->plls[1].divr & RCC_PLL2DIVR_PLL2Q_Msk) >> RCC_PLL2DIVR_PLL2Q_Pos) + 1U;
      pll2qclk = vcoclk / n;
      if ((pll2qclk < STM32_PLLQ_MIN) || (pll2qclk > STM32_PLLQ_MAX)) {
        return true;
      }
    }

    /* PLL2 R output frequency.*/
    if ((ccp->plls[1].cfgr & RCC_PLL2CFGR_PLL2REN) != 0U) {
      n = ((ccp->plls[1].divr & RCC_PLL2DIVR_PLL2R_Msk) >> RCC_PLL2DIVR_PLL2R_Pos) + 1U;
      pll2rclk = vcoclk / n;
      if ((pll2rclk < STM32_PLLR_MIN) || (pll2rclk > STM32_PLLR_MAX)) {
        return true;
      }
    }
  }

#if STM32_RCC_HAS_PLL3
  /* PLL3 outputs.*/
  if ((ccp->rcc_cr & RCC_CR_PLL3ON) != 0U) {
    uint32_t mdiv, ndiv;
    halfreq_t vcoclk;

    /* PLL3 M divider.*/
    mdiv = (ccp->plls[2].cfgr & RCC_PLL3CFGR_PLL3M_Msk) >> RCC_PLL3CFGR_PLL3M_Pos;

    /* PLL3 N divider.*/
    ndiv = ((ccp->plls[2].divr & RCC_PLL3DIVR_PLL3N_Msk) >> RCC_PLL3DIVR_PLL3N_Pos) + 1U;
    if (ndiv < STM32_PLL3N_VALUE_MIN) {
      return true;
    }

    /* PLL3 VCO frequency.*/
    vcoclk = (pll3selclk / (halfreq_t)mdiv) * (halfreq_t)ndiv;
    if ((vcoclk < STM32_PLLVCO_MIN) || (vcoclk > STM32_PLLVCO_MAX)) {
      return true;
    }

    /* PLL3 P output frequency.*/
    if ((ccp->plls[2].cfgr & RCC_PLL3CFGR_PLL3PEN) != 0U) {
      n = ((ccp->plls[2].divr & RCC_PLL3DIVR_PLL3P_Msk) >> RCC_PLL3DIVR_PLL3P_Pos) + 1U;
      pll3pclk = vcoclk / n;
      if ((pll3pclk < STM32_PLLP_MIN) || (pll3pclk > STM32_PLLP_MAX)) {
        return true;
      }
    }

    /* PLL3 Q output frequency.*/
    if ((ccp->plls[2].cfgr & RCC_PLL3CFGR_PLL3QEN) != 0U) {
      n = ((ccp->plls[2].divr & RCC_PLL3DIVR_PLL3Q_Msk) >> RCC_PLL3DIVR_PLL3Q_Pos) + 1U;
      pll3qclk = vcoclk / n;
      if ((pll3qclk < STM32_PLLQ_MIN) || (pll3qclk > STM32_PLLQ_MAX)) {
        return true;
      }
    }

    /* PLL3 R output frequency.*/
    if ((ccp->plls[2].cfgr & RCC_PLL3CFGR_PLL3REN) != 0U) {
      n = ((ccp->plls[2].divr & RCC_PLL3DIVR_PLL3R_Msk) >> RCC_PLL3DIVR_PLL3R_Pos) + 1U;
      pll3rclk = vcoclk / n;
      if ((pll3rclk < STM32_PLLR_MIN) || (pll3rclk > STM32_PLLR_MAX)) {
        return true;
      }
    }
  }
#endif

  /* SYSCLK frequency.*/
  switch (ccp->rcc_cfgr1 & RCC_CFGR1_SW_Msk) {
  case RCC_CFGR1_SW_HSI:
    sysclk = hsiclk;
    break;
  case RCC_CFGR1_SW_CSI:
    sysclk = csiclk;
    break;
  case RCC_CFGR1_SW_HSE:
    sysclk = hseclk;
    break;
  case RCC_CFGR1_SW_PLL1P:
    sysclk = pll1pclk;
    break;
  default:
    sysclk = 0U;
  }

  if (sysclk > slp->sysclk_max) {
    return true;
  }

  /* HCLK frequency.*/
  hclk = sysclk / hprediv[(ccp->rcc_cfgr2 & RCC_CFGR2_HPRE_Msk) >> RCC_CFGR2_HPRE_Pos];

  /* PPRE1 frequency.*/
  n = pprediv[(ccp->rcc_cfgr2 & RCC_CFGR2_PPRE1_Msk) >> RCC_CFGR2_PPRE1_Pos];
  pclk1 = hclk / n;
  if (n < 2) {
    pclk1tim = pclk1;
  }
  else {
    pclk1tim = pclk1 * 2U;
  }

  /* PPRE2 frequency.*/
  n = pprediv[(ccp->rcc_cfgr2 & RCC_CFGR2_PPRE2_Msk) >> RCC_CFGR2_PPRE2_Pos];
  pclk2 = hclk / n;
  if (n < 2) {
    pclk2tim = pclk2;
  }
  else {
    pclk2tim = pclk2 * 2U;
  }

  /* PPRE3 frequency.*/
  n = pprediv[(ccp->rcc_cfgr2 & RCC_CFGR2_PPRE3_Msk) >> RCC_CFGR2_PPRE3_Pos];
  pclk3 = hclk / n;

  /* MCO1 clock.*/
  switch (ccp->rcc_cfgr1 & RCC_CFGR1_MCO1SEL_Msk) {
  case RCC_CFGR1_MCO1SEL_HSI:
    mco1clk = hsiclk;
    break;
  case RCC_CFGR1_MCO1SEL_LSE:
    mco1clk = STM32_LSECLK;
    break;
  case RCC_CFGR1_MCO1SEL_HSE:
    mco1clk = hseclk;
    break;
  case RCC_CFGR1_MCO1SEL_PLL1P:
    mco1clk = pll1pclk;
    break;
  case RCC_CFGR1_MCO1SEL_HSI48:
    mco1clk = STM32_HSI48CLK;
    break;
  default:
    mco1clk = 0U;
  }
  n = (ccp->rcc_cfgr1 & RCC_CFGR1_MCO1PRE_Msk) >> RCC_CFGR1_MCO1PRE_Pos;
  if (n == 0U) {
    mco1clk = 0U;
  }
  else {
    mco1clk /= n;
  }

  /* MCO2 clock.*/
  switch (ccp->rcc_cfgr1 & RCC_CFGR1_MCO2SEL_Msk) {
  case RCC_CFGR1_MCO2SEL_SYSCLK:
    mco2clk = sysclk;
    break;
  case RCC_CFGR1_MCO2SEL_PLL2P:
    mco2clk = pll2pclk;
    break;
  case RCC_CFGR1_MCO2SEL_HSE:
    mco2clk = hseclk;
    break;
  case RCC_CFGR1_MCO2SEL_PLL1P:
    mco2clk = pll1pclk;
    break;
  case RCC_CFGR1_MCO2SEL_CSI:
    mco2clk = csiclk;
    break;
  case RCC_CFGR1_MCO2SEL_LSI:
    mco2clk = STM32_LSICLK;
    break;
  default:
    mco2clk = 0U;
  }
  n = (ccp->rcc_cfgr1 & RCC_CFGR1_MCO2PRE_Msk) >> RCC_CFGR1_MCO2PRE_Pos;
  if (n == 0U) {
    mco2clk = 0U;
  }
  else {
    mco2clk /= n;
  }

  /* Flash settings.*/
  flashws = ((ccp->flash_acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
  if (flashws >= STM32_WS_THRESHOLDS) {
    return true;
  }
  if (hclk > slp->flash_thresholds[flashws]) {
    return true;
  }

  /* Writing out results.*/
  clock_points[CLK_HSI]      = hsiclk;
  clock_points[CLK_CSI]      = csiclk;
  clock_points[CLK_HSI48]    = hsi48clk;
  clock_points[CLK_HSE]      = hseclk;
  clock_points[CLK_SYSCLK]   = sysclk;
  clock_points[CLK_PLL1PCLK] = pll1pclk;
  clock_points[CLK_PLL1QCLK] = pll1qclk;
  clock_points[CLK_PLL1RCLK] = pll1rclk;
  clock_points[CLK_PLL2PCLK] = pll2pclk;
  clock_points[CLK_PLL2QCLK] = pll2qclk;
  clock_points[CLK_PLL2RCLK] = pll2rclk;
#if STM32_RCC_HAS_PLL3
  clock_points[CLK_PLL3PCLK] = pll3pclk;
  clock_points[CLK_PLL3QCLK] = pll3qclk;
  clock_points[CLK_PLL3RCLK] = pll3rclk;
#endif
  clock_points[CLK_HCLK]     = hclk;
  clock_points[CLK_PCLK1]    = pclk1;
  clock_points[CLK_PCLK1TIM] = pclk1tim;
  clock_points[CLK_PCLK2]    = pclk2;
  clock_points[CLK_PCLK2TIM] = pclk2tim;
  clock_points[CLK_PCLK3]    = pclk3;
  clock_points[CLK_MCO1]     = mco1clk;
  clock_points[CLK_MCO2]     = mco2clk;

  return false;
}
#endif /* defined(HAL_LLD_USE_CLOCK_MANAGEMENT) */

/*===========================================================================*/
/* Driver interrupt handlers.                                                */
/*===========================================================================*/

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {

  /* DMA subsystems initialization.*/
#if defined(STM32_GPDMA_REQUIRED)
  gpdmaInit();
#endif

  /* NVIC initialization.*/
  nvicInit();

  /* IRQ subsystem initialization.*/
  irqInit();
}

/**
 * @brief   STM32L4xx clocks and PLL initialization.
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {

  /* DWT cycles counter enabled, used for timeouts.*/
  halRegSet32X(&CoreDebug->DEMCR, CoreDebug_DEMCR_TRCENA_Msk, true);
  halRegSet32X(&DWT->CTRL, DWT_CTRL_CYCCNTENA_Msk, true);

#if !STM32_NO_INIT
  /* Reset of all peripherals.
     Note, GPIOs are not reset because initialized before this point in
     board files.*/
  rccResetAHB1(~0);
  rccResetAHB2(~STM32_GPIO_EN_MASK);
#if STM32_SYSTEM_HAS_AHB4
  rccResetAHB4(~0);
#endif
  rccResetAPB1L(~0);
  rccResetAPB1H(~0);
  rccResetAPB2(~0);
  rccResetAPB3(~0);

  /* SBS clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB3(RCC_APB3ENR_SBSEN, true);

  /* RTC APB clock enable.*/
#if (HAL_USE_RTC == TRUE) && defined(RCC_APB3ENR_RTCAPBEN)
  rccEnableAPB3(RCC_APB3ENR_RTCAPBEN, true);
#endif

  /* Static PWR configurations.*/
  hal_lld_set_static_pwr();

  /* Backup domain reset.*/
  bd_reset();

  /* Static clocks setup.*/
  lse_init();
  lsi_init();

  /* Static clocks setup.*/
  hal_lld_set_static_clocks();

  /* Selecting the default clock/power/flash configuration.*/
  halSftFailOnError(hal_lld_clock_configure(&hal_clkcfg_default), "clkinit");

  /* Backup domain initializations.*/
  bd_init();
#endif /* STM32_NO_INIT */
}

#if 0
void stm32_clock_init(void) {

#if !STM32_NO_INIT

  /* Reset of all peripherals.
     Note, GPIOs are not reset because initialized before this point in
     board files.*/
  rccResetAHB1(~0);
  rccResetAHB2(~STM32_GPIO_EN_MASK);
#if STM32_SYSTEM_HAS_AHB4
  rccResetAHB4(~0);
#endif
  rccResetAPB1L(~0);
  rccResetAPB1H(~0);
  rccResetAPB2(~0);
  rccResetAPB3(~0);

  /* SBS clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB3(RCC_APB3ENR_SBSEN, true);

  /* RTC APB clock enable.*/
#if (HAL_USE_RTC == TRUE) && defined(RCC_APB3ENR_RTCAPBEN)
  rccEnableAPB3(RCC_APB3ENR_RTCAPBEN, true);
#endif

  /* Static PWR configurations.*/
  hal_lld_set_static_pwr();

  /* PWR core voltage and thresholds setup.*/
  PWR->VOSCR = STM32_PWR_VOSCR;
  while ((PWR->VOSSR & PWR_VOSSR_ACTVOSRDY) == 0U) {
    /* Wait until regulator is stable.*/
  }
  PWR->VMCR = STM32_PWR_VMCR;

  /* Backup domain reset.*/
  bd_reset();

  /* Clocks setup.*/
  lse_init();
  lsi_init();
  hsi_init();
  hsi48_init();
  hse_init();

  /* Backup domain initializations.*/
  bd_init();

  /* PLLs activation, if required.*/
  pll1_init();
  pll2_init();
  pll3_init();

  /* Static clocks setup.*/
  hal_lld_set_static_clocks();

  /* Set flash WS's for SYSCLK source.*/
  flash_set_acr(STM32_FLASHBITS);

  /* Switching to the configured SYSCLK source if it is different from HSI.*/
#if STM32_SW != RCC_CFGR1_SW_HSI
  RCC->CFGR1 |= STM32_SW;       /* Switches on the selected clock source.   */
//  while(1);
  while ((RCC->CFGR1 & RCC_CFGR1_SWS_Msk) != (STM32_SW << RCC_CFGR1_SWS_Pos)) {
    /* Wait until SYSCLK is stable.*/
  }
#endif

  /* Cache enable.*/
  icache_init();

#endif /* STM32_NO_INIT */
}
#endif

#if defined(HAL_LLD_USE_CLOCK_MANAGEMENT) || defined(__DOXYGEN__)
/**
 * @brief   Switches to a different clock configuration
 *
 * @param[in] ccp       pointer to clock a @p halclkcfg_t structure
 * @return              The clock switch result.
 * @retval false        if the clock switch succeeded
 * @retval true         if the clock switch failed
 *
 * @notapi
 */
bool hal_lld_clock_switch_mode(const halclkcfg_t *ccp) {

  if (hal_lld_clock_check_tree(ccp)) {
    return true;
  }

  if (hal_lld_clock_configure(ccp)) {
    return true;
  }

  /* Updating the CMSIS variable.*/
  SystemCoreClock = hal_lld_get_clock_point(CLK_HCLK);

  return false;
}

/**
 * @brief   Returns the frequency of a clock point in Hz.
 *
 * @param[in] clkpt     clock point to be returned
 * @return              The clock point frequency in Hz or zero if the
 *                      frequency is unknown.
 *
 * @notapi
 */
halfreq_t hal_lld_get_clock_point(halclkpt_t clkpt) {

  osalDbgAssert(clkpt < CLK_ARRAY_SIZE, "invalid clock point");

  return clock_points[clkpt];
}
#endif /* defined(HAL_LLD_USE_CLOCK_MANAGEMENT) */

/** @} */
