$date
	Sun Oct 23 03:54:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#33925
b10011 !
1"
#33926
b10011 &
b10011 %
1$
#33927
0"
#33930
b111010 &
b111010 %
#33934
b11101 &
b11101 %
#33938
b1011000 &
b1011000 %
#33942
b101100 &
b101100 %
#33946
b10110 &
b10110 %
#33950
b1011 &
b1011 %
#33954
b100010 &
b100010 %
#33958
b10001 &
b10001 %
#33962
b110100 &
b110100 %
#33966
b11010 &
b11010 %
#33970
b1101 &
b1101 %
#33974
b101000 &
b101000 %
#33978
b10100 &
b10100 %
#33982
b1010 &
b1010 %
#33986
b101 &
b101 %
#33990
b10000 &
b10000 %
#33994
b1000 &
b1000 %
#33998
b100 &
b100 %
#34002
b10 &
b10 %
#34006
b1 &
1#
b1 %
#34010
b0 &
b0 %
0#
0$
#1047992
b1 !
1"
#1047994
b1 &
b1 %
1$
#1047995
0"
#1047998
1#
#1048002
b0 &
b0 %
0#
0$
#2054218
b1011 &
b1011 %
1$
b1011 !
1"
#2054219
0"
#2054222
b100010 &
b100010 %
#2054226
b10001 &
b10001 %
#2054230
b110100 &
b110100 %
#2054234
b11010 &
b11010 %
#2054238
b1101 &
b1101 %
#2054242
b101000 &
b101000 %
#2054246
b10100 &
b10100 %
#2054250
b1010 &
b1010 %
#2054254
b101 &
b101 %
#2054258
b10000 &
b10000 %
#2054262
b1000 &
b1000 %
#2054266
b100 &
b100 %
#2054270
b10 &
b10 %
#2054274
b1 &
b1 %
1#
#2054278
b0 &
0#
b0 %
0$
#4500012
