// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
 *
 */

/dts-v1/;

#include "rk3588-bearkey-bq3588c1-linux.dtsi"
#include "rk3588-linux.dtsi"
#include "rk3588-bearkey-bq3588c1-dsi1.dtsi"
//#include "rk3588-bearkey-bq3588c1-csi1.dtsi"
//#include "rk3588-bearkey-bq3588c1-csi2.dtsi"
//#include "rk3588-bearkey-bq3588c1-csi3.dtsi"
//#include "rk3588-bearkey-bq3588c1-csi4.dtsi"
#include "rk3588-carrier-board-ov13855-csi1.dtsi"
//#include "rk3588-carrier-board-ov13855-csi2.dtsi"
//#include "rk3588-carrier-board-ov13855-csi3.dtsi"
//#include "rk3588-carrier-board-ov13855-csi4.dtsi"

/ {
	model = "Rockchip RK3588 Bearkey";
	compatible = "rockchip,rk3588-bearkey-bq3588c1", "rockchip,rk3588";

	vcc_4g: vcc-4g-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc_4g_drv>;
		regulator-name = "vcc_4g";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	}; 
};

&leds {
	compatible = "gpio-leds";

	work-red {
		gpios = <&gpio0 RK_PB2 GPIO_ACTIVE_HIGH>;
		label = "work_red";
		default-state = "off";
	};

	work-green {
		gpios = <&gpio4 RK_PA0 GPIO_ACTIVE_HIGH>;
		label = "work_green";
		default-state = "off";
	};
};

&sdmmc {
	status = "okay";
};

&hdmi0 {
        enable-gpios = <&gpio4 RK_PB1 GPIO_ACTIVE_HIGH>;
        status = "okay";
};

&hdmi0_in_vp0 {
        status = "okay";
};

&hdmi0_sound {
        status = "okay";
};

&hdptxphy_hdmi0 {
        status = "okay";
};

&route_hdmi0 {
	status = "okay";
};

/* Should work with at least 128MB cma reserved above. */
&hdmirx_ctrler {
	status = "okay";

	/* Effective level used to trigger HPD: 0-low, 1-high */
	hpd-trigger-level = <1>;
	hdmirx-det-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
};

&i2s5_8ch {
	status = "okay";
};

&sata0 {
	status = "okay";
};

&combphy0_ps {
	status = "okay";
};

&can1 {
	status = "okay";
	pinctrl-0 = <&can1m1_pins>;
};

&uart0 {
	status = "okay";
	pinctrl-0 = <&uart0m0_xfer &uart0_rtsn>;
};

&pinctrl {
	4g {
		vcc_4g_drv: vcc-4g-drv {
			rockchip,pins =
				<1 RK_PB4 RK_FUNC_GPIO &pcfg_output_low>,//LTE_PWRON
				<0 RK_PA0 RK_FUNC_GPIO &pcfg_output_high>, //4G_ENABLE
				<1 RK_PB5 RK_FUNC_GPIO &pcfg_output_low>,//4G_RESET
				<1 RK_PA6 RK_FUNC_GPIO &pcfg_output_high>;//4G_Flight_mode
		};

	};

};

