INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/Risingedge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RisingEdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/project_5/project_5.srcs/sources_1/new/alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/project_5/project_5.srcs/sources_1/new/alarm_hour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_hour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/project_5/project_5.srcs/sources_1/new/alram_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_min
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/project_5/project_5.srcs/sim_1/new/alarmtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_tb
