<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="waveform_from_pipe_bram.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="block_ram_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="block_ram_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="block_ram_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="block_ram_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="block_ram_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="block_ram_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="block_ram_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="block_ram_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="block_ram_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="block_ram_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="block_ram_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="block_ram_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="block_ram_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="block_ram_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="block_ram_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="block_ram_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="block_ram_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="block_ram_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="block_ram_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="block_ram_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="block_ram_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="block_ram_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="block_ram_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="block_ram_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="block_ram_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="block_ram_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="block_ram_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="block_ram_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="block_ram_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="block_ram_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="block_ram_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="block_ram_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="block_ram_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="block_ram_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="block_ram_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="block_ram_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="block_ram_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="block_ram_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_waveform_from_pipe_bram_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_waveform_from_pipe_bram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_waveform_from_pipe_bram_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="waveform_from_pipe_bram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="waveform_from_pipe_bram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="waveform_from_pipe_bram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="waveform_from_pipe_bram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="waveform_from_pipe_bram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="waveform_from_pipe_bram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="waveform_from_pipe_bram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="waveform_from_pipe_bram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="waveform_from_pipe_bram_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="waveform_from_pipe_bram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1333497003" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1333497003">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1333498530" xil_pn:in_ck="8634287967757509965" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1333498530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_waveform_from_pipe_bram.v"/>
      <outfile xil_pn:name="waveform_from_pipe_bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1333497003" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="339331644531602644" xil_pn:start_ts="1333497003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333497003" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5985778307253390190" xil_pn:start_ts="1333497003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333497003" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5282340054696396558" xil_pn:start_ts="1333497003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1333498530" xil_pn:in_ck="8634287967757509965" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1333498530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_waveform_from_pipe_bram.v"/>
      <outfile xil_pn:name="waveform_from_pipe_bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1333498534" xil_pn:in_ck="8634287967757509965" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3551561381697220601" xil_pn:start_ts="1333498530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_waveform_from_pipe_bram_beh.prj"/>
      <outfile xil_pn:name="tb_waveform_from_pipe_bram_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1333498535" xil_pn:in_ck="2289615651155715244" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6692938618004332054" xil_pn:start_ts="1333498534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_waveform_from_pipe_bram_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1333496521" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1333496521">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1333499220" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-12825093886192418" xil_pn:start_ts="1333499220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333499220" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1465150847296714906" xil_pn:start_ts="1333499220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333499220" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1333499220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333499220" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4672043045935206304" xil_pn:start_ts="1333499220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333499220" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1333499220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333499220" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7757389983200213404" xil_pn:start_ts="1333499220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333500986" xil_pn:in_ck="-4314883252091756023" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5732710305989950441" xil_pn:start_ts="1333500975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="block_ram_test.lso"/>
      <outfile xil_pn:name="block_ram_test.ngc"/>
      <outfile xil_pn:name="block_ram_test.ngr"/>
      <outfile xil_pn:name="block_ram_test.prj"/>
      <outfile xil_pn:name="block_ram_test.stx"/>
      <outfile xil_pn:name="block_ram_test.syr"/>
      <outfile xil_pn:name="block_ram_test.xst"/>
      <outfile xil_pn:name="block_ram_test_xst.xrpt"/>
      <outfile xil_pn:name="waveform_from_pipe_bram.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1333499388" xil_pn:in_ck="-80594156287294619" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8810405936602463989" xil_pn:start_ts="1333499388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1333500992" xil_pn:in_ck="5395041642313770551" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1370784443403932741" xil_pn:start_ts="1333500986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="block_ram_test.bld"/>
      <outfile xil_pn:name="block_ram_test.ngd"/>
      <outfile xil_pn:name="block_ram_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1333501046" xil_pn:in_ck="-2450710833638990603" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-1012449745606653236" xil_pn:start_ts="1333500992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="block_ram_test.pcf"/>
      <outfile xil_pn:name="block_ram_test_map.map"/>
      <outfile xil_pn:name="block_ram_test_map.mrp"/>
      <outfile xil_pn:name="block_ram_test_map.ncd"/>
      <outfile xil_pn:name="block_ram_test_map.ngm"/>
      <outfile xil_pn:name="block_ram_test_map.xrpt"/>
      <outfile xil_pn:name="block_ram_test_summary.xml"/>
      <outfile xil_pn:name="block_ram_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1333501104" xil_pn:in_ck="-4873551316573079218" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1333501046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="block_ram_test.ncd"/>
      <outfile xil_pn:name="block_ram_test.pad"/>
      <outfile xil_pn:name="block_ram_test.par"/>
      <outfile xil_pn:name="block_ram_test.ptwx"/>
      <outfile xil_pn:name="block_ram_test.unroutes"/>
      <outfile xil_pn:name="block_ram_test.xpi"/>
      <outfile xil_pn:name="block_ram_test_pad.csv"/>
      <outfile xil_pn:name="block_ram_test_pad.txt"/>
      <outfile xil_pn:name="block_ram_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1333501132" xil_pn:in_ck="-658220069583076084" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1333501104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="block_ram_test.bgn"/>
      <outfile xil_pn:name="block_ram_test.bit"/>
      <outfile xil_pn:name="block_ram_test.drc"/>
      <outfile xil_pn:name="block_ram_test.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1333501104" xil_pn:in_ck="6990146844987694961" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1333501089">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="block_ram_test.twr"/>
      <outfile xil_pn:name="block_ram_test.twx"/>
    </transform>
  </transforms>

</generated_project>
