Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: soc_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "soc_toplevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "soc_toplevel"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : soc_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_dff_lr>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ipdu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ipdu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_mu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_mu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_lu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_lu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_eu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_au.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_au>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_sdpram_sclk.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_sdpram_sclk>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_pipebuf.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_pipebuf>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_r.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_dff_r>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_regfile.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_regfile>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_psr.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_psr>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ifu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ifu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ieu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_idu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_idu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_sclk.v" into library work
Parsing module <ncpu32k_cell_tdpram_sclk>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_bpu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_bpu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_fifo_asclk.v" into library work
Parsing module <sco_fifo_asclk>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\fpga\xilinx-spartan6\ncpu32k-spartan6\ipcore_dir\ramblk_bootrom.v" into library work
Parsing module <ramblk_bootrom>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_tsc.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_tsc>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_i_mmu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_cache.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_i_cache>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_irqc.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_irqc>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_d_mmu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_cache.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_d_cache>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_core>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" into library work
Parsing module <ncpu32k_cell_tdpram_aclkd_sclk>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" Line 63: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" Line 78: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_pb_uart.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 42.
Parsing module <soc_pb_uart>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_pb_spi_master.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 21.
Parsing module <soc_pb_spi_master>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 17.
Parsing module <pb_fb_router>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 61: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 75: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 89: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 100: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 113: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" into library work
Parsing module <pb_fb_L2_cache>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 169: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 173: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 172: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 231: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_DRAM_ctrl\pb_fb_DRAM_ctrl.v" into library work
Parsing module <pb_fb_DRAM_ctrl>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_bootrom\pb_fb_bootrom.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 17.
Parsing module <pb_fb_bootrom>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_arbiter\pb_fb_arbiter.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <pb_fb_arbiter>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 21.
Parsing module <soc_toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <soc_toplevel>.

Elaborating module <pb_fb_DRAM_ctrl(SDR_COL_BITS=9,SDR_ROW_BITS=13,SDR_BA_BITS=2,SDR_DATA_BITS=16,SDR_ADDR_BITS=13,N_BW=1,tRP=3,tMRD=2,tRCD=3,tRC=9,tREF=64,pREF=9,nCAS_Latency=3)>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel.v" Line 198: Assignment to sdr_cmd_bst_we_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel.v" Line 199: Assignment to sdr_cmd_bst_rd_ack ignored, since the identifier is never used

Elaborating module <pb_fb_L2_cache(ENABLE_BYPASS=0)>.

Elaborating module <ncpu32k_cell_tdpram_aclkd_sclk(AW=13,DW=32)>.

Elaborating module <pb_fb_arbiter>.

Elaborating module <ncpu32k_cell_dff_lr(DW=1)>.

Elaborating module <pb_fb_router(NBUS=4)>.

Elaborating module <pb_fb_bootrom(SIZE_BYTES=2048,MEMH_FILE="bootstrap.mem",ENABLE_BYPASS=0)>.

Elaborating module <ramblk_bootrom>.
WARNING:HDLCompiler:1499 - "E:\_processor_cores\nano-cpu32k\sopc\fpga\xilinx-spartan6\ncpu32k-spartan6\ipcore_dir\ramblk_bootrom.v" Line 39: Empty module <ramblk_bootrom> remains a black box.
WARNING:HDLCompiler:189 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_bootrom\pb_fb_bootrom.v" Line 69: Size mismatch in connection of port <addra>. Formal port size is 9-bit while actual signal size is 10-bit.

Elaborating module <soc_pb_spi_master>.

Elaborating module <soc_pb_uart>.

Elaborating module <sco_fifo_asclk(DW=8,AW=4)>.

Elaborating module <ncpu32k(CPU_RESET_VECTOR=32'b10000000000000000000000000000000)>.

Elaborating module <ncpu32k_i_mmu(CPU_RESET_VECTOR=32'b10000000000000000000000000000000)>.

Elaborating module <ncpu32k_cell_pipebuf(DW=32,ENABLE_BYPASS=1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32,RST_VECTOR=32'b01111111111111111111111111111100)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32,RST_VECTOR=32'b10000000000000000000000000000000)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=13)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=19)>.

Elaborating module <ncpu32k_cell_tdpram_sclk(AW=7,DW=32,ENABLE_BYPASS_B2A=1)>.
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" Line 96: Input port din[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" Line 187: Input port din_a[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" Line 212: Input port din_a[31] is not connected on this instance

Elaborating module <ncpu32k_d_mmu>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32'sb0100)>.
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" Line 80: Input port din[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" Line 154: Input port din_a[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" Line 179: Input port din_a[31] is not connected on this instance

Elaborating module <ncpu32k_i_cache>.

Elaborating module <ncpu32k_d_cache>.

Elaborating module <ncpu32k_irqc>.

Elaborating module <ncpu32k_cell_dff_r(DW=32)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32,RST_VECTOR=32'b11111111111111111111111111111111)>.

Elaborating module <ncpu32k_cell_dff_r(DW=1)>.

Elaborating module <ncpu32k_tsc>.

Elaborating module <ncpu32k_core>.

Elaborating module <ncpu32k_regfile>.

Elaborating module <ncpu32k_cell_sdpram_sclk(AW=5,DW=32,ENABLE_BYPASS=1)>.

Elaborating module <ncpu32k_psr>.

Elaborating module <ncpu32k_cell_dff_lr(DW=1,RST_VECTOR=1'b1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=10)>.

Elaborating module <ncpu32k_ifu>.

Elaborating module <ncpu32k_ipdu>.

Elaborating module <ncpu32k_cell_dff_lr(DW=3)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=30)>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" Line 263: Assignment to bpu_jmprel ignored, since the identifier is never used

Elaborating module <ncpu32k_bpu>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" Line 287: Assignment to bpu_jmprel ignored, since the identifier is never used

Elaborating module <ncpu32k_idu>.

Elaborating module <ncpu32k_cell_pipebuf(DW=1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=6)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=9)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=2)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=5)>.
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_idu.v" Line 282: Input port din[0] is not connected on this instance

Elaborating module <ncpu32k_ieu>.

Elaborating module <ncpu32k_ie_au>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" Line 161: Assignment to au_mul ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" Line 162: Assignment to au_div ignored, since the identifier is never used

Elaborating module <ncpu32k_ie_lu>.

Elaborating module <ncpu32k_ie_mu>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" Line 200: Assignment to wb_mu_in_valid ignored, since the identifier is never used

Elaborating module <ncpu32k_ie_eu>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v" Line 205: Assignment to epsr_res ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v" Line 214: Assignment to wmsr_psr_res ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v" Line 227: Net <msr_psr_icae> does not have a driver.
WARNING:HDLCompiler:634 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v" Line 255: Net <msr_psr_dcae> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <soc_toplevel>.
    Related source file is "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel.v".
        SDR_ADDR_BITS = 13
        SDR_BA_BITS = 2
        SDR_DQ_BITS = 16
        SDR_DM_BITS = 2
        SDR_COL_BITS = 9
        SDR_ROW_BITS = 13
        SDR_DATA_BITS = 16
        SDR_tRP = 3
        SDR_tMRD = 2
        SDR_tRCD = 3
        SDR_tRC = 9
        SDR_tREF = 64
        SDR_pREF = 9
        SDR_nCAS_Latency = 3
        BOOTM_SIZE_BYTES = 2048
        BOOTM_MEMH_FILE = "bootstrap.mem"
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel.v" line 190: Output port <sdr_cmd_bst_we_ack> of the instance <fb_DRAM_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel.v" line 190: Output port <sdr_cmd_bst_rd_ack> of the instance <fb_DRAM_ctrl> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <sdr_rst_r>.
    Found 2-bit register for signal <uart_rst_r>.
    Found 2-bit register for signal <rst_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <soc_toplevel> synthesized.

Synthesizing Unit <pb_fb_DRAM_ctrl>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_DRAM_ctrl\pb_fb_DRAM_ctrl.v".
        SDR_COL_BITS = 9
        SDR_ROW_BITS = 13
        SDR_BA_BITS = 2
        SDR_DATA_BITS = 16
        SDR_ADDR_BITS = 13
        N_BW = 1
        tRP = 3
        tMRD = 2
        tRCD = 3
        tRC = 9
        tREF = 64
        pREF = 9
        nCAS_Latency = 3
        BRUST_RD_LENGTH = 7'b0100000
        BRUST_WE_LENGTH = 7'b0100000
    Found 4x13-bit single-port RAM <Mram_line_prech_r> for signal <line_prech_r>.
    Found 1-bit register for signal <rf_pending_r>.
    Found 2-bit register for signal <DRAM_DQM>.
    Found 4-bit register for signal <DRAM_CS_WE_RAS_CAS_L>.
    Found 16-bit register for signal <rf_cnt_r>.
    Found 3-bit register for signal <status_r>.
    Found 3-bit register for signal <dout_vld_r>.
    Found 1-bit register for signal <bank_act_r<3>>.
    Found 1-bit register for signal <bank_act_r<2>>.
    Found 1-bit register for signal <bank_act_r<1>>.
    Found 1-bit register for signal <bank_act_r<0>>.
    Found 1-bit register for signal <sdr_r_vld>.
    Found 1-bit register for signal <sdr_w_rdy>.
    Found 1-bit register for signal <sdr_cmd_bst_we_ack>.
    Found 1-bit register for signal <sdr_cmd_bst_rd_ack>.
    Found 16-bit register for signal <din_r>.
    Found 16-bit register for signal <sdr_dout>.
    Found 7-bit register for signal <status_delay_r>.
    Found 3-bit register for signal <status_ret_r>.
    Found 2-bit register for signal <DRAM_BA>.
    Found 1-bit register for signal <DRAM_ADDR<12>>.
    Found 1-bit register for signal <DRAM_ADDR<11>>.
    Found 1-bit register for signal <DRAM_ADDR<10>>.
    Found 1-bit register for signal <DRAM_ADDR<9>>.
    Found 1-bit register for signal <DRAM_ADDR<8>>.
    Found 1-bit register for signal <DRAM_ADDR<7>>.
    Found 1-bit register for signal <DRAM_ADDR<6>>.
    Found 1-bit register for signal <DRAM_ADDR<5>>.
    Found 1-bit register for signal <DRAM_ADDR<4>>.
    Found 1-bit register for signal <DRAM_ADDR<3>>.
    Found 1-bit register for signal <DRAM_ADDR<2>>.
    Found 1-bit register for signal <DRAM_ADDR<1>>.
    Found 1-bit register for signal <DRAM_ADDR<0>>.
    Found 8-bit register for signal <col_adr_r>.
    Found 2-bit register for signal <bank_adr_r>.
    Found 13-bit register for signal <line_adr_r>.
    Found 7-bit subtractor for signal <status_delay_r[6]_GND_2_o_sub_8_OUT> created at line 121.
    Found 16-bit adder for signal <rf_cnt_r[15]_GND_2_o_add_6_OUT> created at line 120.
    Found 1-bit 4-to-1 multiplexer for signal <bank_adr_r[1]_bank_act_r[3]_Mux_29_o> created at line 212.
    Found 1-bit tristate buffer for signal <DRAM_DATA<15>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<14>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<13>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<12>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<11>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<10>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<9>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<8>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<7>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<6>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<5>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<4>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<3>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<2>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<1>> created at line 77
    Found 1-bit tristate buffer for signal <DRAM_DATA<0>> created at line 77
    Found 1-bit comparator equal for signal <n0052> created at line 200
    Found 13-bit comparator equal for signal <bank_adr_r[1]_line_adr_r[12]_equal_32_o> created at line 215
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  50 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pb_fb_DRAM_ctrl> synthesized.

Synthesizing Unit <pb_fb_L2_cache>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v".
        P_WAYS = 2
        P_SETS = 6
        P_LINE = 6
        L2_CH_AW = 25
        L2_CH_DW = 32
        ENABLE_BYPASS = 0
        CLEAR_ON_INIT = 1
    Found 64x13-bit single-port RAM <Mram_cache_addr_0> for signal <cache_addr_0>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_3> for signal <cache_lru_3>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_2> for signal <cache_lru_2>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_1> for signal <cache_lru_1>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_0> for signal <cache_lru_0>.
    Found 64x13-bit single-port RAM <Mram_cache_addr_1> for signal <cache_addr_1>.
    Found 64x13-bit single-port RAM <Mram_cache_addr_2> for signal <cache_addr_2>.
    Found 64x13-bit single-port RAM <Mram_cache_addr_3> for signal <cache_addr_3>.
WARNING:Xst:3012 - Available block RAM resources offer a maximum of two write ports. You are apparently describing a RAM with 4 separate write ports for signal <cache_dirty>. The RAM will be expanded on registers.
    Found 2-bit register for signal <sdr_rd_r>.
    Found 2-bit register for signal <sdr_we_r>.
    Found 1-bit register for signal <sdr_cmd_bst_rd_req>.
    Found 1-bit register for signal <sdr_cmd_bst_we_req>.
    Found 1-bit register for signal <pending_r>.
    Found 25-bit register for signal <addr_r>.
    Found 32-bit register for signal <din_r>.
    Found 4-bit register for signal <size_msk_r>.
    Found 1-bit register for signal <mreq_r>.
    Found 5-bit register for signal <line_adr_cnt>.
    Found 16-bit register for signal <sdr_din>.
    Found 1-bit register for signal <line_adr_cnt_msb>.
    Found 1-bit register for signal <fls_req>.
    Found 19-bit register for signal <nl_baddr_r>.
    Found 3-bit register for signal <status_r>.
    Found 1-bit register for signal <nl_rd_r>.
    Found 9-bit register for signal <fls_cnt>.
    Found 1-bit register for signal <nl_we_r>.
    Found 1-bit register for signal <l2_ch_valid_r>.
    Found 23-bit register for signal <sdr_cmd_addr_r>.
    Found 1-bit register for signal <cache_v_ff_0>.
    Found 1-bit register for signal <cache_v_ff_1>.
    Found 1-bit register for signal <cache_v_ff_2>.
    Found 1-bit register for signal <cache_v_ff_3>.
    Found 1-bit register for signal <cache_v_ff_4>.
    Found 1-bit register for signal <cache_v_ff_5>.
    Found 1-bit register for signal <cache_v_ff_6>.
    Found 1-bit register for signal <cache_v_ff_7>.
    Found 1-bit register for signal <cache_v_ff_8>.
    Found 1-bit register for signal <cache_v_ff_9>.
    Found 1-bit register for signal <cache_v_ff_10>.
    Found 1-bit register for signal <cache_v_ff_11>.
    Found 1-bit register for signal <cache_v_ff_12>.
    Found 1-bit register for signal <cache_v_ff_13>.
    Found 1-bit register for signal <cache_v_ff_14>.
    Found 1-bit register for signal <cache_v_ff_15>.
    Found 1-bit register for signal <cache_v_ff_16>.
    Found 1-bit register for signal <cache_v_ff_17>.
    Found 1-bit register for signal <cache_v_ff_18>.
    Found 1-bit register for signal <cache_v_ff_19>.
    Found 1-bit register for signal <cache_v_ff_20>.
    Found 1-bit register for signal <cache_v_ff_21>.
    Found 1-bit register for signal <cache_v_ff_22>.
    Found 1-bit register for signal <cache_v_ff_23>.
    Found 1-bit register for signal <cache_v_ff_24>.
    Found 1-bit register for signal <cache_v_ff_25>.
    Found 1-bit register for signal <cache_v_ff_26>.
    Found 1-bit register for signal <cache_v_ff_27>.
    Found 1-bit register for signal <cache_v_ff_28>.
    Found 1-bit register for signal <cache_v_ff_29>.
    Found 1-bit register for signal <cache_v_ff_30>.
    Found 1-bit register for signal <cache_v_ff_31>.
    Found 1-bit register for signal <cache_v_ff_32>.
    Found 1-bit register for signal <cache_v_ff_33>.
    Found 1-bit register for signal <cache_v_ff_34>.
    Found 1-bit register for signal <cache_v_ff_35>.
    Found 1-bit register for signal <cache_v_ff_36>.
    Found 1-bit register for signal <cache_v_ff_37>.
    Found 1-bit register for signal <cache_v_ff_38>.
    Found 1-bit register for signal <cache_v_ff_39>.
    Found 1-bit register for signal <cache_v_ff_40>.
    Found 1-bit register for signal <cache_v_ff_41>.
    Found 1-bit register for signal <cache_v_ff_42>.
    Found 1-bit register for signal <cache_v_ff_43>.
    Found 1-bit register for signal <cache_v_ff_44>.
    Found 1-bit register for signal <cache_v_ff_45>.
    Found 1-bit register for signal <cache_v_ff_46>.
    Found 1-bit register for signal <cache_v_ff_47>.
    Found 1-bit register for signal <cache_v_ff_48>.
    Found 1-bit register for signal <cache_v_ff_49>.
    Found 1-bit register for signal <cache_v_ff_50>.
    Found 1-bit register for signal <cache_v_ff_51>.
    Found 1-bit register for signal <cache_v_ff_52>.
    Found 1-bit register for signal <cache_v_ff_53>.
    Found 1-bit register for signal <cache_v_ff_54>.
    Found 1-bit register for signal <cache_v_ff_55>.
    Found 1-bit register for signal <cache_v_ff_56>.
    Found 1-bit register for signal <cache_v_ff_57>.
    Found 1-bit register for signal <cache_v_ff_58>.
    Found 1-bit register for signal <cache_v_ff_59>.
    Found 1-bit register for signal <cache_v_ff_60>.
    Found 1-bit register for signal <cache_v_ff_61>.
    Found 1-bit register for signal <cache_v_ff_62>.
    Found 1-bit register for signal <cache_v_ff_63>.
    Found 1-bit register for signal <cache_v_ff_64>.
    Found 1-bit register for signal <cache_v_ff_65>.
    Found 1-bit register for signal <cache_v_ff_66>.
    Found 1-bit register for signal <cache_v_ff_67>.
    Found 1-bit register for signal <cache_v_ff_68>.
    Found 1-bit register for signal <cache_v_ff_69>.
    Found 1-bit register for signal <cache_v_ff_70>.
    Found 1-bit register for signal <cache_v_ff_71>.
    Found 1-bit register for signal <cache_v_ff_72>.
    Found 1-bit register for signal <cache_v_ff_73>.
    Found 1-bit register for signal <cache_v_ff_74>.
    Found 1-bit register for signal <cache_v_ff_75>.
    Found 1-bit register for signal <cache_v_ff_76>.
    Found 1-bit register for signal <cache_v_ff_77>.
    Found 1-bit register for signal <cache_v_ff_78>.
    Found 1-bit register for signal <cache_v_ff_79>.
    Found 1-bit register for signal <cache_v_ff_80>.
    Found 1-bit register for signal <cache_v_ff_81>.
    Found 1-bit register for signal <cache_v_ff_82>.
    Found 1-bit register for signal <cache_v_ff_83>.
    Found 1-bit register for signal <cache_v_ff_84>.
    Found 1-bit register for signal <cache_v_ff_85>.
    Found 1-bit register for signal <cache_v_ff_86>.
    Found 1-bit register for signal <cache_v_ff_87>.
    Found 1-bit register for signal <cache_v_ff_88>.
    Found 1-bit register for signal <cache_v_ff_89>.
    Found 1-bit register for signal <cache_v_ff_90>.
    Found 1-bit register for signal <cache_v_ff_91>.
    Found 1-bit register for signal <cache_v_ff_92>.
    Found 1-bit register for signal <cache_v_ff_93>.
    Found 1-bit register for signal <cache_v_ff_94>.
    Found 1-bit register for signal <cache_v_ff_95>.
    Found 1-bit register for signal <cache_v_ff_96>.
    Found 1-bit register for signal <cache_v_ff_97>.
    Found 1-bit register for signal <cache_v_ff_98>.
    Found 1-bit register for signal <cache_v_ff_99>.
    Found 1-bit register for signal <cache_v_ff_100>.
    Found 1-bit register for signal <cache_v_ff_101>.
    Found 1-bit register for signal <cache_v_ff_102>.
    Found 1-bit register for signal <cache_v_ff_103>.
    Found 1-bit register for signal <cache_v_ff_104>.
    Found 1-bit register for signal <cache_v_ff_105>.
    Found 1-bit register for signal <cache_v_ff_106>.
    Found 1-bit register for signal <cache_v_ff_107>.
    Found 1-bit register for signal <cache_v_ff_108>.
    Found 1-bit register for signal <cache_v_ff_109>.
    Found 1-bit register for signal <cache_v_ff_110>.
    Found 1-bit register for signal <cache_v_ff_111>.
    Found 1-bit register for signal <cache_v_ff_112>.
    Found 1-bit register for signal <cache_v_ff_113>.
    Found 1-bit register for signal <cache_v_ff_114>.
    Found 1-bit register for signal <cache_v_ff_115>.
    Found 1-bit register for signal <cache_v_ff_116>.
    Found 1-bit register for signal <cache_v_ff_117>.
    Found 1-bit register for signal <cache_v_ff_118>.
    Found 1-bit register for signal <cache_v_ff_119>.
    Found 1-bit register for signal <cache_v_ff_120>.
    Found 1-bit register for signal <cache_v_ff_121>.
    Found 1-bit register for signal <cache_v_ff_122>.
    Found 1-bit register for signal <cache_v_ff_123>.
    Found 1-bit register for signal <cache_v_ff_124>.
    Found 1-bit register for signal <cache_v_ff_125>.
    Found 1-bit register for signal <cache_v_ff_126>.
    Found 1-bit register for signal <cache_v_ff_127>.
    Found 1-bit register for signal <cache_v_ff_128>.
    Found 1-bit register for signal <cache_v_ff_129>.
    Found 1-bit register for signal <cache_v_ff_130>.
    Found 1-bit register for signal <cache_v_ff_131>.
    Found 1-bit register for signal <cache_v_ff_132>.
    Found 1-bit register for signal <cache_v_ff_133>.
    Found 1-bit register for signal <cache_v_ff_134>.
    Found 1-bit register for signal <cache_v_ff_135>.
    Found 1-bit register for signal <cache_v_ff_136>.
    Found 1-bit register for signal <cache_v_ff_137>.
    Found 1-bit register for signal <cache_v_ff_138>.
    Found 1-bit register for signal <cache_v_ff_139>.
    Found 1-bit register for signal <cache_v_ff_140>.
    Found 1-bit register for signal <cache_v_ff_141>.
    Found 1-bit register for signal <cache_v_ff_142>.
    Found 1-bit register for signal <cache_v_ff_143>.
    Found 1-bit register for signal <cache_v_ff_144>.
    Found 1-bit register for signal <cache_v_ff_145>.
    Found 1-bit register for signal <cache_v_ff_146>.
    Found 1-bit register for signal <cache_v_ff_147>.
    Found 1-bit register for signal <cache_v_ff_148>.
    Found 1-bit register for signal <cache_v_ff_149>.
    Found 1-bit register for signal <cache_v_ff_150>.
    Found 1-bit register for signal <cache_v_ff_151>.
    Found 1-bit register for signal <cache_v_ff_152>.
    Found 1-bit register for signal <cache_v_ff_153>.
    Found 1-bit register for signal <cache_v_ff_154>.
    Found 1-bit register for signal <cache_v_ff_155>.
    Found 1-bit register for signal <cache_v_ff_156>.
    Found 1-bit register for signal <cache_v_ff_157>.
    Found 1-bit register for signal <cache_v_ff_158>.
    Found 1-bit register for signal <cache_v_ff_159>.
    Found 1-bit register for signal <cache_v_ff_160>.
    Found 1-bit register for signal <cache_v_ff_161>.
    Found 1-bit register for signal <cache_v_ff_162>.
    Found 1-bit register for signal <cache_v_ff_163>.
    Found 1-bit register for signal <cache_v_ff_164>.
    Found 1-bit register for signal <cache_v_ff_165>.
    Found 1-bit register for signal <cache_v_ff_166>.
    Found 1-bit register for signal <cache_v_ff_167>.
    Found 1-bit register for signal <cache_v_ff_168>.
    Found 1-bit register for signal <cache_v_ff_169>.
    Found 1-bit register for signal <cache_v_ff_170>.
    Found 1-bit register for signal <cache_v_ff_171>.
    Found 1-bit register for signal <cache_v_ff_172>.
    Found 1-bit register for signal <cache_v_ff_173>.
    Found 1-bit register for signal <cache_v_ff_174>.
    Found 1-bit register for signal <cache_v_ff_175>.
    Found 1-bit register for signal <cache_v_ff_176>.
    Found 1-bit register for signal <cache_v_ff_177>.
    Found 1-bit register for signal <cache_v_ff_178>.
    Found 1-bit register for signal <cache_v_ff_179>.
    Found 1-bit register for signal <cache_v_ff_180>.
    Found 1-bit register for signal <cache_v_ff_181>.
    Found 1-bit register for signal <cache_v_ff_182>.
    Found 1-bit register for signal <cache_v_ff_183>.
    Found 1-bit register for signal <cache_v_ff_184>.
    Found 1-bit register for signal <cache_v_ff_185>.
    Found 1-bit register for signal <cache_v_ff_186>.
    Found 1-bit register for signal <cache_v_ff_187>.
    Found 1-bit register for signal <cache_v_ff_188>.
    Found 1-bit register for signal <cache_v_ff_189>.
    Found 1-bit register for signal <cache_v_ff_190>.
    Found 1-bit register for signal <cache_v_ff_191>.
    Found 1-bit register for signal <cache_v_ff_192>.
    Found 1-bit register for signal <cache_v_ff_193>.
    Found 1-bit register for signal <cache_v_ff_194>.
    Found 1-bit register for signal <cache_v_ff_195>.
    Found 1-bit register for signal <cache_v_ff_196>.
    Found 1-bit register for signal <cache_v_ff_197>.
    Found 1-bit register for signal <cache_v_ff_198>.
    Found 1-bit register for signal <cache_v_ff_199>.
    Found 1-bit register for signal <cache_v_ff_200>.
    Found 1-bit register for signal <cache_v_ff_201>.
    Found 1-bit register for signal <cache_v_ff_202>.
    Found 1-bit register for signal <cache_v_ff_203>.
    Found 1-bit register for signal <cache_v_ff_204>.
    Found 1-bit register for signal <cache_v_ff_205>.
    Found 1-bit register for signal <cache_v_ff_206>.
    Found 1-bit register for signal <cache_v_ff_207>.
    Found 1-bit register for signal <cache_v_ff_208>.
    Found 1-bit register for signal <cache_v_ff_209>.
    Found 1-bit register for signal <cache_v_ff_210>.
    Found 1-bit register for signal <cache_v_ff_211>.
    Found 1-bit register for signal <cache_v_ff_212>.
    Found 1-bit register for signal <cache_v_ff_213>.
    Found 1-bit register for signal <cache_v_ff_214>.
    Found 1-bit register for signal <cache_v_ff_215>.
    Found 1-bit register for signal <cache_v_ff_216>.
    Found 1-bit register for signal <cache_v_ff_217>.
    Found 1-bit register for signal <cache_v_ff_218>.
    Found 1-bit register for signal <cache_v_ff_219>.
    Found 1-bit register for signal <cache_v_ff_220>.
    Found 1-bit register for signal <cache_v_ff_221>.
    Found 1-bit register for signal <cache_v_ff_222>.
    Found 1-bit register for signal <cache_v_ff_223>.
    Found 1-bit register for signal <cache_v_ff_224>.
    Found 1-bit register for signal <cache_v_ff_225>.
    Found 1-bit register for signal <cache_v_ff_226>.
    Found 1-bit register for signal <cache_v_ff_227>.
    Found 1-bit register for signal <cache_v_ff_228>.
    Found 1-bit register for signal <cache_v_ff_229>.
    Found 1-bit register for signal <cache_v_ff_230>.
    Found 1-bit register for signal <cache_v_ff_231>.
    Found 1-bit register for signal <cache_v_ff_232>.
    Found 1-bit register for signal <cache_v_ff_233>.
    Found 1-bit register for signal <cache_v_ff_234>.
    Found 1-bit register for signal <cache_v_ff_235>.
    Found 1-bit register for signal <cache_v_ff_236>.
    Found 1-bit register for signal <cache_v_ff_237>.
    Found 1-bit register for signal <cache_v_ff_238>.
    Found 1-bit register for signal <cache_v_ff_239>.
    Found 1-bit register for signal <cache_v_ff_240>.
    Found 1-bit register for signal <cache_v_ff_241>.
    Found 1-bit register for signal <cache_v_ff_242>.
    Found 1-bit register for signal <cache_v_ff_243>.
    Found 1-bit register for signal <cache_v_ff_244>.
    Found 1-bit register for signal <cache_v_ff_245>.
    Found 1-bit register for signal <cache_v_ff_246>.
    Found 1-bit register for signal <cache_v_ff_247>.
    Found 1-bit register for signal <cache_v_ff_248>.
    Found 1-bit register for signal <cache_v_ff_249>.
    Found 1-bit register for signal <cache_v_ff_250>.
    Found 1-bit register for signal <cache_v_ff_251>.
    Found 1-bit register for signal <cache_v_ff_252>.
    Found 1-bit register for signal <cache_v_ff_253>.
    Found 1-bit register for signal <cache_v_ff_254>.
    Found 1-bit register for signal <cache_v_ff_255>.
    Found 1-bit register for signal <cache_dirty_ff_0>.
    Found 1-bit register for signal <cache_dirty_ff_1>.
    Found 1-bit register for signal <cache_dirty_ff_2>.
    Found 1-bit register for signal <cache_dirty_ff_3>.
    Found 1-bit register for signal <cache_dirty_ff_4>.
    Found 1-bit register for signal <cache_dirty_ff_5>.
    Found 1-bit register for signal <cache_dirty_ff_6>.
    Found 1-bit register for signal <cache_dirty_ff_7>.
    Found 1-bit register for signal <cache_dirty_ff_8>.
    Found 1-bit register for signal <cache_dirty_ff_9>.
    Found 1-bit register for signal <cache_dirty_ff_10>.
    Found 1-bit register for signal <cache_dirty_ff_11>.
    Found 1-bit register for signal <cache_dirty_ff_12>.
    Found 1-bit register for signal <cache_dirty_ff_13>.
    Found 1-bit register for signal <cache_dirty_ff_14>.
    Found 1-bit register for signal <cache_dirty_ff_15>.
    Found 1-bit register for signal <cache_dirty_ff_16>.
    Found 1-bit register for signal <cache_dirty_ff_17>.
    Found 1-bit register for signal <cache_dirty_ff_18>.
    Found 1-bit register for signal <cache_dirty_ff_19>.
    Found 1-bit register for signal <cache_dirty_ff_20>.
    Found 1-bit register for signal <cache_dirty_ff_21>.
    Found 1-bit register for signal <cache_dirty_ff_22>.
    Found 1-bit register for signal <cache_dirty_ff_23>.
    Found 1-bit register for signal <cache_dirty_ff_24>.
    Found 1-bit register for signal <cache_dirty_ff_25>.
    Found 1-bit register for signal <cache_dirty_ff_26>.
    Found 1-bit register for signal <cache_dirty_ff_27>.
    Found 1-bit register for signal <cache_dirty_ff_28>.
    Found 1-bit register for signal <cache_dirty_ff_29>.
    Found 1-bit register for signal <cache_dirty_ff_30>.
    Found 1-bit register for signal <cache_dirty_ff_31>.
    Found 1-bit register for signal <cache_dirty_ff_32>.
    Found 1-bit register for signal <cache_dirty_ff_33>.
    Found 1-bit register for signal <cache_dirty_ff_34>.
    Found 1-bit register for signal <cache_dirty_ff_35>.
    Found 1-bit register for signal <cache_dirty_ff_36>.
    Found 1-bit register for signal <cache_dirty_ff_37>.
    Found 1-bit register for signal <cache_dirty_ff_38>.
    Found 1-bit register for signal <cache_dirty_ff_39>.
    Found 1-bit register for signal <cache_dirty_ff_40>.
    Found 1-bit register for signal <cache_dirty_ff_41>.
    Found 1-bit register for signal <cache_dirty_ff_42>.
    Found 1-bit register for signal <cache_dirty_ff_43>.
    Found 1-bit register for signal <cache_dirty_ff_44>.
    Found 1-bit register for signal <cache_dirty_ff_45>.
    Found 1-bit register for signal <cache_dirty_ff_46>.
    Found 1-bit register for signal <cache_dirty_ff_47>.
    Found 1-bit register for signal <cache_dirty_ff_48>.
    Found 1-bit register for signal <cache_dirty_ff_49>.
    Found 1-bit register for signal <cache_dirty_ff_50>.
    Found 1-bit register for signal <cache_dirty_ff_51>.
    Found 1-bit register for signal <cache_dirty_ff_52>.
    Found 1-bit register for signal <cache_dirty_ff_53>.
    Found 1-bit register for signal <cache_dirty_ff_54>.
    Found 1-bit register for signal <cache_dirty_ff_55>.
    Found 1-bit register for signal <cache_dirty_ff_56>.
    Found 1-bit register for signal <cache_dirty_ff_57>.
    Found 1-bit register for signal <cache_dirty_ff_58>.
    Found 1-bit register for signal <cache_dirty_ff_59>.
    Found 1-bit register for signal <cache_dirty_ff_60>.
    Found 1-bit register for signal <cache_dirty_ff_61>.
    Found 1-bit register for signal <cache_dirty_ff_62>.
    Found 1-bit register for signal <cache_dirty_ff_63>.
    Found 1-bit register for signal <cache_dirty_ff_64>.
    Found 1-bit register for signal <cache_dirty_ff_65>.
    Found 1-bit register for signal <cache_dirty_ff_66>.
    Found 1-bit register for signal <cache_dirty_ff_67>.
    Found 1-bit register for signal <cache_dirty_ff_68>.
    Found 1-bit register for signal <cache_dirty_ff_69>.
    Found 1-bit register for signal <cache_dirty_ff_70>.
    Found 1-bit register for signal <cache_dirty_ff_71>.
    Found 1-bit register for signal <cache_dirty_ff_72>.
    Found 1-bit register for signal <cache_dirty_ff_73>.
    Found 1-bit register for signal <cache_dirty_ff_74>.
    Found 1-bit register for signal <cache_dirty_ff_75>.
    Found 1-bit register for signal <cache_dirty_ff_76>.
    Found 1-bit register for signal <cache_dirty_ff_77>.
    Found 1-bit register for signal <cache_dirty_ff_78>.
    Found 1-bit register for signal <cache_dirty_ff_79>.
    Found 1-bit register for signal <cache_dirty_ff_80>.
    Found 1-bit register for signal <cache_dirty_ff_81>.
    Found 1-bit register for signal <cache_dirty_ff_82>.
    Found 1-bit register for signal <cache_dirty_ff_83>.
    Found 1-bit register for signal <cache_dirty_ff_84>.
    Found 1-bit register for signal <cache_dirty_ff_85>.
    Found 1-bit register for signal <cache_dirty_ff_86>.
    Found 1-bit register for signal <cache_dirty_ff_87>.
    Found 1-bit register for signal <cache_dirty_ff_88>.
    Found 1-bit register for signal <cache_dirty_ff_89>.
    Found 1-bit register for signal <cache_dirty_ff_90>.
    Found 1-bit register for signal <cache_dirty_ff_91>.
    Found 1-bit register for signal <cache_dirty_ff_92>.
    Found 1-bit register for signal <cache_dirty_ff_93>.
    Found 1-bit register for signal <cache_dirty_ff_94>.
    Found 1-bit register for signal <cache_dirty_ff_95>.
    Found 1-bit register for signal <cache_dirty_ff_96>.
    Found 1-bit register for signal <cache_dirty_ff_97>.
    Found 1-bit register for signal <cache_dirty_ff_98>.
    Found 1-bit register for signal <cache_dirty_ff_99>.
    Found 1-bit register for signal <cache_dirty_ff_100>.
    Found 1-bit register for signal <cache_dirty_ff_101>.
    Found 1-bit register for signal <cache_dirty_ff_102>.
    Found 1-bit register for signal <cache_dirty_ff_103>.
    Found 1-bit register for signal <cache_dirty_ff_104>.
    Found 1-bit register for signal <cache_dirty_ff_105>.
    Found 1-bit register for signal <cache_dirty_ff_106>.
    Found 1-bit register for signal <cache_dirty_ff_107>.
    Found 1-bit register for signal <cache_dirty_ff_108>.
    Found 1-bit register for signal <cache_dirty_ff_109>.
    Found 1-bit register for signal <cache_dirty_ff_110>.
    Found 1-bit register for signal <cache_dirty_ff_111>.
    Found 1-bit register for signal <cache_dirty_ff_112>.
    Found 1-bit register for signal <cache_dirty_ff_113>.
    Found 1-bit register for signal <cache_dirty_ff_114>.
    Found 1-bit register for signal <cache_dirty_ff_115>.
    Found 1-bit register for signal <cache_dirty_ff_116>.
    Found 1-bit register for signal <cache_dirty_ff_117>.
    Found 1-bit register for signal <cache_dirty_ff_118>.
    Found 1-bit register for signal <cache_dirty_ff_119>.
    Found 1-bit register for signal <cache_dirty_ff_120>.
    Found 1-bit register for signal <cache_dirty_ff_121>.
    Found 1-bit register for signal <cache_dirty_ff_122>.
    Found 1-bit register for signal <cache_dirty_ff_123>.
    Found 1-bit register for signal <cache_dirty_ff_124>.
    Found 1-bit register for signal <cache_dirty_ff_125>.
    Found 1-bit register for signal <cache_dirty_ff_126>.
    Found 1-bit register for signal <cache_dirty_ff_127>.
    Found 1-bit register for signal <cache_dirty_ff_128>.
    Found 1-bit register for signal <cache_dirty_ff_129>.
    Found 1-bit register for signal <cache_dirty_ff_130>.
    Found 1-bit register for signal <cache_dirty_ff_131>.
    Found 1-bit register for signal <cache_dirty_ff_132>.
    Found 1-bit register for signal <cache_dirty_ff_133>.
    Found 1-bit register for signal <cache_dirty_ff_134>.
    Found 1-bit register for signal <cache_dirty_ff_135>.
    Found 1-bit register for signal <cache_dirty_ff_136>.
    Found 1-bit register for signal <cache_dirty_ff_137>.
    Found 1-bit register for signal <cache_dirty_ff_138>.
    Found 1-bit register for signal <cache_dirty_ff_139>.
    Found 1-bit register for signal <cache_dirty_ff_140>.
    Found 1-bit register for signal <cache_dirty_ff_141>.
    Found 1-bit register for signal <cache_dirty_ff_142>.
    Found 1-bit register for signal <cache_dirty_ff_143>.
    Found 1-bit register for signal <cache_dirty_ff_144>.
    Found 1-bit register for signal <cache_dirty_ff_145>.
    Found 1-bit register for signal <cache_dirty_ff_146>.
    Found 1-bit register for signal <cache_dirty_ff_147>.
    Found 1-bit register for signal <cache_dirty_ff_148>.
    Found 1-bit register for signal <cache_dirty_ff_149>.
    Found 1-bit register for signal <cache_dirty_ff_150>.
    Found 1-bit register for signal <cache_dirty_ff_151>.
    Found 1-bit register for signal <cache_dirty_ff_152>.
    Found 1-bit register for signal <cache_dirty_ff_153>.
    Found 1-bit register for signal <cache_dirty_ff_154>.
    Found 1-bit register for signal <cache_dirty_ff_155>.
    Found 1-bit register for signal <cache_dirty_ff_156>.
    Found 1-bit register for signal <cache_dirty_ff_157>.
    Found 1-bit register for signal <cache_dirty_ff_158>.
    Found 1-bit register for signal <cache_dirty_ff_159>.
    Found 1-bit register for signal <cache_dirty_ff_160>.
    Found 1-bit register for signal <cache_dirty_ff_161>.
    Found 1-bit register for signal <cache_dirty_ff_162>.
    Found 1-bit register for signal <cache_dirty_ff_163>.
    Found 1-bit register for signal <cache_dirty_ff_164>.
    Found 1-bit register for signal <cache_dirty_ff_165>.
    Found 1-bit register for signal <cache_dirty_ff_166>.
    Found 1-bit register for signal <cache_dirty_ff_167>.
    Found 1-bit register for signal <cache_dirty_ff_168>.
    Found 1-bit register for signal <cache_dirty_ff_169>.
    Found 1-bit register for signal <cache_dirty_ff_170>.
    Found 1-bit register for signal <cache_dirty_ff_171>.
    Found 1-bit register for signal <cache_dirty_ff_172>.
    Found 1-bit register for signal <cache_dirty_ff_173>.
    Found 1-bit register for signal <cache_dirty_ff_174>.
    Found 1-bit register for signal <cache_dirty_ff_175>.
    Found 1-bit register for signal <cache_dirty_ff_176>.
    Found 1-bit register for signal <cache_dirty_ff_177>.
    Found 1-bit register for signal <cache_dirty_ff_178>.
    Found 1-bit register for signal <cache_dirty_ff_179>.
    Found 1-bit register for signal <cache_dirty_ff_180>.
    Found 1-bit register for signal <cache_dirty_ff_181>.
    Found 1-bit register for signal <cache_dirty_ff_182>.
    Found 1-bit register for signal <cache_dirty_ff_183>.
    Found 1-bit register for signal <cache_dirty_ff_184>.
    Found 1-bit register for signal <cache_dirty_ff_185>.
    Found 1-bit register for signal <cache_dirty_ff_186>.
    Found 1-bit register for signal <cache_dirty_ff_187>.
    Found 1-bit register for signal <cache_dirty_ff_188>.
    Found 1-bit register for signal <cache_dirty_ff_189>.
    Found 1-bit register for signal <cache_dirty_ff_190>.
    Found 1-bit register for signal <cache_dirty_ff_191>.
    Found 1-bit register for signal <cache_dirty_ff_192>.
    Found 1-bit register for signal <cache_dirty_ff_193>.
    Found 1-bit register for signal <cache_dirty_ff_194>.
    Found 1-bit register for signal <cache_dirty_ff_195>.
    Found 1-bit register for signal <cache_dirty_ff_196>.
    Found 1-bit register for signal <cache_dirty_ff_197>.
    Found 1-bit register for signal <cache_dirty_ff_198>.
    Found 1-bit register for signal <cache_dirty_ff_199>.
    Found 1-bit register for signal <cache_dirty_ff_200>.
    Found 1-bit register for signal <cache_dirty_ff_201>.
    Found 1-bit register for signal <cache_dirty_ff_202>.
    Found 1-bit register for signal <cache_dirty_ff_203>.
    Found 1-bit register for signal <cache_dirty_ff_204>.
    Found 1-bit register for signal <cache_dirty_ff_205>.
    Found 1-bit register for signal <cache_dirty_ff_206>.
    Found 1-bit register for signal <cache_dirty_ff_207>.
    Found 1-bit register for signal <cache_dirty_ff_208>.
    Found 1-bit register for signal <cache_dirty_ff_209>.
    Found 1-bit register for signal <cache_dirty_ff_210>.
    Found 1-bit register for signal <cache_dirty_ff_211>.
    Found 1-bit register for signal <cache_dirty_ff_212>.
    Found 1-bit register for signal <cache_dirty_ff_213>.
    Found 1-bit register for signal <cache_dirty_ff_214>.
    Found 1-bit register for signal <cache_dirty_ff_215>.
    Found 1-bit register for signal <cache_dirty_ff_216>.
    Found 1-bit register for signal <cache_dirty_ff_217>.
    Found 1-bit register for signal <cache_dirty_ff_218>.
    Found 1-bit register for signal <cache_dirty_ff_219>.
    Found 1-bit register for signal <cache_dirty_ff_220>.
    Found 1-bit register for signal <cache_dirty_ff_221>.
    Found 1-bit register for signal <cache_dirty_ff_222>.
    Found 1-bit register for signal <cache_dirty_ff_223>.
    Found 1-bit register for signal <cache_dirty_ff_224>.
    Found 1-bit register for signal <cache_dirty_ff_225>.
    Found 1-bit register for signal <cache_dirty_ff_226>.
    Found 1-bit register for signal <cache_dirty_ff_227>.
    Found 1-bit register for signal <cache_dirty_ff_228>.
    Found 1-bit register for signal <cache_dirty_ff_229>.
    Found 1-bit register for signal <cache_dirty_ff_230>.
    Found 1-bit register for signal <cache_dirty_ff_231>.
    Found 1-bit register for signal <cache_dirty_ff_232>.
    Found 1-bit register for signal <cache_dirty_ff_233>.
    Found 1-bit register for signal <cache_dirty_ff_234>.
    Found 1-bit register for signal <cache_dirty_ff_235>.
    Found 1-bit register for signal <cache_dirty_ff_236>.
    Found 1-bit register for signal <cache_dirty_ff_237>.
    Found 1-bit register for signal <cache_dirty_ff_238>.
    Found 1-bit register for signal <cache_dirty_ff_239>.
    Found 1-bit register for signal <cache_dirty_ff_240>.
    Found 1-bit register for signal <cache_dirty_ff_241>.
    Found 1-bit register for signal <cache_dirty_ff_242>.
    Found 1-bit register for signal <cache_dirty_ff_243>.
    Found 1-bit register for signal <cache_dirty_ff_244>.
    Found 1-bit register for signal <cache_dirty_ff_245>.
    Found 1-bit register for signal <cache_dirty_ff_246>.
    Found 1-bit register for signal <cache_dirty_ff_247>.
    Found 1-bit register for signal <cache_dirty_ff_248>.
    Found 1-bit register for signal <cache_dirty_ff_249>.
    Found 1-bit register for signal <cache_dirty_ff_250>.
    Found 1-bit register for signal <cache_dirty_ff_251>.
    Found 1-bit register for signal <cache_dirty_ff_252>.
    Found 1-bit register for signal <cache_dirty_ff_253>.
    Found 1-bit register for signal <cache_dirty_ff_254>.
    Found 1-bit register for signal <cache_dirty_ff_255>.
    Found finite state machine <FSM_0> for signal <status_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_20_o_GND_20_o_sub_73_OUT> created at line 235.
    Found 2-bit subtractor for signal <GND_20_o_GND_20_o_sub_84_OUT> created at line 235.
    Found 2-bit subtractor for signal <PWR_5_o_GND_20_o_sub_95_OUT> created at line 235.
    Found 2-bit subtractor for signal <PWR_5_o_GND_20_o_sub_106_OUT> created at line 235.
    Found 5-bit adder for signal <line_adr_cnt[4]_GND_20_o_add_55_OUT> created at line 185.
    Found 9-bit adder for signal <fls_cnt[8]_GND_20_o_add_121_OUT> created at line 292.
    Found 1-bit 64-to-1 multiplexer for signal <GND_20_o_read_port_12_OUT<0>> created at line 133.
    Found 1-bit 64-to-1 multiplexer for signal <GND_20_o_read_port_20_OUT<0>> created at line 133.
    Found 1-bit 64-to-1 multiplexer for signal <PWR_5_o_read_port_28_OUT<0>> created at line 133.
    Found 1-bit 64-to-1 multiplexer for signal <PWR_5_o_read_port_36_OUT<0>> created at line 133.
    Found 4-bit 64-to-1 multiplexer for signal <entry_idx[5]_read_port_45_OUT> created at line 0.
    Found 13-bit comparator equal for signal <GND_20_o_maddr[24]_equal_15_o> created at line 133
    Found 13-bit comparator equal for signal <GND_20_o_maddr[24]_equal_23_o> created at line 133
    Found 13-bit comparator equal for signal <PWR_5_o_maddr[24]_equal_31_o> created at line 133
    Found 13-bit comparator equal for signal <PWR_5_o_maddr[24]_equal_39_o> created at line 133
    Found 2-bit comparator greater for signal <lru_thresh[1]_GND_20_o_LessThan_72_o> created at line 235
    Found 2-bit comparator greater for signal <lru_thresh[1]_GND_20_o_LessThan_83_o> created at line 235
    Found 2-bit comparator greater for signal <lru_thresh[1]_PWR_5_o_LessThan_94_o> created at line 235
    Found 2-bit comparator greater for signal <lru_thresh[1]_PWR_5_o_LessThan_105_o> created at line 235
    Summary:
	inferred  13 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 658 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pb_fb_L2_cache> synthesized.

Synthesizing Unit <ncpu32k_cell_tdpram_aclkd_sclk>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v".
        AW = 13
        DW = 32
    Found 8192x32-bit dual-port RAM <Mram_mem_vector> for signal <mem_vector>.
    Found 32-bit register for signal <dout_b_r>.
    Found 32-bit register for signal <dout_a_r>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ncpu32k_cell_tdpram_aclkd_sclk> synthesized.

Synthesizing Unit <pb_fb_arbiter>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_arbiter\pb_fb_arbiter.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <pb_fb_arbiter> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_1>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 1
        RST_VECTOR = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_1> synthesized.

Synthesizing Unit <pb_fb_router>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v".
        NBUS = 4
    Summary:
	no macro.
Unit <pb_fb_router> synthesized.

Synthesizing Unit <pb_fb_bootrom>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_bootrom\pb_fb_bootrom.v".
        SIZE_BYTES = 2048
        MEMH_FILE = "bootstrap.mem"
        ENABLE_BYPASS = 0
WARNING:Xst:647 - Input <cmd_addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_addr<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pb_fb_bootrom> synthesized.

Synthesizing Unit <soc_pb_spi_master>.
    Related source file is "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_pb_spi_master.v".
WARNING:Xst:647 - Input <pb_spi_cmd_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pb_spi_din<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pb_spi_din<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SPI_CS_L>.
    Found 1-bit register for signal <pb_spi_valid>.
    Found 1-bit register for signal <SPI_SCK>.
    Found 8-bit register for signal <sh_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <soc_pb_spi_master> synthesized.

Synthesizing Unit <soc_pb_uart>.
    Related source file is "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_pb_uart.v".
WARNING:Xst:647 - Input <pb_uart_cmd_addr<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pb_uart_din<30:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <div_cnt>.
    Found 1-bit register for signal <pb_uart_valid>.
    Found 1-bit register for signal <uart_tx_r>.
    Found 1-bit register for signal <we_vld_r>.
    Found 7-bit register for signal <tx_shift_cnt>.
    Found 1-bit register for signal <tx_pending>.
    Found 1-bit register for signal <phy_cmd_we_rdy>.
    Found 1-bit register for signal <uart_rx_r>.
    Found 7-bit register for signal <rx_smpl_cnt>.
    Found 2-bit register for signal <rx_status_r>.
    Found 8-bit register for signal <phy_dout>.
    Found 1-bit register for signal <phy_dout_overun>.
    Found 1-bit register for signal <phy_cmd_rd_rdy>.
    Found 7-bit register for signal <dout_r>.
    Found 2-bit register for signal <tx_status>.
    Found 1-bit register for signal <rx_status>.
    Found 1-bit register for signal <dat_ready>.
    Found 16-bit register for signal <DLR>.
    Found 1-bit register for signal <RBR_written>.
    Found 4-bit register for signal <IER>.
    Found 1-bit register for signal <LCR<7>>.
    Found 1-bit register for signal <IIR<2>>.
    Found 1-bit register for signal <IIR<1>>.
    Found 1-bit register for signal <IIR<0>>.
    Found finite state machine <FSM_1> for signal <rx_status_r>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_baud (rising_edge)                         |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <tx_status>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_baud (rising_edge)                         |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <div_cnt_nxt> created at line 92.
    Found 7-bit adder for signal <tx_shift_cnt[6]_GND_29_o_add_8_OUT> created at line 123.
    Found 7-bit adder for signal <rx_smpl_cnt[6]_GND_29_o_add_21_OUT> created at line 178.
    Found 1-bit 10-to-1 multiplexer for signal <tx_shift_cnt[6]_X_27_o_Mux_6_o> created at line 116.
    Found 32-bit 8-to-1 multiplexer for signal <pb_uart_dout> created at line 309.
    Found 16-bit comparator equal for signal <phy_cke> created at line 93
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <soc_pb_uart> synthesized.

Synthesizing Unit <sco_fifo_asclk>.
    Related source file is "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_fifo_asclk.v".
        DW = 8
        AW = 4
    Found 16x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <empty>.
    Found 5-bit register for signal <rptr_b>.
    Found 5-bit register for signal <rptr_g>.
    Found 5-bit register for signal <wptr_g>.
    Found 5-bit register for signal <wptr_b>.
    Found 10-bit register for signal <n0038>.
    Found 10-bit register for signal <n0037>.
    Found 8-bit register for signal <dout>.
    Found 1-bit register for signal <full>.
    Found 5-bit adder for signal <rptr_b[4]_GND_30_o_add_0_OUT> created at line 38.
    Found 5-bit adder for signal <wptr_b[4]_GND_30_o_add_5_OUT> created at line 45.
    Found 5-bit comparator equal for signal <rptr_g_nxt[4]_wptr_g_r[1][4]_equal_13_o> created at line 66
    Found 5-bit comparator equal for signal <wptr_g_nxt[4]_rptr_g_r[1][4]_equal_15_o> created at line 71
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sco_fifo_asclk> synthesized.

Synthesizing Unit <ncpu32k>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v".
        CPU_RESET_VECTOR = 32'b10000000000000000000000000000000
        IRQ_N_TSC = 0
WARNING:Xst:653 - Signal <msr_psr_icae> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <msr_psr_dcae> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ncpu32k> synthesized.

Synthesizing Unit <ncpu32k_i_mmu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v".
        TLB_NSETS_LOG2 = 7
        CPU_RESET_VECTOR = 32'b10000000000000000000000000000000
WARNING:Xst:2898 - Port 'din', unconnected in block instance 'pipebuf_ifu', is tied to GND.
WARNING:Xst:2898 - Port 'din_a', unconnected in block instance 'tlb_l_sclk', is tied to GND.
WARNING:Xst:2898 - Port 'din_a', unconnected in block instance 'tlb_h_sclk', is tied to GND.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" line 96: Output port <dout> of the instance <pipebuf_ifu> is unconnected or connected to loadless signal.
    Found 19-bit comparator equal for signal <tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o> created at line 242
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ncpu32k_i_mmu> synthesized.

Synthesizing Unit <ncpu32k_cell_pipebuf_1>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_pipebuf.v".
        DW = 32
        ENABLE_BYPASS = 1
    Summary:
	no macro.
Unit <ncpu32k_cell_pipebuf_1> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_2>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 32
        RST_VECTOR = 32'b00000000000000000000000000000000
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_2> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_3>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 32
        RST_VECTOR = 32'b01111111111111111111111111111100
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_3> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_4>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 32
        RST_VECTOR = 32'b10000000000000000000000000000000
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_4> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_5>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 13
        RST_VECTOR = 13'b0000000000000
    Found 13-bit register for signal <Q>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_5> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_6>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 19
        RST_VECTOR = 19'b0000000000000000000
    Found 19-bit register for signal <Q>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_6> synthesized.

Synthesizing Unit <ncpu32k_cell_tdpram_sclk>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_sclk.v".
        AW = 7
        DW = 32
        ENABLE_BYPASS_B2A = 1
    Found 128x32-bit dual-port RAM <Mram_mem_vector> for signal <mem_vector>.
    Found 32-bit register for signal <bypass_on.din_b_r>.
    Found 1-bit register for signal <bypass_on.bypass>.
    Found 32-bit register for signal <dout_b_r>.
    Found 32-bit register for signal <dout_a_r>.
    Found 7-bit comparator equal for signal <addr_a[6]_addr_b[6]_equal_16_o> created at line 108
    Summary:
	inferred   1 RAM(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ncpu32k_cell_tdpram_sclk> synthesized.

Synthesizing Unit <ncpu32k_d_mmu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v".
        TLB_NSETS_LOG2 = 7
WARNING:Xst:2898 - Port 'din', unconnected in block instance 'pipebuf_ifu', is tied to GND.
WARNING:Xst:2898 - Port 'din_a', unconnected in block instance 'tlb_l_sclk', is tied to GND.
WARNING:Xst:2898 - Port 'din_a', unconnected in block instance 'tlb_h_sclk', is tied to GND.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" line 80: Output port <dout> of the instance <pipebuf_ifu> is unconnected or connected to loadless signal.
    Found 19-bit comparator equal for signal <tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o> created at line 219
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ncpu32k_d_mmu> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_7>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 4
        RST_VECTOR = 4'b0000
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_7> synthesized.

Synthesizing Unit <ncpu32k_i_cache>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_cache.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <msr_psr_icae> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ncpu32k_i_cache> synthesized.

Synthesizing Unit <ncpu32k_d_cache>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_cache.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <msr_psr_dcae> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ncpu32k_d_cache> synthesized.

Synthesizing Unit <ncpu32k_irqc>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_irqc.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ncpu32k_irqc> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_r_1>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_r.v".
        DW = 32
        RST_VECTOR = 32'b00000000000000000000000000000000
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_r_1> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_8>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 32
        RST_VECTOR = 32'b11111111111111111111111111111111
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_8> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_r_2>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_r.v".
        DW = 1
        RST_VECTOR = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_r_2> synthesized.

Synthesizing Unit <ncpu32k_tsc>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_tsc.v".
    Found 32-bit adder for signal <msr_tsc_tsr[31]_GND_52_o_add_3_OUT> created at line 60.
    Found 28-bit comparator equal for signal <msr_tsc_tsr[27]_tcr_cnt[27]_equal_6_o> created at line 67
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ncpu32k_tsc> synthesized.

Synthesizing Unit <ncpu32k_core>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v".
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" line 240: Output port <bpu_jmprel> of the instance <ifu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" line 284: Output port <bpu_jmprel> of the instance <bpu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ncpu32k_core> synthesized.

Synthesizing Unit <ncpu32k_regfile>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_regfile.v".
    Summary:
	no macro.
Unit <ncpu32k_regfile> synthesized.

Synthesizing Unit <ncpu32k_cell_sdpram_sclk>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_sdpram_sclk.v".
        AW = 5
        DW = 32
        ENABLE_BYPASS = 1
    Found 32x32-bit dual-port RAM <Mram_mem_vector> for signal <mem_vector>.
    Found 32-bit register for signal <din_r>.
    Found 1-bit register for signal <bypass>.
    Found 32-bit register for signal <dout_r>.
    Found 5-bit comparator equal for signal <waddr[4]_raddr[4]_equal_4_o> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ncpu32k_cell_sdpram_sclk> synthesized.

Synthesizing Unit <ncpu32k_psr>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_psr.v".
        CPUID_VER = 8'b00000001
        CPUID_REV = 10'b0000000000
        CPUID_FIMM = 1'b1
        CPUID_FDMM = 1'b1
        CPUID_FICA = 1'b0
        CPUID_FDCA = 1'b0
        CPUID_FDBG = 1'b0
        CPUID_FFPU = 1'b0
        CPUID_FIRQC = 1'b1
        CPUID_FTSC = 1'b1
    Summary:
	inferred  12 Multiplexer(s).
Unit <ncpu32k_psr> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_9>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 1
        RST_VECTOR = 1'b1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_9> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_10>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 10
        RST_VECTOR = 10'b0000000000
    Found 10-bit register for signal <Q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_10> synthesized.

Synthesizing Unit <ncpu32k_ifu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ifu.v".
WARNING:Xst:647 - Input <ibus_out_id<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ibus_out_id_nxt<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bpu_msr_epc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ibus_cmd_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit adder for signal <reset_cnt_nxt> created at line 104.
    Found 30-bit adder for signal <flush_next_tgt> created at line 109.
    Found 30-bit adder for signal <flush_jmprel_tgt_org> created at line 188.
    Found 30-bit adder for signal <ibus_out_id_nxt[31]_GND_60_o_add_19_OUT> created at line 199.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  13 Multiplexer(s).
Unit <ncpu32k_ifu> synthesized.

Synthesizing Unit <ncpu32k_ipdu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ipdu.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ncpu32k_ipdu> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_11>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 3
        RST_VECTOR = 3'b000
    Found 3-bit register for signal <Q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_11> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_12>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 30
        RST_VECTOR = 30'b000000000000000000000000000000
    Found 30-bit register for signal <Q>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_12> synthesized.

Synthesizing Unit <ncpu32k_bpu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_bpu.v".
        BPU_JMPREL_STRATEGY = "always_taken"
WARNING:Xst:647 - Input <bpu_insn_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bpu_wb_insn_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bpu_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bpu_wb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bpu_wb_jmprel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bpu_wb_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <bpu_jmprel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ncpu32k_bpu> synthesized.

Synthesizing Unit <ncpu32k_idu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_idu.v".
WARNING:Xst:2898 - Port 'din', unconnected in block instance 'pipebuf_ifu', is tied to GND.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_idu.v" line 282: Output port <dout> of the instance <pipebuf_ifu> is unconnected or connected to loadless signal.
    Summary:
	inferred  11 Multiplexer(s).
Unit <ncpu32k_idu> synthesized.

Synthesizing Unit <ncpu32k_cell_pipebuf_2>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_pipebuf.v".
        DW = 1
        ENABLE_BYPASS = 1
    Summary:
	no macro.
Unit <ncpu32k_cell_pipebuf_2> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_13>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 6
        RST_VECTOR = 6'b000000
    Found 6-bit register for signal <Q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_13> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_14>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 9
        RST_VECTOR = 9'b000000000
    Found 9-bit register for signal <Q>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_14> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_15>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 2
        RST_VECTOR = 2'b00
    Found 2-bit register for signal <Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_15> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_16>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 5
        RST_VECTOR = 5'b00000
    Found 5-bit register for signal <Q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_16> synthesized.

Synthesizing Unit <ncpu32k_ieu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v".
WARNING:Xst:647 - Input <ieu_mu_barr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" line 152: Output port <au_mul> of the instance <au> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" line 152: Output port <au_div> of the instance <au> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" line 187: Output port <wb_mu_in_valid> of the instance <mu> is unconnected or connected to loadless signal.
    Found 30-bit adder for signal <linkaddr<31:2>> created at line 301.
    Found 1-bit comparator not equal for signal <n0017> created at line 363
    Found 30-bit comparator not equal for signal <n0020> created at line 364
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ncpu32k_ieu> synthesized.

Synthesizing Unit <ncpu32k_ie_au>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_au.v".
WARNING:Xst:647 - Input <ieu_au_opc_bus<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <au_mul> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <au_div> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 33-bit adder for signal <n0041> created at line 47.
    Found 33-bit adder for signal <n0030> created at line 47.
    Found 1-bit comparator equal for signal <ieu_operand_1[31]_adder_operand2_com[31]_equal_5_o> created at line 49
    Found 32-bit comparator equal for signal <cmp_eq> created at line 57
    Found 1-bit comparator equal for signal <au_adder[31]_adder_overflow_equal_7_o> created at line 59
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ncpu32k_ie_au> synthesized.

Synthesizing Unit <ncpu32k_ie_lu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_lu.v".
WARNING:Xst:647 - Input <ieu_lu_opc_bus<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit shifter logical right for signal <shift_wide> created at line 53
    Summary:
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ncpu32k_ie_lu> synthesized.

Synthesizing Unit <ncpu32k_ie_mu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_mu.v".
        ENABLE_PIPEBUF_BYPASS = 1
    Found 32-bit adder for signal <mu_lsa> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ncpu32k_ie_mu> synthesized.

Synthesizing Unit <ncpu32k_ie_eu>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <msr_addr> created at line 110.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
Unit <ncpu32k_ie_eu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 23
 128x32-bit dual-port RAM                              : 4
 16x8-bit dual-port RAM                                : 2
 32x32-bit dual-port RAM                               : 2
 4x13-bit single-port RAM                              : 1
 64x13-bit single-port RAM                             : 8
 64x2-bit single-port RAM                              : 5
 8192x32-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 25
 16-bit adder                                          : 2
 2-bit subtractor                                      : 4
 3-bit adder                                           : 1
 30-bit adder                                          : 4
 32-bit adder                                          : 3
 33-bit adder                                          : 2
 5-bit adder                                           : 5
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 729
 1-bit register                                        : 630
 10-bit register                                       : 5
 13-bit register                                       : 3
 16-bit register                                       : 6
 19-bit register                                       : 3
 2-bit register                                        : 9
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 6
 30-bit register                                       : 5
 32-bit register                                       : 34
 4-bit register                                        : 4
 5-bit register                                        : 10
 6-bit register                                        : 1
 7-bit register                                        : 4
 8-bit register                                        : 5
 9-bit register                                        : 2
# Comparators                                          : 29
 1-bit comparator equal                                : 3
 1-bit comparator not equal                            : 1
 13-bit comparator equal                               : 5
 16-bit comparator equal                               : 1
 19-bit comparator equal                               : 2
 2-bit comparator greater                              : 4
 28-bit comparator equal                               : 1
 30-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 4
# Multiplexers                                         : 214
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 95
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 64-to-1 multiplexer                             : 4
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 4
 19-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 18
 30-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 64-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 3
# Xors                                                 : 14
 1-bit xor2                                            : 9
 32-bit xor2                                           : 1
 5-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ramblk_bootrom.ngc>.
Loading core <ramblk_bootrom> for timing and area information for instance <mem>.
WARNING:Xst:1290 - Hierarchical block <dff_dout> is unconnected in block <pipebuf_ifu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dff_dout> is unconnected in block <pipebuf_ifu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dff_dout> is unconnected in block <pipebuf_ifu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dff_ieu_mu_barr> is unconnected in block <idu>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <sdr_cmd_addr_r_0> in Unit <L2_cache> is equivalent to the following 3 FFs/Latches, which will be removed : <sdr_cmd_addr_r_1> <sdr_cmd_addr_r_2> <sdr_cmd_addr_r_3> 
INFO:Xst:2261 - The FF/Latch <DRAM_DQM_0> in Unit <fb_DRAM_ctrl> is equivalent to the following FF/Latch, which will be removed : <DRAM_DQM_1> 
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_16> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_17> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_18> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_19> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_20> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_21> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_22> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_23> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_24> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_25> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_26> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_27> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_28> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_29> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_30> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_31> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <col_adr_r_0> (without init value) has a constant value of 0 in block <fb_DRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <col_adr_r_1> (without init value) has a constant value of 0 in block <fb_DRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <col_adr_r_2> (without init value) has a constant value of 0 in block <fb_DRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <col_adr_r_3> (without init value) has a constant value of 0 in block <fb_DRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fls_req> has a constant value of 0 in block <L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdr_cmd_addr_r_0> (without init value) has a constant value of 0 in block <L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <dff_id_nxt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <dff_id_nxt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <dff_tlb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <dff_tlb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <dff_tgt_page_offset_r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <dff_tgt_page_offset_r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <dff_msr_irqc_irr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Q_0> of sequential type is unconnected in block <dff_id>.
WARNING:Xst:2677 - Node <Q_1> of sequential type is unconnected in block <dff_id>.
WARNING:Xst:2677 - Node <Q_30> of sequential type is unconnected in block <dff_tcr_r>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <dff_idu_insn>.
WARNING:Xst:2677 - Node <Q_3> of sequential type is unconnected in block <dff_ieu_au_opc_bus>.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <dff_ieu_au_opc_bus>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <dff_ieu_au_opc_bus>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <dff_ieu_au_opc_bus>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <dff_ieu_au_opc_bus>.

Synthesizing (advanced) Unit <ncpu32k_cell_sdpram_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem_vector> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <dout_r>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ncpu32k_cell_sdpram_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <ncpu32k_cell_tdpram_aclkd_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem_vector> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_a_r> <dout_b_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_a>         | rise     |
    |     enA            | connected to signal <en_a>          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a_r>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_b>         | rise     |
    |     enB            | connected to signal <en_b>          | high     |
    |     weB<3>         | connected to internal node          | high     |
    |     weB<2>         | connected to internal node          | high     |
    |     weB<1>         | connected to internal node          | high     |
    |     weB<0>         | connected to internal node          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     diB            | connected to signal <din_b>         |          |
    |     doB            | connected to signal <dout_b_r>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ncpu32k_cell_tdpram_aclkd_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <ncpu32k_cell_tdpram_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem_vector> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_a_r> <dout_b_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <re_a>          | high     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a_r>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re_b>          | high     |
    |     weB            | connected to signal <we_b>          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     diB            | connected to signal <din_b>         |          |
    |     doB            | connected to signal <dout_b_r>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ncpu32k_cell_tdpram_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <ncpu32k_ifu>.
The following registers are absorbed into counter <dff_reset_cnt/Q>: 1 register on signal <dff_reset_cnt/Q>.
Unit <ncpu32k_ifu> synthesized (advanced).

Synthesizing (advanced) Unit <ncpu32k_tsc>.
The following registers are absorbed into counter <dff_tsr_r/Q>: 1 register on signal <dff_tsr_r/Q>.
Unit <ncpu32k_tsc> synthesized (advanced).

Synthesizing (advanced) Unit <pb_fb_DRAM_ctrl>.
The following registers are absorbed into counter <rf_cnt_r>: 1 register on signal <rf_cnt_r>.
INFO:Xst:3231 - The small RAM <Mram_line_prech_r> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 13-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <bank_adr_r>    |          |
    |     diA            | connected to signal <line_adr_r>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pb_fb_DRAM_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <pb_fb_L2_cache>.
The following registers are absorbed into counter <fls_cnt>: 1 register on signal <fls_cnt>.
The following registers are absorbed into counter <line_adr_cnt>: 1 register on signal <line_adr_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_0>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <PWR_5_o_PWR_5_o_mux_106_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_1>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <PWR_5_o_PWR_5_o_mux_95_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_2>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <GND_20_o_PWR_5_o_mux_84_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_3>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <GND_20_o_PWR_5_o_mux_73_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_4>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <GND_20_o_PWR_5_o_mux_73_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pb_fb_L2_cache> synthesized (advanced).

Synthesizing (advanced) Unit <sco_fifo_asclk>.
The following registers are absorbed into accumulator <wptr_b>: 1 register on signal <wptr_b>.
The following registers are absorbed into accumulator <rptr_b>: 1 register on signal <rptr_b>.
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wptr_b<3:0>>   |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rptr_b<3:0>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sco_fifo_asclk> synthesized (advanced).

Synthesizing (advanced) Unit <soc_pb_uart>.
The following registers are absorbed into accumulator <tx_shift_cnt>: 1 register on signal <tx_shift_cnt>.
Unit <soc_pb_uart> synthesized (advanced).
WARNING:Xst:2677 - Node <dff_tcr_r/Q_30> of sequential type is unconnected in block <ncpu32k_tsc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 23
 128x32-bit dual-port block RAM                        : 4
 16x8-bit dual-port distributed RAM                    : 2
 32x32-bit dual-port block RAM                         : 2
 4x13-bit single-port distributed RAM                  : 1
 64x13-bit single-port distributed RAM                 : 8
 64x2-bit single-port distributed RAM                  : 5
 8192x32-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 18
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit subtractor                                      : 4
 30-bit adder                                          : 4
 32-bit adder                                          : 1
 33-bit adder carry in                                 : 1
 5-bit adder                                           : 4
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 5
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 5
 5-bit up loadable accumulator                         : 4
 7-bit up accumulator                                  : 1
# Registers                                            : 1875
 Flip-Flops                                            : 1875
# Comparators                                          : 29
 1-bit comparator equal                                : 3
 1-bit comparator not equal                            : 1
 13-bit comparator equal                               : 5
 16-bit comparator equal                               : 1
 19-bit comparator equal                               : 2
 2-bit comparator greater                              : 4
 28-bit comparator equal                               : 1
 30-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 4
# Multiplexers                                         : 257
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 158
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 64-to-1 multiplexer                             : 4
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 4
 19-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 18
 30-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 26
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 64-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 14
 1-bit xor2                                            : 9
 32-bit xor2                                           : 1
 5-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <fls_req> has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_0> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_1> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_2> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_3> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DRAM_DQM_0> in Unit <pb_fb_DRAM_ctrl> is equivalent to the following FF/Latch, which will be removed : <DRAM_DQM_1> 
INFO:Xst:2261 - The FF/Latch <Q_2> in Unit <ncpu32k_cell_dff_r_1> is equivalent to the following 29 FFs/Latches, which will be removed : <Q_3> <Q_4> <Q_5> <Q_6> <Q_7> <Q_8> <Q_9> <Q_10> <Q_11> <Q_12> <Q_13> <Q_14> <Q_15> <Q_16> <Q_17> <Q_18> <Q_19> <Q_20> <Q_21> <Q_22> <Q_23> <Q_24> <Q_25> <Q_26> <Q_27> <Q_28> <Q_29> <Q_30> <Q_31> 
INFO:Xst:2261 - The FF/Latch <Q_3> in Unit <ncpu32k_cell_dff_lr_14> is equivalent to the following 4 FFs/Latches, which will be removed : <Q_4> <Q_5> <Q_6> <Q_7> 
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <ncpu32k_cell_dff_r_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pipebuf_ifu/dff_dout/Q_0> of sequential type is unconnected in block <ncpu32k_idu>.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <ncpu32k_cell_dff_lr_14>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <L2_cache/FSM_0> on signal <status_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 010
 111   | 011
 101   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pb_uart/FSM_2> on signal <tx_status[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pb_uart/FSM_1> on signal <rx_status_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <addr_r_0> of sequential type is unconnected in block <pb_fb_L2_cache>.
WARNING:Xst:2677 - Node <addr_r_1> of sequential type is unconnected in block <pb_fb_L2_cache>.
WARNING:Xst:1710 - FF/Latch <inst_LPM_FF_0> (without init value) has a constant value of 0 in block <ncpu32k_cell_tdpram_aclkd_sclk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_LPM_FF1_0> (without init value) has a constant value of 0 in block <ncpu32k_cell_tdpram_aclkd_sclk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dff_reset_cnt/Q_2> of sequential type is unconnected in block <ncpu32k_ifu>.
WARNING:Xst:1710 - FF/Latch <dff_ieu_mu_load_size/Q_2> (without init value) has a constant value of 0 in block <ncpu32k_idu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dff_ieu_mu_store_size/Q_2> (without init value) has a constant value of 0 in block <ncpu32k_idu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dff_imm_oper_r/Q_18> in Unit <ncpu32k_idu> is equivalent to the following 13 FFs/Latches, which will be removed : <dff_imm_oper_r/Q_19> <dff_imm_oper_r/Q_20> <dff_imm_oper_r/Q_21> <dff_imm_oper_r/Q_22> <dff_imm_oper_r/Q_23> <dff_imm_oper_r/Q_24> <dff_imm_oper_r/Q_25> <dff_imm_oper_r/Q_26> <dff_imm_oper_r/Q_27> <dff_imm_oper_r/Q_28> <dff_imm_oper_r/Q_29> <dff_imm_oper_r/Q_30> <dff_imm_oper_r/Q_31> 
WARNING:Xst:2677 - Node <fb_DRAM_ctrl/sdr_cmd_bst_we_ack> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2170 - Unit soc_pb_uart : the following signal(s) form a combinatorial loop: hds_cmd, pb_uart_cmd_ready.

Optimizing unit <soc_toplevel> ...

Optimizing unit <pb_fb_L2_cache> ...

Optimizing unit <ncpu32k_cell_tdpram_aclkd_sclk> ...

Optimizing unit <pb_fb_arbiter> ...

Optimizing unit <pb_fb_router> ...

Optimizing unit <soc_pb_spi_master> ...

Optimizing unit <soc_pb_uart> ...

Optimizing unit <sco_fifo_asclk> ...

Optimizing unit <ncpu32k> ...

Optimizing unit <ncpu32k_i_mmu> ...

Optimizing unit <ncpu32k_cell_dff_lr_3> ...

Optimizing unit <ncpu32k_cell_tdpram_sclk> ...

Optimizing unit <ncpu32k_cell_pipebuf_1> ...

Optimizing unit <ncpu32k_cell_dff_lr_4> ...

Optimizing unit <ncpu32k_cell_dff_lr_5> ...

Optimizing unit <ncpu32k_cell_dff_lr_6> ...

Optimizing unit <ncpu32k_d_mmu> ...

Optimizing unit <ncpu32k_irqc> ...

Optimizing unit <ncpu32k_cell_dff_lr_8> ...

Optimizing unit <ncpu32k_tsc> ...

Optimizing unit <ncpu32k_ieu> ...

Optimizing unit <ncpu32k_ie_mu> ...

Optimizing unit <ncpu32k_ie_au> ...

Optimizing unit <ncpu32k_ie_lu> ...

Optimizing unit <ncpu32k_ie_eu> ...

Optimizing unit <ncpu32k_cell_dff_lr_12> ...

Optimizing unit <ncpu32k_ifu> ...
INFO:Xst:2261 - The FF/Latch <dff_idu_specul_jmpfar/Q_0> in Unit <ncpu32k_ifu> is equivalent to the following FF/Latch, which will be removed : <dff_idu_op_jmpfar/Q_0> 
INFO:Xst:2261 - The FF/Latch <dff_idu_specul_jmpfar/Q_0> in Unit <ncpu32k_ifu> is equivalent to the following FF/Latch, which will be removed : <dff_idu_op_jmpfar/Q_0> 

Optimizing unit <ncpu32k_psr> ...

Optimizing unit <ncpu32k_cell_dff_lr_10> ...

Optimizing unit <ncpu32k_idu> ...
WARNING:Xst:1710 - FF/Latch <fb_DRAM_ctrl/col_adr_r_3> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fb_DRAM_ctrl/col_adr_r_2> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fb_DRAM_ctrl/col_adr_r_1> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fb_DRAM_ctrl/col_adr_r_0> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_1> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_0> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_1> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_0> (without init value) has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/dff_id_nxt/Q_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/dff_id_nxt/Q_0> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_12> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_10> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_9> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_8> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_7> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_6> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_5> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_2> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_0> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_12> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_10> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_9> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_8> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_7> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_6> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_5> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_4> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_3> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_2> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_31> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_30> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_29> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_28> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_27> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_26> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_25> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_24> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_23> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_22> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_21> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_20> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_19> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_18> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_17> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_16> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_15> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_14> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_13> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_12> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_10> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_9> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_8> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_7> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_6> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_5> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_4> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_3> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_2> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/pipebuf_ifu/dff_dout/Q_0> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/dff_id/Q_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/i_mmu/dff_id/Q_0> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_0> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_2> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_3> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_4> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_5> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_6> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_7> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_8> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_9> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_10> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_12> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_13> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_14> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_15> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_16> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_17> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_18> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_19> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_20> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_21> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_22> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_23> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_24> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_25> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_26> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_27> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_28> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_29> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_30> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/pipebuf_ifu/dff_dout/Q_31> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_2> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_3> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_4> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_5> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_6> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_7> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_8> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_9> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_10> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_12> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_0> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_1> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_2> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_7> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_8> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_9> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_10> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_12> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/core/ifu/dff_idu_insn/Q_11> of sequential type is unconnected in block <soc_toplevel>.
WARNING:Xst:2677 - Node <ncpu32k/core/idu/dff_ieu_mu_barr/Q_0> of sequential type is unconnected in block <soc_toplevel>.
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_lru_02>, <L2_cache/Mram_cache_lru_012> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_lru_01>, <L2_cache/Mram_cache_lru_011> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2116>, <L2_cache/Mram_cache_addr_213> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2115>, <L2_cache/Mram_cache_addr_212> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2117>, <L2_cache/Mram_cache_addr_214> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2113>, <L2_cache/Mram_cache_addr_210> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2112>, <L2_cache/Mram_cache_addr_29> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2114>, <L2_cache/Mram_cache_addr_211> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2110>, <L2_cache/Mram_cache_addr_27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_219>, <L2_cache/Mram_cache_addr_26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_2111>, <L2_cache/Mram_cache_addr_28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_217>, <L2_cache/Mram_cache_addr_24> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_216>, <L2_cache/Mram_cache_addr_23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_218>, <L2_cache/Mram_cache_addr_25> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1117>, <L2_cache/Mram_cache_addr_114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1116>, <L2_cache/Mram_cache_addr_113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_215>, <L2_cache/Mram_cache_addr_22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1114>, <L2_cache/Mram_cache_addr_111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1113>, <L2_cache/Mram_cache_addr_110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1115>, <L2_cache/Mram_cache_addr_112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1111>, <L2_cache/Mram_cache_addr_18> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1110>, <L2_cache/Mram_cache_addr_17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_1112>, <L2_cache/Mram_cache_addr_19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_119>, <L2_cache/Mram_cache_addr_16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_118>, <L2_cache/Mram_cache_addr_15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_116>, <L2_cache/Mram_cache_addr_13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_115>, <L2_cache/Mram_cache_addr_12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_117>, <L2_cache/Mram_cache_addr_14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3116>, <L2_cache/Mram_cache_addr_313> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3115>, <L2_cache/Mram_cache_addr_312> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3117>, <L2_cache/Mram_cache_addr_314> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3113>, <L2_cache/Mram_cache_addr_310> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3112>, <L2_cache/Mram_cache_addr_39> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3114>, <L2_cache/Mram_cache_addr_311> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3110>, <L2_cache/Mram_cache_addr_37> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_319>, <L2_cache/Mram_cache_addr_36> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_3111>, <L2_cache/Mram_cache_addr_38> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_317>, <L2_cache/Mram_cache_addr_34> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_316>, <L2_cache/Mram_cache_addr_33> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_318>, <L2_cache/Mram_cache_addr_35> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0117>, <L2_cache/Mram_cache_addr_014> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0116>, <L2_cache/Mram_cache_addr_013> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_315>, <L2_cache/Mram_cache_addr_32> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0114>, <L2_cache/Mram_cache_addr_011> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0113>, <L2_cache/Mram_cache_addr_010> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0115>, <L2_cache/Mram_cache_addr_012> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0112>, <L2_cache/Mram_cache_addr_09> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0111>, <L2_cache/Mram_cache_addr_08> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_019>, <L2_cache/Mram_cache_addr_06> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_018>, <L2_cache/Mram_cache_addr_05> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_0110>, <L2_cache/Mram_cache_addr_07> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_016>, <L2_cache/Mram_cache_addr_03> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_015>, <L2_cache/Mram_cache_addr_02> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/Mram_cache_addr_017>, <L2_cache/Mram_cache_addr_04> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <L2_cache/cache_mem/Mram_mem_vector16>, <L2_cache/cache_mem/Mram_mem_vector9> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <L2_cache/fls_cnt_8> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_7> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_6> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_5> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_4> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_3> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_2> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_1> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L2_cache/fls_cnt_0> has a constant value of 0 in block <soc_toplevel>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L2_cache/cache_mem/Mram_mem_vector16> is unconnected in block <soc_toplevel>.
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_13> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_13> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_14> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_14> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_20> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_20> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_15> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_15> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_21> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_21> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_16> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_16> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_17> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_17> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_22> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_22> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_18> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_18> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_23> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_23> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_24> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_24> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_19> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_19> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_25> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_25> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_30> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_30> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_26> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_26> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_31> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_31> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_27> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_27> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_28> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_28> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/tlb_l_sclk/bypass_on.din_b_r_29> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/tlb_h_sclk/bypass_on.din_b_r_29> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_0> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_0> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_1> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_1> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_2> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_2> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_13> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_13> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_3> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_3> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_14> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_14> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_4> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_4> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_15> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_15> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_20> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_20> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_5> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_5> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_21> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_21> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_16> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_16> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_6> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_6> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_22> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_22> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_17> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_17> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_7> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_7> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_23> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_23> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_18> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_18> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_8> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_8> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_10> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_10> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_19> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_19> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_24> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_24> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_9> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_9> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_11> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_11> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_25> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_25> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_30> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_30> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_page_offset_r/Q_12> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_12> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_26> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_26> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_31> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_31> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_0> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_13> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_27> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_27> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_1> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_14> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_28> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_28> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_2> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_15> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_7> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_20> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/tlb_h_sclk/bypass_on.din_b_r_29> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/tlb_l_sclk/bypass_on.din_b_r_29> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_3> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_16> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_8> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_21> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_4> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_17> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_9> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_22> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_10> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_23> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_5> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_18> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_11> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_24> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_6> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_19> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_12> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_25> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_17> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_30> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_18> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_31> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_13> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_26> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_14> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_27> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_15> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_28> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/d_mmu/dff_tgt_vpn_r/Q_16> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/d_mmu/dff_tlb/Q_29> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_10> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_10> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_11> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_11> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_12> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_12> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_13> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_0> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_14> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_1> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_20> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_7> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_15> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_2> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_2> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_2> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_21> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_8> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_16> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_3> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_3> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_3> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_22> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_9> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_17> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_4> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_4> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_4> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_23> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_10> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_18> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_5> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_5> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_5> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_24> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_11> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_19> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_6> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_6> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_6> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_30> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_17> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_25> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_12> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_7> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_7> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_31> in Unit <soc_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <ncpu32k/i_mmu/dff_id_nxt/Q_31> <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_18> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_26> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_13> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_8> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_8> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_27> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_14> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_9> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_page_offset_r/Q_9> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_28> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_15> 
INFO:Xst:2261 - The FF/Latch <ncpu32k/i_mmu/dff_tlb/Q_29> in Unit <soc_toplevel> is equivalent to the following FF/Latch, which will be removed : <ncpu32k/i_mmu/dff_tgt_vpn_r/Q_16> 
Found area constraint ratio of 100 (+ 5) on block soc_toplevel, actual ratio is 45.
WARNING:Xst:387 - The KEEP property attached to the net <L2_cache/cache_mem/en_b_we_b[3]_AND_33_o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <L2_cache/cache_mem/en_b_we_b[2]_AND_32_o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <L2_cache/cache_mem/en_b_we_b[1]_AND_31_o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <L2_cache/cache_mem/en_b_we_b[0]_AND_30_o> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop ncpu32k/d_mmu/dff_msr_psr_dmme_r/Q_0 has been replicated 2 time(s)
FlipFlop ncpu32k/d_mmu/tlb_h_sclk/bypass_on.bypass has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1689
 Flip-Flops                                            : 1689

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : soc_toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3936
#      GND                         : 2
#      INV                         : 19
#      LUT1                        : 118
#      LUT2                        : 117
#      LUT3                        : 287
#      LUT4                        : 339
#      LUT5                        : 479
#      LUT6                        : 1890
#      MUXCY                       : 332
#      MUXF7                       : 90
#      VCC                         : 1
#      XORCY                       : 262
# FlipFlops/Latches                : 1689
#      FD                          : 554
#      FDC                         : 142
#      FDCE                        : 680
#      FDE                         : 228
#      FDP                         : 7
#      FDPE                        : 65
#      FDR                         : 4
#      FDRE                        : 9
# RAMS                             : 94
#      RAM16X1D                    : 4
#      RAM16X1S                    : 13
#      RAM32M                      : 2
#      RAM64X1S                    : 60
#      RAMB16BWER                  : 13
#      RAMB8BWER                   : 2
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 45
#      IBUF                        : 3
#      IOBUF                       : 16
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1689  out of  18224     9%  
 Number of Slice LUTs:                 3338  out of   9112    36%  
    Number used as Logic:              3249  out of   9112    35%  
    Number used as Memory:               89  out of   2176     4%  
       Number used as RAM:               89

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3695
   Number with an unused Flip Flop:    2006  out of   3695    54%  
   Number with an unused LUT:           357  out of   3695     9%  
   Number of fully used LUT-FF pairs:  1332  out of   3695    36%  
   Number of unique control sets:        78

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    186    25%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of     32    43%  
    Number using Block RAM only:         14
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                     | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
CPU_CLK                            | BUFGP                                                                                                                                     | 1496  |
SDR_CLK                            | BUFGP                                                                                                                                     | 183   |
UART_CLK                           | BUFGP                                                                                                                                     | 112   |
fb_bootrom/mem/N1                  | NONE(fb_bootrom/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram)| 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 38.016ns (Maximum Frequency: 26.304MHz)
   Minimum input arrival time before clock: 3.598ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPU_CLK'
  Clock period: 38.016ns (frequency: 26.304MHz)
  Total number of paths / destination ports: 131748644 / 4228
-------------------------------------------------------------------------
Delay:               38.016ns (Levels of Logic = 29)
  Source:            ncpu32k/d_mmu/tlb_l_sclk/Mram_mem_vector (RAM)
  Destination:       L2_cache/cache_mem/Mram_mem_vector8 (RAM)
  Source Clock:      CPU_CLK rising
  Destination Clock: CPU_CLK rising

  Data Path: ncpu32k/d_mmu/tlb_l_sclk/Mram_mem_vector to L2_cache/cache_mem/Mram_mem_vector8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA14    1   2.100   0.790  ncpu32k/d_mmu/tlb_l_sclk/Mram_mem_vector (ncpu32k/d_mmu/tlb_l_sclk/dout_a_r<14>)
     LUT4:I2->O            1   0.250   0.682  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_lut<0>_SW0 (N208)
     LUT6:I5->O            1   0.254   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_lut<0> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<0> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<1> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<2> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<3> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<4> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<5> (ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<5>)
     MUXCY:CI->O          18   0.023   1.235  ncpu32k/d_mmu/Mcompar_tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o_cy<6> (ncpu32k/d_mmu/tlb_vpn[18]_tgt_vpn_r[18]_equal_9_o)
     LUT6:I5->O           15   0.254   1.155  fb_arbi/Mmux_fb_mbus_cmd_addr173 (fb_mbus_cmd_addr<24>)
     LUT6:I5->O            5   0.254   1.069  fb_bus_sel<3>1 (fb_bus_sel<3>)
     LUT3:I0->O           12   0.235   1.177  fb_router/fb_bus_cmd_valid<3>1 (fb_bus_cmd_valid<3>)
     LUT3:I1->O            9   0.250   0.976  pb_uart/pb_uart_cmd_ready1 (pb_uart_cmd_ready)
     LUT6:I5->O            3   0.254   0.994  fb_arbi/fb_ibus_cmd_ready1 (fb_ibus_cmd_ready)
     LUT3:I0->O            3   0.235   0.766  ncpu32k/i_mmu/icache_cmd_ready_flush_strobe_OR_179_o1 (ncpu32k/i_mmu/icache_cmd_ready_flush_strobe_OR_179_o)
     LUT3:I2->O           90   0.254   2.359  ncpu32k/i_mmu/pipebuf_ifu/push1 (ncpu32k/i_mmu/hds_ibus_cmd)
     LUT3:I0->O            8   0.235   0.944  ncpu32k/i_mmu/ibus_flush_ack11 (ncpu32k/ibus_flush_ack)
     LUT2:I1->O           44   0.254   2.151  ncpu32k/core/ieu/hld_fls1 (ncpu32k/core/ieu/hld_fls)
     LUT5:I0->O           22   0.254   1.334  ncpu32k/core/ieu/ieu_in_ready1 (ncpu32k/core/ieu_in_ready)
     LUT2:I1->O           12   0.254   1.069  ncpu32k/core/idu/pipebuf_ifu/in_ready1 (ncpu32k/core/idu_in_ready)
     LUT4:I3->O          103   0.254   2.648  ncpu32k/core/ifu/Mmux_specul_tgt_nxt12111 (ncpu32k/core/ifu/Mmux_specul_tgt_nxt1211)
     LUT5:I0->O           13   0.254   1.098  ncpu32k/core/ifu/Mmux_specul_tgt_nxt12131 (ncpu32k/core/ifu/Mmux_specul_tgt_nxt1213)
     LUT3:I2->O           52   0.254   2.065  ncpu32k/core/ifu/predecoder/op_bt<5>11 (ncpu32k/core/ifu/predecoder/op_bt<5>1)
     LUT4:I1->O            8   0.235   1.399  ncpu32k/core/ifu/predecoder/op_jmpfar<5>1 (ncpu32k/core/ifu/op_jmpfar_nxt)
     LUT6:I0->O           37   0.254   1.604  ncpu32k/core/ifu/ibus_flush_req1 (ncpu32k/ibus_flush_req)
     LUT3:I2->O            1   0.254   0.682  ncpu32k/i_mmu/icache_cmd_valid11 (fb_ibus_cmd_valid)
     LUT2:I1->O           61   0.254   1.906  fb_arbi/Mmux_fb_mbus_cmd_valid11 (fb_mbus_cmd_valid)
     LUT6:I5->O            8   0.254   0.944  L2_cache/cache_mem/en_b_we_b[3]_AND_33_o1 (L2_cache/cache_mem/en_b_we_b[3]_AND_33_o)
     LUT6:I5->O            1   0.254   0.681  L2_cache/cache_mem/write_ctrl91 (L2_cache/cache_mem/write_ctrl91)
     RAMB16BWER:WEB3           0.330          L2_cache/cache_mem/Mram_mem_vector7
    ----------------------------------------
    Total                     38.016ns (8.289ns logic, 29.728ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SDR_CLK'
  Clock period: 6.980ns (frequency: 143.266MHz)
  Total number of paths / destination ports: 3047 / 630
-------------------------------------------------------------------------
Delay:               6.980ns (Levels of Logic = 8)
  Source:            fb_DRAM_ctrl/bank_adr_r_0 (FF)
  Destination:       fb_DRAM_ctrl/sdr_w_rdy (FF)
  Source Clock:      SDR_CLK rising
  Destination Clock: SDR_CLK rising

  Data Path: fb_DRAM_ctrl/bank_adr_r_0 to fb_DRAM_ctrl/sdr_w_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.525   1.519  fb_DRAM_ctrl/bank_adr_r_0 (fb_DRAM_ctrl/bank_adr_r_0)
     RAM16X1S:A0->O        1   0.235   1.137  fb_DRAM_ctrl/Mram_line_prech_r1 (fb_DRAM_ctrl/_n0264<0>)
     LUT6:I0->O            1   0.254   0.000  fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_lut<0> (fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<0> (fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<1> (fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<2> (fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<3> (fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<3>)
     MUXCY:CI->O          13   0.235   1.553  fb_DRAM_ctrl/Mcompar_bank_adr_r[1]_line_adr_r[12]_equal_32_o_cy<4> (fb_DRAM_ctrl/bank_adr_r[1]_line_adr_r[12]_equal_32_o)
     LUT6:I0->O            1   0.254   0.681  fb_DRAM_ctrl/_n0505_inv (fb_DRAM_ctrl/_n0505_inv)
     FDCE:CE                   0.302          fb_DRAM_ctrl/sdr_w_rdy
    ----------------------------------------
    Total                      6.980ns (2.090ns logic, 4.890ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_CLK'
  Clock period: 8.342ns (frequency: 119.878MHz)
  Total number of paths / destination ports: 9170 / 212
-------------------------------------------------------------------------
Delay:               8.342ns (Levels of Logic = 18)
  Source:            pb_uart/div_cnt_0 (FF)
  Destination:       pb_uart/phy_dout_7 (FF)
  Source Clock:      UART_CLK rising
  Destination Clock: UART_CLK rising

  Data Path: pb_uart/div_cnt_0 to pb_uart/phy_dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  pb_uart/div_cnt_0 (pb_uart/div_cnt_0)
     INV:I->O              1   0.255   0.000  pb_uart/Madd_div_cnt_nxt_lut<0>_INV_0 (pb_uart/Madd_div_cnt_nxt_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pb_uart/Madd_div_cnt_nxt_cy<0> (pb_uart/Madd_div_cnt_nxt_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<1> (pb_uart/Madd_div_cnt_nxt_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<2> (pb_uart/Madd_div_cnt_nxt_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<3> (pb_uart/Madd_div_cnt_nxt_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<4> (pb_uart/Madd_div_cnt_nxt_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<5> (pb_uart/Madd_div_cnt_nxt_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<6> (pb_uart/Madd_div_cnt_nxt_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<7> (pb_uart/Madd_div_cnt_nxt_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<8> (pb_uart/Madd_div_cnt_nxt_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<9> (pb_uart/Madd_div_cnt_nxt_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pb_uart/Madd_div_cnt_nxt_cy<10> (pb_uart/Madd_div_cnt_nxt_cy<10>)
     XORCY:CI->O           2   0.206   1.181  pb_uart/Madd_div_cnt_nxt_xor<11> (pb_uart/div_cnt_nxt<11>)
     LUT6:I0->O            1   0.254   0.000  pb_uart/Mcompar_phy_cke_lut<3> (pb_uart/Mcompar_phy_cke_lut<3>)
     MUXCY:S->O            1   0.215   0.000  pb_uart/Mcompar_phy_cke_cy<3> (pb_uart/Mcompar_phy_cke_cy<3>)
     MUXCY:CI->O          32   0.262   1.520  pb_uart/Mcompar_phy_cke_cy<4> (pb_uart/phy_cke)
     LUT4:I3->O            3   0.254   1.042  pb_uart/_n0394<1>12 (pb_uart/_n0394<1>1)
     LUT4:I0->O            8   0.254   0.943  pb_uart/_n0441_inv1 (pb_uart/_n0441_inv)
     FDE:CE                    0.302          pb_uart/phy_dout_0
    ----------------------------------------
    Total                      8.342ns (2.975ns logic, 5.367ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU_CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.598ns (Levels of Logic = 2)
  Source:            RST_L (PAD)
  Destination:       rst_r_0 (FF)
  Destination Clock: CPU_CLK rising

  Data Path: RST_L to rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  RST_L_IBUF (RST_L_IBUF)
     INV:I->O              6   0.255   0.875  RST_L_inv1_INV_0 (RST_L_inv)
     FDC:CLR                   0.459          rst_r_0
    ----------------------------------------
    Total                      3.598ns (2.042ns logic, 1.556ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SDR_CLK'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.598ns (Levels of Logic = 2)
  Source:            RST_L (PAD)
  Destination:       sdr_rst_r_0 (FF)
  Destination Clock: SDR_CLK rising

  Data Path: RST_L to sdr_rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  RST_L_IBUF (RST_L_IBUF)
     INV:I->O              6   0.255   0.875  RST_L_inv1_INV_0 (RST_L_inv)
     FDC:CLR                   0.459          sdr_rst_r_0
    ----------------------------------------
    Total                      3.598ns (2.042ns logic, 1.556ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.598ns (Levels of Logic = 2)
  Source:            RST_L (PAD)
  Destination:       uart_rst_r_0 (FF)
  Destination Clock: UART_CLK rising

  Data Path: RST_L to uart_rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  RST_L_IBUF (RST_L_IBUF)
     INV:I->O              6   0.255   0.875  RST_L_inv1_INV_0 (RST_L_inv)
     FDC:CLR                   0.459          uart_rst_r_0
    ----------------------------------------
    Total                      3.598ns (2.042ns logic, 1.556ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SDR_CLK'
  Total number of paths / destination ports: 53 / 37
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            fb_DRAM_ctrl/dout_vld_r_2 (FF)
  Destination:       DRAM_DATA<15> (PAD)
  Source Clock:      SDR_CLK rising

  Data Path: fb_DRAM_ctrl/dout_vld_r_2 to DRAM_DATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  fb_DRAM_ctrl/dout_vld_r_2 (fb_DRAM_ctrl/dout_vld_r_2)
     INV:I->O             16   0.255   1.181  fb_DRAM_ctrl/dout_vld_r<2>_inv1_INV_0 (fb_DRAM_ctrl/dout_vld_r<2>_inv)
     IOBUF:T->IO               2.912          DRAM_DATA_15_IOBUF (DRAM_DATA<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU_CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.312ns (Levels of Logic = 1)
  Source:            ncpu32k/d_mmu/dff_dbus_din_r/Q_7 (FF)
  Destination:       SPI_MOSI (PAD)
  Source Clock:      CPU_CLK rising

  Data Path: ncpu32k/d_mmu/dff_dbus_din_r/Q_7 to SPI_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.525   0.875  ncpu32k/d_mmu/dff_dbus_din_r/Q_7 (ncpu32k/d_mmu/dff_dbus_din_r/Q_7)
     OBUF:I->O                 2.912          SPI_MOSI_OBUF (SPI_MOSI)
    ----------------------------------------
    Total                      4.312ns (3.437ns logic, 0.875ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UART_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            pb_uart/uart_tx_r (FF)
  Destination:       UART_TX_L (PAD)
  Source Clock:      UART_CLK rising

  Data Path: pb_uart/uart_tx_r to UART_TX_L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  pb_uart/uart_tx_r (pb_uart/uart_tx_r)
     OBUF:I->O                 2.912          UART_TX_L_OBUF (UART_TX_L)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CPU_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPU_CLK        |   38.016|         |         |         |
SDR_CLK        |    1.606|         |         |         |
UART_CLK       |   10.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SDR_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPU_CLK        |   18.933|         |         |         |
SDR_CLK        |    6.980|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPU_CLK        |    6.814|         |         |         |
UART_CLK       |    8.342|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.23 secs
 
--> 

Total memory usage is 288036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  289 (   0 filtered)
Number of infos    :  199 (   0 filtered)

