// Seed: 266218676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wand id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  logic id_5 = -1;
  parameter [-1  ~^  1  <  -1  -  1 : 1  ^  1  ^  1 'd0 ^  1] id_6 = -1'h0 ~^ -1;
  assign id_5 = id_5;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    output tri id_3,
    output supply1 id_4
);
  logic [-1  -  -1 : -1] id_6 = 1'd0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
