Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Sep 01 15:54:07 2022
| Host         : DESKTOP-CTQMUAG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calc_top_control_sets_placed.rpt
| Design       : calc_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              27 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |             139 |           50 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+----------------------------+---------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                            |                                 |                1 |              1 |
|  clk_i_IBUF_BUFG | calc_uut/s_led[15]_i_1_n_0 | reset_i_IBUF                    |                1 |              1 |
|  clk_i_IBUF_BUFG | calc_uut/s_optype_1        | reset_i_IBUF                    |                1 |              4 |
|  clk_i_IBUF_BUFG | calc_uut/E[1]              | reset_i_IBUF                    |                1 |              4 |
|  clk_i_IBUF_BUFG | alu_uut/s_sqr_op0_0        |                                 |                4 |             12 |
|  clk_i_IBUF_BUFG | calc_uut/s_op1[11]_i_1_n_0 | reset_i_IBUF                    |                4 |             12 |
|  clk_i_IBUF_BUFG | calc_uut/s_op2_0           | reset_i_IBUF                    |                4 |             12 |
|  clk_i_IBUF_BUFG | calc_uut/E[0]              | reset_i_IBUF                    |                6 |             13 |
|  clk_i_IBUF_BUFG | alu_uut/s_op_counter0      | alu_uut/s_op_counter[0]_i_1_n_0 |                4 |             16 |
|  clk_i_IBUF_BUFG | alu_uut/s_sqr_op0_0        | alu_uut/s_sqr_op[31]_i_1_n_0    |                5 |             20 |
|  clk_i_IBUF_BUFG |                            | reset_i_IBUF                    |               12 |             27 |
|  clk_i_IBUF_BUFG | calc_uut/s_dig3[6]_i_1_n_0 | reset_i_IBUF                    |               13 |             29 |
|  clk_i_IBUF_BUFG | alu_uut/s_substractor      | reset_i_IBUF                    |                8 |             32 |
|  clk_i_IBUF_BUFG | io_ctrl_uut/s_1khzen       | reset_i_IBUF                    |               12 |             32 |
+------------------+----------------------------+---------------------------------+------------------+----------------+


