"D:/Effinity/bin/efx_map" --project "Uartecho" --write-efx-verilog "D:/Effinity/project/Uartecho/outflow/Uartecho.map.v" --write-premap-module "D:/Effinity/project/Uartecho/outflow/Uartecho.elab.vdb" --binary-db "D:/Effinity/project/Uartecho/outflow/Uartecho.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "D:/Effinity/project/Uartecho/work_syn" --output-dir "D:/Effinity/project/Uartecho/outflow" --project-xml "D:/Effinity/project/Uartecho/Uartecho.xml" --I "D:/Effinity/project/Uartecho" --I "D:/Effinity/project/Uartecho/ip/soc"