INFO: [VRFC 10-163] Analyzing VHDL file "/home/jsc/Documents/Xilinx/VHDL_Designs/RAM_8x8/RAM_8x8.srcs/sim_1/new/RAM_8x8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_8x8_tb'
