m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/study/verilog/final/sim
T_opt
!s110 1702295382
V@:6WI4cND[F7]D1Q3dYYR0
04 16 4 work tb_state_control fast 0
=1-089df45f51d6-6576f756-1e3-385c
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;2020.4;71
varea_judge
Z1 !s110 1702295360
!i10b 1
!s100 h^a1b_JcQKCUBnm6N:L1<3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdcmVGQR?D67[HQKSe2@W23
Z3 dD:/study/FPGA/study_project/state_control/sim
w1702140131
8D:/study/FPGA/study_project/state_control/rtl/area_judge.v
FD:/study/FPGA/study_project/state_control/rtl/area_judge.v
!i122 69
L0 1 63
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1702295360.000000
!s107 D:/study/FPGA/study_project/state_control/rtl/area_judge.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/state_control/rtl/area_judge.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vgoods_choose
R1
!i10b 1
!s100 ]Eol23SjHfTWXSi26Zm`k0
R2
I8T?_BClGbWgX>KL>1B^lN3
R3
w1702284444
8D:/study/FPGA/study_project/state_control/rtl/goods_choose.v
FD:/study/FPGA/study_project/state_control/rtl/goods_choose.v
!i122 70
L0 1 61
R4
R5
r1
!s85 0
31
R6
!s107 D:/study/FPGA/study_project/state_control/rtl/goods_choose.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/state_control/rtl/goods_choose.v|
!i113 0
R7
R0
vstate_control
R1
!i10b 1
!s100 MjKeh<975Z]6lnQZb83_E1
R2
Ij6KOeoC1z[cc7PQ:N188O0
R3
w1702226823
8D:/study/FPGA/study_project/state_control/rtl/state_control.v
FD:/study/FPGA/study_project/state_control/rtl/state_control.v
!i122 71
L0 1 38
R4
R5
r1
!s85 0
31
R6
!s107 D:/study/FPGA/study_project/state_control/rtl/state_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/state_control/rtl/state_control.v|
!i113 0
R7
R0
vtb_state_control
R1
!i10b 1
!s100 o^e@8AQalVL?f@Ko5P5f70
R2
IQR9f<];?m0_b<^K_l>Fno3
R3
w1702295355
8D:/study/FPGA/study_project/state_control/sim/tb_state_control.v
FD:/study/FPGA/study_project/state_control/sim/tb_state_control.v
!i122 73
L0 2 57
R4
R5
r1
!s85 0
31
R6
!s107 D:/study/FPGA/study_project/state_control/sim/tb_state_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/state_control/sim/tb_state_control.v|
!i113 0
R7
R0
vtrade
R1
!i10b 1
!s100 8O5NV:JzAC^2H:24=:H8h0
R2
I1ehYgMVlQVc@=FJZdUgem0
R3
w1702294467
8D:/study/FPGA/study_project/state_control/rtl/trade.v
FD:/study/FPGA/study_project/state_control/rtl/trade.v
!i122 72
L0 1 148
R4
R5
r1
!s85 0
31
R6
!s107 D:/study/FPGA/study_project/state_control/rtl/trade.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/state_control/rtl/trade.v|
!i113 0
R7
R0
