#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024e8b3527c0 .scope module, "borrow_flipflopTB" "borrow_flipflopTB" 2 4;
 .timescale -9 -9;
v0000024e8b34fb60_0 .var "CLK", 0 0;
v0000024e8b34f200_0 .var "D", 0 0;
v0000024e8b34fc00_0 .net "Q", 0 0, v0000024e8b34f840_0;  1 drivers
v0000024e8b34fd40_0 .var "R", 0 0;
S_0000024e8b352f40 .scope module, "UUT" "borrow_flipflop" 2 8, 3 61 0, S_0000024e8b3527c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v0000024e8b34fac0_0 .net "CLK", 0 0, v0000024e8b34fb60_0;  1 drivers
v0000024e8b34f3e0_0 .net "D", 0 0, v0000024e8b34f200_0;  1 drivers
v0000024e8b34f840_0 .var "Q", 0 0;
v0000024e8b34f160_0 .net "R", 0 0, v0000024e8b34fd40_0;  1 drivers
E_0000024e8b330df0 .event negedge, v0000024e8b34fac0_0;
S_0000024e8b352ae0 .scope module, "topTB" "topTB" 3 160;
 .timescale -9 -9;
v0000024e8b3ab810_0 .net "N", 0 0, v0000024e8b34ff20_0;  1 drivers
v0000024e8b3ab950_0 .var "St", 0 0;
v0000024e8b3ab9f0_0 .net "V", 0 0, v0000024e8b34f2a0_0;  1 drivers
v0000024e8b3ac030_0 .net "Z", 0 0, v0000024e8b34fe80_0;  1 drivers
v0000024e8b3aba90_0 .net "eightBitDifference", 7 0, v0000024e8b34f340_0;  1 drivers
v0000024e8b3acc10_0 .var "eightBitMinuend", 7 0;
v0000024e8b3aaf50_0 .var "eightBitSubtrahend", 7 0;
S_0000024e8b41d860 .scope module, "UUT" "top" 3 167, 3 97 0, S_0000024e8b352ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "St";
    .port_info 1 /INPUT 8 "eightBitMinuend";
    .port_info 2 /INPUT 8 "eightBitSubtrahend";
    .port_info 3 /OUTPUT 8 "eightBitDifference";
    .port_info 4 /OUTPUT 1 "StatusRegZ";
    .port_info 5 /OUTPUT 1 "StatusRegN";
    .port_info 6 /OUTPUT 1 "StatusRegV";
v0000024e8b3ac710_0 .net "Bin", 0 0, v0000024e8b34f020_0;  1 drivers
v0000024e8b3ab630_0 .net "Bout", 0 0, L_0000024e8b333a00;  1 drivers
v0000024e8b3ab1d0_0 .var "CLK", 0 0;
v0000024e8b3ab6d0_0 .var "LAccumulator", 0 0;
v0000024e8b3abc70_0 .var "LSubtrahend", 0 0;
v0000024e8b3ac7b0_0 .var "PoutE", 0 0;
v0000024e8b3ac3f0_0 .var "R", 0 0;
v0000024e8b3acad0_0 .net "Si", 0 0, L_0000024e8b333990;  1 drivers
v0000024e8b3ab270_0 .net "St", 0 0, v0000024e8b3ab950_0;  1 drivers
v0000024e8b3aaeb0_0 .net "StatusRegN", 0 0, v0000024e8b34ff20_0;  alias, 1 drivers
v0000024e8b3abef0_0 .net "StatusRegV", 0 0, v0000024e8b34f2a0_0;  alias, 1 drivers
v0000024e8b3ac8f0_0 .net "StatusRegZ", 0 0, v0000024e8b34fe80_0;  alias, 1 drivers
v0000024e8b3ab770_0 .net "eightBitDifference", 7 0, v0000024e8b34f340_0;  alias, 1 drivers
v0000024e8b3ab3b0_0 .net "eightBitMinuend", 7 0, v0000024e8b3acc10_0;  1 drivers
v0000024e8b3ac990_0 .net "eightBitSubtrahend", 7 0, v0000024e8b3aaf50_0;  1 drivers
v0000024e8b3acb70_0 .net "minuend", 0 0, v0000024e8b34f660_0;  1 drivers
v0000024e8b3ab8b0_0 .net "subtrahend", 0 0, v0000024e8b3abe50_0;  1 drivers
S_0000024e8b41d9f0 .scope module, "accumulatorReg" "accumulator_shift_reg" 3 113, 3 2 0, S_0000024e8b41d860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Si";
    .port_info 2 /INPUT 1 "LE";
    .port_info 3 /INPUT 8 "Load";
    .port_info 4 /INPUT 1 "PoutE";
    .port_info 5 /OUTPUT 1 "Sout";
    .port_info 6 /OUTPUT 8 "Pout";
v0000024e8b34f8e0_0 .net "CLK", 0 0, v0000024e8b3ab1d0_0;  1 drivers
v0000024e8b34f480_0 .net "LE", 0 0, v0000024e8b3ab6d0_0;  1 drivers
v0000024e8b34f980_0 .net "Load", 7 0, v0000024e8b3acc10_0;  alias, 1 drivers
v0000024e8b34f340_0 .var "Pout", 7 0;
v0000024e8b34f700_0 .net "PoutE", 0 0, v0000024e8b3ac7b0_0;  1 drivers
v0000024e8b34f520_0 .net "Si", 0 0, L_0000024e8b333990;  alias, 1 drivers
v0000024e8b34f660_0 .var "Sout", 0 0;
v0000024e8b34fa20_0 .var "accumulator", 7 0;
E_0000024e8b3318f0 .event negedge, v0000024e8b34f8e0_0;
E_0000024e8b331230 .event posedge, v0000024e8b34f8e0_0;
E_0000024e8b3313f0 .event anyedge, v0000024e8b34f8e0_0;
S_0000024e8b33cdd0 .scope module, "flipflop" "borrow_flipflop" 3 128, 3 61 0, S_0000024e8b41d860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v0000024e8b34fca0_0 .net "CLK", 0 0, v0000024e8b3ab1d0_0;  alias, 1 drivers
v0000024e8b34f7a0_0 .net "D", 0 0, L_0000024e8b333a00;  alias, 1 drivers
v0000024e8b34f020_0 .var "Q", 0 0;
v0000024e8b34fde0_0 .net "R", 0 0, v0000024e8b3ac3f0_0;  1 drivers
S_0000024e8b33cf60 .scope module, "register" "status_register" 3 136, 3 83 0, S_0000024e8b41d860;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "SReg1";
    .port_info 4 /OUTPUT 1 "SReg2";
    .port_info 5 /OUTPUT 1 "SReg3";
v0000024e8b34fe80_0 .var "SReg1", 0 0;
v0000024e8b34ff20_0 .var "SReg2", 0 0;
v0000024e8b34f2a0_0 .var "SReg3", 0 0;
v0000024e8b34f0c0_0 .net "X", 7 0, v0000024e8b3acc10_0;  alias, 1 drivers
v0000024e8b34f5c0_0 .net "Y", 7 0, v0000024e8b3aaf50_0;  alias, 1 drivers
v0000024e8b3ab090_0 .net "clk", 0 0, v0000024e8b3ab1d0_0;  alias, 1 drivers
S_0000024e8b33b7e0 .scope module, "subtractor" "full_subtractor" 3 132, 3 72 0, S_0000024e8b41d860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Bout";
L_0000024e8b333840 .functor XOR 1, v0000024e8b34f660_0, v0000024e8b3abe50_0, C4<0>, C4<0>;
L_0000024e8b333990 .functor XOR 1, L_0000024e8b333840, v0000024e8b34f020_0, C4<0>, C4<0>;
L_0000024e8b3338b0 .functor NOT 1, v0000024e8b34f660_0, C4<0>, C4<0>, C4<0>;
L_0000024e8b333bc0 .functor AND 1, L_0000024e8b3338b0, v0000024e8b34f020_0, C4<1>, C4<1>;
L_0000024e8b332e30 .functor AND 1, v0000024e8b3abe50_0, v0000024e8b34f020_0, C4<1>, C4<1>;
L_0000024e8b333ae0 .functor OR 1, L_0000024e8b333bc0, L_0000024e8b332e30, C4<0>, C4<0>;
L_0000024e8b3330d0 .functor NOT 1, v0000024e8b34f660_0, C4<0>, C4<0>, C4<0>;
L_0000024e8b333ca0 .functor AND 1, L_0000024e8b3330d0, v0000024e8b3abe50_0, C4<1>, C4<1>;
L_0000024e8b333a00 .functor OR 1, L_0000024e8b333ae0, L_0000024e8b333ca0, C4<0>, C4<0>;
v0000024e8b3aad70_0 .net "Bin", 0 0, v0000024e8b34f020_0;  alias, 1 drivers
v0000024e8b3ac350_0 .net "Bout", 0 0, L_0000024e8b333a00;  alias, 1 drivers
v0000024e8b3ab310_0 .net "D", 0 0, L_0000024e8b333990;  alias, 1 drivers
v0000024e8b3ac530_0 .net "X", 0 0, v0000024e8b34f660_0;  alias, 1 drivers
v0000024e8b3aaff0_0 .net "Y", 0 0, v0000024e8b3abe50_0;  alias, 1 drivers
v0000024e8b3ab4f0_0 .net *"_ivl_0", 0 0, L_0000024e8b333840;  1 drivers
v0000024e8b3ac2b0_0 .net *"_ivl_10", 0 0, L_0000024e8b333ae0;  1 drivers
v0000024e8b3ab130_0 .net *"_ivl_12", 0 0, L_0000024e8b3330d0;  1 drivers
v0000024e8b3ac850_0 .net *"_ivl_14", 0 0, L_0000024e8b333ca0;  1 drivers
v0000024e8b3ac0d0_0 .net *"_ivl_4", 0 0, L_0000024e8b3338b0;  1 drivers
v0000024e8b3ab450_0 .net *"_ivl_6", 0 0, L_0000024e8b333bc0;  1 drivers
v0000024e8b3ab590_0 .net *"_ivl_8", 0 0, L_0000024e8b332e30;  1 drivers
S_0000024e8b33b970 .scope module, "subtrahendReg" "subtrahend_shift_reg" 3 120, 3 35 0, S_0000024e8b41d860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LE";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v0000024e8b3abf90_0 .net "CLK", 0 0, v0000024e8b3ab1d0_0;  alias, 1 drivers
v0000024e8b3aca30_0 .net "LE", 0 0, v0000024e8b3abc70_0;  1 drivers
v0000024e8b3ac670_0 .net "Load", 7 0, v0000024e8b3aaf50_0;  alias, 1 drivers
v0000024e8b3abe50_0 .var "Sout", 0 0;
v0000024e8b3ac5d0_0 .var "subtrahend", 7 0;
    .scope S_0000024e8b352f40;
T_0 ;
    %wait E_0000024e8b330df0;
    %load/vec4 v0000024e8b34f160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000024e8b34f3e0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000024e8b34f840_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024e8b3527c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b34fd40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000024e8b3527c0;
T_2 ;
    %delay 10, 0;
    %vpi_call 2 13 "$monitor", "%b   %b| %b", v0000024e8b34f200_0, v0000024e8b34fb60_0, v0000024e8b34fc00_0 {0 0 0};
    %load/vec4 v0000024e8b34f200_0;
    %load/vec4 v0000024e8b34fb60_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024e8b34fb60_0, 0, 1;
    %store/vec4 v0000024e8b34f200_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024e8b3527c0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024e8b34fb60_0, 0, 1;
    %store/vec4 v0000024e8b34f200_0, 0, 1;
    %vpi_call 2 20 "$display", "D CLK | Q" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000024e8b3527c0;
T_4 ;
    %delay 90, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000024e8b41d9f0;
T_5 ;
    %wait E_0000024e8b3313f0;
    %load/vec4 v0000024e8b34f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024e8b34f980_0;
    %store/vec4 v0000024e8b34fa20_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024e8b41d9f0;
T_6 ;
    %wait E_0000024e8b331230;
    %load/vec4 v0000024e8b34f480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024e8b34fa20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000024e8b34f660_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000024e8b34f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000024e8b34fa20_0;
    %store/vec4 v0000024e8b34f340_0, 0, 8;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024e8b41d9f0;
T_7 ;
    %wait E_0000024e8b3318f0;
    %load/vec4 v0000024e8b34f480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024e8b34f520_0;
    %load/vec4 v0000024e8b34fa20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e8b34fa20_0, 0, 8;
T_7.0 ;
    %load/vec4 v0000024e8b34f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024e8b34fa20_0;
    %store/vec4 v0000024e8b34f340_0, 0, 8;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024e8b33b970;
T_8 ;
    %wait E_0000024e8b3313f0;
    %load/vec4 v0000024e8b3aca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000024e8b3ac670_0;
    %store/vec4 v0000024e8b3ac5d0_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024e8b33b970;
T_9 ;
    %wait E_0000024e8b331230;
    %load/vec4 v0000024e8b3aca30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000024e8b3ac5d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000024e8b3abe50_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024e8b33b970;
T_10 ;
    %wait E_0000024e8b3318f0;
    %load/vec4 v0000024e8b3aca30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000024e8b3ac5d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024e8b3ac5d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e8b3ac5d0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024e8b33cdd0;
T_11 ;
    %wait E_0000024e8b3318f0;
    %load/vec4 v0000024e8b34fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000024e8b34f7a0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000024e8b34f020_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024e8b33cf60;
T_12 ;
    %wait E_0000024e8b3318f0;
    %load/vec4 v0000024e8b34f0c0_0;
    %load/vec4 v0000024e8b34f5c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %pad/s 1;
    %store/vec4 v0000024e8b34fe80_0, 0, 1;
    %load/vec4 v0000024e8b34f0c0_0;
    %load/vec4 v0000024e8b34f5c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %pad/s 1;
    %store/vec4 v0000024e8b34ff20_0, 0, 1;
    %load/vec4 v0000024e8b34f5c0_0;
    %pad/u 32;
    %load/vec4 v0000024e8b34f0c0_0;
    %pad/u 32;
    %sub;
    %cmpi/u 128, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %pad/s 1;
    %store/vec4 v0000024e8b34f2a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024e8b41d860;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b3ab1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e8b3ab6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b3ac7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e8b3abc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e8b3ac3f0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000024e8b41d860;
T_14 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b3ac3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b3ab1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b3ab6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e8b3abc70_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000024e8b3ab1d0_0;
    %inv;
    %store/vec4 v0000024e8b3ab1d0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000024e8b41d860;
T_15 ;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e8b3ac7b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 151 "$finish" {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0000024e8b352ae0;
T_16 ;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v0000024e8b3acc10_0, 0, 8;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v0000024e8b3aaf50_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0000024e8b352ae0;
T_17 ;
    %delay 190, 0;
    %vpi_call 3 171 "$display", " %b {%d}", v0000024e8b3acc10_0, v0000024e8b3acc10_0 {0 0 0};
    %vpi_call 3 172 "$display", "-%b {%d}", v0000024e8b3aaf50_0, v0000024e8b3aaf50_0 {0 0 0};
    %vpi_call 3 173 "$display", "------------" {0 0 0};
    %vpi_call 3 174 "$display", " %b\012", v0000024e8b3aba90_0 {0 0 0};
    %vpi_call 3 175 "$display", "Status Registers:" {0 0 0};
    %vpi_call 3 176 "$display", "Z= %b  N= %b  V= %b", v0000024e8b3ac030_0, v0000024e8b3ab810_0, v0000024e8b3ab9f0_0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "borrow_flipflopTB.v";
    "./Capstone.v";
