#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Wed Mar 18 00:11:58 2020
# Process ID: 16364
# Current directory: D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1
# Command line: vivado.exe -log system_ip_accel_app_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ip_accel_app_0_0.tcl
# Log file: D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/system_ip_accel_app_0_0.vds
# Journal file: D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_ip_accel_app_0_0.tcl -notrace
Command: synth_design -top system_ip_accel_app_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 445.352 ; gain = 97.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ip_accel_app_0_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/synth/system_ip_accel_app_0_0.vhd:81]
INFO: [Synth 8-3491] module 'ip_accel_app' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd:12' bound to instance 'U0' of component 'ip_accel_app' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/synth/system_ip_accel_app_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd:37]
INFO: [Synth 8-3491] module 'Block_proc642' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd:12' bound to instance 'Block_proc642_U0' of component 'Block_proc642' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Block_proc642' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Block_proc642' (1#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd:26]
INFO: [Synth 8-3491] module 'AXIvideo2xfMat' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:12' bound to instance 'AXIvideo2xfMat_U0' of component 'AXIvideo2xfMat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd:253]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2xfMat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:125]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_data_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:184]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (2#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (3#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_keep_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:198]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_strb_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:212]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_user_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:226]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized1' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized1' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_last_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:240]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_id_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:254]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_dest_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2xfMat' (5#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd:36]
INFO: [Synth 8-3491] module 'weed_detection' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:12' bound to instance 'weed_detection_U0' of component 'weed_detection' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd:275]
INFO: [Synth 8-638] synthesizing module 'weed_detection' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:35]
INFO: [Synth 8-3491] module 'weed_detection_entry' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd:12' bound to instance 'weed_detection_entry_U0' of component 'weed_detection_entry' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:995]
INFO: [Synth 8-638] synthesizing module 'weed_detection_entry' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'weed_detection_entry' (6#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd:28]
INFO: [Synth 8-3491] module 'weed_detection_Block' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd:12' bound to instance 'weed_detection_Block_U0' of component 'weed_detection_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1009]
INFO: [Synth 8-638] synthesizing module 'weed_detection_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'weed_detection_Block' (7#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd:34]
INFO: [Synth 8-3491] module 'duplicateMat_2762' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:12' bound to instance 'duplicateMat_2762_U0' of component 'duplicateMat_2762' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2762' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:43]
INFO: [Synth 8-3491] module 'duplicateMat_2_Block' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd:12' bound to instance 'duplicateMat_2_Block_U0' of component 'duplicateMat_2_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:350]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2_Block' (8#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd:41]
INFO: [Synth 8-3491] module 'duplicateMat_2_Loop_s' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:12' bound to instance 'duplicateMat_2_Loop_U0' of component 'duplicateMat_2_Loop_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:377]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2_Loop_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:106]
INFO: [Synth 8-3491] module 'read765' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd:12' bound to instance 'tmp_V_read765_fu_105' of component 'read765' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:134]
INFO: [Synth 8-638] synthesizing module 'read765' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'read765' (9#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2_Loop_s' (10#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd:39]
INFO: [Synth 8-3491] module 'xFDuplicate_2' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:12' bound to instance 'xFDuplicate_2_U0' of component 'xFDuplicate_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:402]
INFO: [Synth 8-638] synthesizing module 'xFDuplicate_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'xFDuplicate_2' (11#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd:36]
INFO: [Synth 8-3491] module 'duplicateMat_2_Loop_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:12' bound to instance 'duplicateMat_2_Loop_1_U0' of component 'duplicateMat_2_Loop_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:424]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2_Loop_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:115]
INFO: [Synth 8-3491] module 'write_r' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:12' bound to instance 'call_ln113_write_r_fu_100' of component 'write_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:144]
INFO: [Synth 8-638] synthesizing module 'write_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'write_r' (12#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:29]
INFO: [Synth 8-3491] module 'write_r' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:12' bound to instance 'call_ln114_write_r_fu_108' of component 'write_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2_Loop_1' (13#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:47' bound to instance 'p_src_cols_load6_loc_1_U' of component 'fifo_w12_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:452]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w12_d2_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:10' bound to instance 'U_fifo_w12_d2_A_shiftReg' of component 'fifo_w12_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_shiftReg' (14#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A' (15#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w11_d4_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:47' bound to instance 'p_dst1_rows_c_i_U' of component 'fifo_w11_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:465]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d4_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:10' bound to instance 'U_fifo_w11_d4_A_shiftReg' of component 'fifo_w11_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d4_A_shiftReg' (16#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d4_A' (17#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w12_d4_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:47' bound to instance 'p_dst1_cols_c_i_U' of component 'fifo_w12_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w12_d4_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:10' bound to instance 'U_fifo_w12_d4_A_shiftReg' of component 'fifo_w12_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d4_A_shiftReg' (18#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d4_A' (19#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:47' bound to instance 'src_V_V_U' of component 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:491]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:10' bound to instance 'U_fifo_w24_d2_A_shiftReg' of component 'fifo_w24_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_shiftReg' (20#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A' (21#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd:47' bound to instance 'p_src_cols_load6_loc_s_U' of component 'fifo_w12_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:504]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:47' bound to instance 'dst_V_V_U' of component 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:517]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd:47' bound to instance 'dst1_V_V_U' of component 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:530]
INFO: [Synth 8-3491] module 'start_for_duplicabkb' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:47' bound to instance 'start_for_duplicabkb_U' of component 'start_for_duplicabkb' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:543]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicabkb' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_duplicabkb_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:10' bound to instance 'U_start_for_duplicabkb_shiftReg' of component 'start_for_duplicabkb_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicabkb_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicabkb_shiftReg' (22#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicabkb' (23#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd:66]
INFO: [Synth 8-3491] module 'start_for_xFDuplicud' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:47' bound to instance 'start_for_xFDuplicud_U' of component 'start_for_xFDuplicud' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:556]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplicud' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_xFDuplicud_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:10' bound to instance 'U_start_for_xFDuplicud_shiftReg' of component 'start_for_xFDuplicud_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplicud_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplicud_shiftReg' (24#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplicud' (25#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_2_Block_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_2_Loop_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:636]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2762' (26#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd:43]
INFO: [Synth 8-3491] module 'resizeNNBilinear' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:12' bound to instance 'resizeNNBilinear_U0' of component 'resizeNNBilinear' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'resizeNNBilinear' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:273]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:97' bound to instance 'line_buffer_0_0_V_U' of component 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:681]
INFO: [Synth 8-638] synthesizing module 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg_ram' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:10' bound to instance 'resizeNNBilinear_eOg_ram_U' of component 'resizeNNBilinear_eOg_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:132]
INFO: [Synth 8-638] synthesizing module 'resizeNNBilinear_eOg_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resizeNNBilinear_eOg_ram' (27#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'resizeNNBilinear_eOg' (28#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:97' bound to instance 'line_buffer_1_0_V_U' of component 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:698]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd:97' bound to instance 'line_buffer_2_0_V_U' of component 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:715]
INFO: [Synth 8-3491] module 'xfUDivResize' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:12' bound to instance 'grp_xfUDivResize_fu_519' of component 'xfUDivResize' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:732]
INFO: [Synth 8-638] synthesizing module 'xfUDivResize' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 44 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_udivdEe' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:199' bound to instance 'ip_accel_app_udivdEe_U54' of component 'ip_accel_app_udivdEe' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivdEe' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 44 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_udivdEe_div' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:102' bound to instance 'ip_accel_app_udivdEe_div_U' of component 'ip_accel_app_udivdEe_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:240]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivdEe_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:119]
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_udivdEe_div_u' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:9' bound to instance 'ip_accel_app_udivdEe_div_u_0' of component 'ip_accel_app_udivdEe_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivdEe_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:34]
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivdEe_div_u' (29#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivdEe_div' (30#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivdEe' (31#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'xfUDivResize' (32#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd:26]
INFO: [Synth 8-3491] module 'scaleCompute' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/scaleCompute.vhd:12' bound to instance 'grp_scaleCompute_fu_544' of component 'scaleCompute' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:744]
INFO: [Synth 8-638] synthesizing module 'scaleCompute' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/scaleCompute.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'scaleCompute' (33#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/scaleCompute.vhd:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_hbi' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:51' bound to instance 'ip_accel_app_mul_hbi_U60' of component 'ip_accel_app_mul_hbi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:751]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_hbi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_hbi_DSP48_0' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:6' bound to instance 'ip_accel_app_mul_hbi_DSP48_0_U' of component 'ip_accel_app_mul_hbi_DSP48_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_hbi_DSP48_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_hbi_DSP48_0' (34#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_hbi' (35#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:51' bound to instance 'ip_accel_app_mul_ibs_U61' of component 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:766]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs_DSP48_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:6' bound to instance 'ip_accel_app_mul_ibs_DSP48_1_U' of component 'ip_accel_app_mul_ibs_DSP48_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_ibs_DSP48_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_ibs_DSP48_1' (36#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_ibs' (37#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:51' bound to instance 'ip_accel_app_mul_ibs_U62' of component 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:781]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:51' bound to instance 'ip_accel_app_mul_ibs_U63' of component 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:796]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:56' bound to instance 'ip_accel_app_mac_jbC_U64' of component 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:811]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC_DSP48_2' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:9' bound to instance 'ip_accel_app_mac_jbC_DSP48_2_U' of component 'ip_accel_app_mac_jbC_DSP48_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_jbC_DSP48_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_jbC_DSP48_2' (38#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_jbC' (39#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:56' bound to instance 'ip_accel_app_mac_jbC_U65' of component 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:828]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:56' bound to instance 'ip_accel_app_mac_jbC_U66' of component 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:845]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:56' bound to instance 'ip_accel_app_mac_kbM_U67' of component 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:862]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM_DSP48_3' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:9' bound to instance 'ip_accel_app_mac_kbM_DSP48_3_U' of component 'ip_accel_app_mac_kbM_DSP48_3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_kbM_DSP48_3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_kbM_DSP48_3' (40#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_kbM' (41#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:56' bound to instance 'ip_accel_app_mac_kbM_U68' of component 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:56' bound to instance 'ip_accel_app_mac_kbM_U69' of component 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:896]
INFO: [Synth 8-256] done synthesizing module 'resizeNNBilinear' (42#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:30]
INFO: [Synth 8-3491] module 'get_vegetation_image_4' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:12' bound to instance 'get_vegetation_image_4_U0' of component 'get_vegetation_image_4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_image_4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:36]
INFO: [Synth 8-3491] module 'get_vegetation_image_113' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd:12' bound to instance 'get_vegetation_image_113_U0' of component 'get_vegetation_image_113' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:734]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_image_113' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_image_113' (43#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd:34]
INFO: [Synth 8-3491] module 'duplicateMat635769' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:12' bound to instance 'duplicateMat635769_U0' of component 'duplicateMat635769' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:754]
INFO: [Synth 8-638] synthesizing module 'duplicateMat635769' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:43]
INFO: [Synth 8-3491] module 'duplicateMat_Block_s' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd:12' bound to instance 'duplicateMat_Block_U0' of component 'duplicateMat_Block_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:350]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Block_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Block_s' (44#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd:41]
INFO: [Synth 8-3491] module 'duplicateMat_Loop_Re' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:12' bound to instance 'duplicateMat_Loop_Re_U0' of component 'duplicateMat_Loop_Re' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:377]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Loop_Re' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:106]
INFO: [Synth 8-3491] module 'read779' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:12' bound to instance 'tmp_V_read779_fu_105' of component 'read779' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:134]
INFO: [Synth 8-638] synthesizing module 'read779' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'read779' (45#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Loop_Re' (46#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd:39]
INFO: [Synth 8-3491] module 'xFDuplicate645' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:12' bound to instance 'xFDuplicate645_U0' of component 'xFDuplicate645' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:402]
INFO: [Synth 8-638] synthesizing module 'xFDuplicate645' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'xFDuplicate645' (47#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd:36]
INFO: [Synth 8-3491] module 'duplicateMat_Loop_2_s' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:12' bound to instance 'duplicateMat_Loop_2_U0' of component 'duplicateMat_Loop_2_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:424]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Loop_2_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:115]
INFO: [Synth 8-3491] module 'write_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:12' bound to instance 'call_ln114_write_1_fu_100' of component 'write_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:144]
INFO: [Synth 8-638] synthesizing module 'write_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'write_1' (48#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:29]
INFO: [Synth 8-3491] module 'write_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:12' bound to instance 'call_ln115_write_1_fu_108' of component 'write_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Loop_2_s' (49#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'p_src_cols_load10_loc_5_U' of component 'fifo_w10_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:452]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w10_d2_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:10' bound to instance 'U_fifo_w10_d2_A_shiftReg' of component 'fifo_w10_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_shiftReg' (50#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A' (51#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w9_d4_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:47' bound to instance 'p_dst1_rows_c_i_U' of component 'fifo_w9_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:465]
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w9_d4_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:10' bound to instance 'U_fifo_w9_d4_A_shiftReg' of component 'fifo_w9_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d4_A_shiftReg' (52#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d4_A' (53#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w10_d4_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:47' bound to instance 'p_dst1_cols_c_i_U' of component 'fifo_w10_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w10_d4_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:10' bound to instance 'U_fifo_w10_d4_A_shiftReg' of component 'fifo_w10_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d4_A_shiftReg' (54#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d4_A' (55#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_x' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:47' bound to instance 'src_V_V_U' of component 'fifo_w24_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:491]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_x_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:10' bound to instance 'U_fifo_w24_d2_A_x_shiftReg' of component 'fifo_w24_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x_shiftReg' (56#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x' (57#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'p_src_cols_load10_loc_U' of component 'fifo_w10_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:504]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_x' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:47' bound to instance 'dst_V_V_U' of component 'fifo_w24_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:517]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_x' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd:47' bound to instance 'dst1_V_V_U' of component 'fifo_w24_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:530]
INFO: [Synth 8-3491] module 'start_for_duplicalbW' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:47' bound to instance 'start_for_duplicalbW_U' of component 'start_for_duplicalbW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:543]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicalbW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_duplicalbW_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:10' bound to instance 'U_start_for_duplicalbW_shiftReg' of component 'start_for_duplicalbW_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicalbW_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicalbW_shiftReg' (58#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicalbW' (59#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd:66]
INFO: [Synth 8-3491] module 'start_for_xFDuplimb6' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:47' bound to instance 'start_for_xFDuplimb6_U' of component 'start_for_xFDuplimb6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:556]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplimb6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_xFDuplimb6_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:10' bound to instance 'U_start_for_xFDuplimb6_shiftReg' of component 'start_for_xFDuplimb6_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplimb6_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplimb6_shiftReg' (60#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplimb6' (61#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_Block_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_Loop_Re_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:636]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat635769' (62#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd:43]
INFO: [Synth 8-3491] module 'duplicateMat' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:12' bound to instance 'duplicateMat_U0' of component 'duplicateMat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:783]
INFO: [Synth 8-638] synthesizing module 'duplicateMat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:33]
INFO: [Synth 8-3491] module 'duplicateMat_Block_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd:12' bound to instance 'duplicateMat_Block_1_U0' of component 'duplicateMat_Block_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:277]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Block_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Block_1' (63#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd:27]
INFO: [Synth 8-3491] module 'duplicateMat_Loop_Re_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:12' bound to instance 'duplicateMat_Loop_Re_1_U0' of component 'duplicateMat_Loop_Re_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:290]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Loop_Re_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:106]
INFO: [Synth 8-3491] module 'read779' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:12' bound to instance 'tmp_V_read779_fu_105' of component 'read779' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Loop_Re_1' (64#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd:39]
INFO: [Synth 8-3491] module 'xFDuplicate' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:12' bound to instance 'xFDuplicate_U0' of component 'xFDuplicate' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:315]
INFO: [Synth 8-638] synthesizing module 'xFDuplicate' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'xFDuplicate' (65#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd:39]
INFO: [Synth 8-3491] module 'duplicateMat_Loop_2_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:12' bound to instance 'duplicateMat_Loop_2_1_U0' of component 'duplicateMat_Loop_2_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:340]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Loop_2_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:111]
INFO: [Synth 8-3491] module 'write_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:12' bound to instance 'call_ln114_write_1_fu_90' of component 'write_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:138]
INFO: [Synth 8-3491] module 'write_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:12' bound to instance 'call_ln115_write_1_fu_98' of component 'write_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Loop_2_1' (66#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd:36]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A_x' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd:47' bound to instance 'p_src_cols_load10_loc_2_U' of component 'fifo_w10_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:362]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x_shiftReg' (67#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x' (68#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x0_shiftReg' (69#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x0' (70#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplincg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplincg.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplincg_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplincg.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplincg_shiftReg' (71#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplincg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplincg' (72#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplincg.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicaocq' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaocq.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_duplicaocq_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaocq.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicaocq_shiftReg' (73#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaocq.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicaocq' (74#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaocq.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_Block_1_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:493]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_Loop_Re_1_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat' (75#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd:33]
INFO: [Synth 8-638] synthesizing module 'extract_channels' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd:42]
INFO: [Synth 8-638] synthesizing module 'extractChannel432' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd:55]
INFO: [Synth 8-638] synthesizing module 'xfChannelExtractKern' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'xfChannelExtractKern' (76#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extractChannel432' (77#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd:30]
INFO: [Synth 8-638] synthesizing module 'extractChannel433' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'extractChannel433' (78#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd:30]
INFO: [Synth 8-638] synthesizing module 'extractChannel434' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel434.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel434.vhd:41]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'extractChannel434' (79#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel434.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element extractChannel432_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element extractChannel433_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element extractChannel434_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'extract_channels' (80#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd:42]
INFO: [Synth 8-638] synthesizing module 'get_max_from_channel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd:42]
INFO: [Synth 8-638] synthesizing module 'minMaxLoc435' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc435.vhd:28]
INFO: [Synth 8-638] synthesizing module 'xFMinMaxLocKernel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFMinMaxLocKernel.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'xFMinMaxLocKernel' (81#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFMinMaxLocKernel.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'minMaxLoc435' (82#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc435.vhd:28]
INFO: [Synth 8-638] synthesizing module 'minMaxLoc436' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc436.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'minMaxLoc436' (83#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc436.vhd:28]
INFO: [Synth 8-638] synthesizing module 'minMaxLoc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'minMaxLoc' (84#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc.vhd:28]
INFO: [Synth 8-638] synthesizing module 'p_prop_ret_max_b_dc_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_b_dc_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'p_prop_ret_max_b_dc_s' (85#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_b_dc_s.vhd:28]
INFO: [Synth 8-638] synthesizing module 'p_prop_ret_max_g_dc_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_g_dc_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'p_prop_ret_max_g_dc_s' (86#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_g_dc_s.vhd:28]
INFO: [Synth 8-638] synthesizing module 'p_prop_ret_max_r_dc_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_r_dc_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'p_prop_ret_max_r_dc_s' (87#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_r_dc_s.vhd:28]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (88#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (89#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element minMaxLoc435_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd:421]
WARNING: [Synth 8-6014] Unused sequential element minMaxLoc436_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd:432]
WARNING: [Synth 8-6014] Unused sequential element minMaxLoc_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'get_max_from_channel' (90#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd:42]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_image' (91#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image.vhd:42]
INFO: [Synth 8-638] synthesizing module 'get_exg_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_exg_image.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivpcA' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivpcA_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:124]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivpcA_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:36]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivpcA_div_u' (92#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivpcA_div' (93#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivpcA' (94#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivqcK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivqcK_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:124]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivqcK_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:36]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivqcK_div_u' (95#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivqcK_div' (96#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivqcK' (97#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_exg_image' (98#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_exg_image.vhd:51]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_image_3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_3.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_image_3' (99#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_3.vhd:28]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_image_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_image_2' (100#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_2.vhd:32]
INFO: [Synth 8-638] synthesizing module 'convert_fp_to_8b770' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/convert_fp_to_8b770.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivrcU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivrcU_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:124]
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivrcU_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:36]
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivrcU_div_u' (101#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivrcU_div' (102#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivrcU' (103#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'convert_fp_to_8b770' (104#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/convert_fp_to_8b770.vhd:34]
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d2_A_shiftReg' (105#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d2_A' (106#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x0_shiftReg' (107#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x0' (108#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_shiftReg' (109#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A' (110#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (111#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (112#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_x_shiftReg' (113#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_x' (114#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (115#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (116#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d3_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d3_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d3_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d3_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d3_A_shiftReg' (117#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d3_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d3_A' (118#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d3_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w29_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w29_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w29_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w29_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w29_d2_A_shiftReg' (119#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w29_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w29_d2_A' (120#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w29_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x1.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x1_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x1.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x1_shiftReg' (121#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x1' (122#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d2_A_shiftReg' (123#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d2_A' (124#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicasc4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicasc4.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_duplicasc4_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicasc4.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicasc4_shiftReg' (125#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicasc4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicasc4' (126#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicasc4.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_extracttde' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_extracttde.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_extracttde_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_extracttde.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_extracttde_shiftReg' (127#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_extracttde.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_extracttde' (128#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_extracttde.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat635769_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1431]
WARNING: [Synth 8-6014] Unused sequential element get_vegetation_image_113_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1442]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_image_4' (129#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:36]
INFO: [Synth 8-638] synthesizing module 'segment_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/segment_image.vhd:33]
INFO: [Synth 8-638] synthesizing module 'OtsuThreshold' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/OtsuThreshold.vhd:27]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFHistogramKerneludo' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKerneludo.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFHistogramKerneludo_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKerneludo.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFHistogramKerneludo_ram' (130#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKerneludo.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFHistogramKerneludo' (131#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKerneludo.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xfOtsuKernel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:27]
	Parameter DataWidth bound to: 33 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfOtsuKernel_HistxdS' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel_HistxdS.vhd:87]
	Parameter DataWidth bound to: 33 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfOtsuKernel_HistxdS_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel_HistxdS.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 33 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xfOtsuKernel_HistxdS_ram' (132#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel_HistxdS.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xfOtsuKernel_HistxdS' (133#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel_HistxdS.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Inverse' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse.vhd:29]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Inverse_xf_divisiwdI' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd:756]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Inverse_xf_divisiwdI_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd:24]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2049 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Inverse_xf_divisiwdI_rom' (134#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Inverse_xf_divisiwdI' (135#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd:756]
INFO: [Synth 8-256] done synthesizing module 'Inverse' (136#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'xfOtsuKernel' (137#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:27]
INFO: [Synth 8-638] synthesizing module 'xFHistogramKernel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKernel.vhd:30]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFHistogramKernel' (138#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKernel.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'OtsuThreshold' (139#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/OtsuThreshold.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Threshold' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Threshold.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Threshold' (140#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Threshold.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'segment_image' (141#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/segment_image.vhd:33]
INFO: [Synth 8-638] synthesizing module 'erode437' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode437.vhd:33]
INFO: [Synth 8-638] synthesizing module 'xferode790' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790.vhd:29]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xferode790_buf_0_V' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790_buf_0_V.vhd:100]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xferode790_buf_0_V_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790_buf_0_V.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xferode790_buf_0_V_ram' (142#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790_buf_0_V.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'xferode790_buf_0_V' (143#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790_buf_0_V.vhd:100]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfExtractPixels_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'xfExtractPixels_1' (144#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels_1.vhd:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mux_yd2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_yd2.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mux_yd2' (145#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_yd2.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xferode790' (146#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'erode437' (147#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode437.vhd:33]
INFO: [Synth 8-638] synthesizing module 'remark_crop_lines' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_lines.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'remark_crop_linesCeG' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_linesCeG.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'remark_crop_linesCeG_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_linesCeG.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 57600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'remark_crop_linesCeG_ram' (148#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_linesCeG.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'remark_crop_linesCeG' (149#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_linesCeG.vhd:87]
INFO: [Synth 8-638] synthesizing module 'erode' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode.vhd:29]
INFO: [Synth 8-638] synthesizing module 'xferode793' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793.vhd:29]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xferode793_buf_0_V' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793_buf_0_V.vhd:100]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xferode793_buf_0_V_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793_buf_0_V.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xferode793_buf_0_V_ram' (150#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793_buf_0_V.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'xferode793_buf_0_V' (151#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793_buf_0_V.vhd:100]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xferode793' (152#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'erode' (153#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode.vhd:29]
INFO: [Synth 8-638] synthesizing module 'get_total_vegetation_3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'get_total_vegetation' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetation' (154#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation.vhd:28]
INFO: [Synth 8-638] synthesizing module 'get_total_vegetation_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetation_1' (155#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_1.vhd:28]
INFO: [Synth 8-638] synthesizing module 'get_total_vegetation_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetation_2' (156#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_2.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_total_vegetatBew' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew.vhd:38]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_total_vegetatBew_memcore' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd:99]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 115200 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_total_vegetatBew_memcore_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd:27]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetatBew_memcore_rom' (157#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetatBew_memcore' (158#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetatBew' (159#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew.vhd:38]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x2.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x2_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x2.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x2_shiftReg' (160#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x2' (161#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x2.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'get_total_vegetation_3' (162#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Loop_Re_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'read_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'read_r' (163#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Loop_Re_2' (164#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xFDuplicate637' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate637.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'xFDuplicate637' (165#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate637.vhd:42]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_Loop_2_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_2.vhd:37]
INFO: [Synth 8-638] synthesizing module 'write797' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'write797' (166#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_Loop_2_2' (167#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_2.vhd:37]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (168#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (169#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d2_A_x_shiftReg' (170#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d2_A_x' (171#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x1.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x1_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x1.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x1_shiftReg' (172#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x1' (173#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplizec' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplizec.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplizec_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplizec.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplizec_shiftReg' (174#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplizec.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplizec' (175#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplizec.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicaAem' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaAem.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_duplicaAem_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaAem.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicaAem_shiftReg' (176#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaAem.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicaAem' (177#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaAem.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_1' (178#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'remark_crop_lines' (179#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_lines.vhd:36]
INFO: [Synth 8-638] synthesizing module 'duplicateMat438' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438.vhd:36]
INFO: [Synth 8-638] synthesizing module 'duplicateMat438_Bloc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Bloc.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat438_Bloc' (180#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Bloc.vhd:27]
INFO: [Synth 8-638] synthesizing module 'duplicateMat438_Loop' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat438_Loop' (181#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop.vhd:39]
INFO: [Synth 8-638] synthesizing module 'xFDuplicate_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xFDuplicate_1' (182#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_1.vhd:39]
INFO: [Synth 8-638] synthesizing module 'duplicateMat438_Loop_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat438_Loop_1' (183#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop_1.vhd:36]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x2.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x2_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x2.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x2_shiftReg' (184#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x2' (185#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x_shiftReg' (186#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x' (187#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDupliDeQ' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDupliDeQ.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xFDupliDeQ_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDupliDeQ.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDupliDeQ_shiftReg' (188#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDupliDeQ.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDupliDeQ' (189#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDupliDeQ.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicaEe0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaEe0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_duplicaEe0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaEe0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicaEe0_shiftReg' (190#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaEe0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicaEe0' (191#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaEe0.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat438_Bloc_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438.vhd:515]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat438_Loop_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat438' (192#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438.vhd:36]
INFO: [Synth 8-638] synthesizing module 'get_12th_segment' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment.vhd:30]
INFO: [Synth 8-638] synthesizing module 'get_12th_segment_Loo' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment_Loo.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'get_12th_segment_Loo' (193#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment_Loo.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'get_12th_segment' (194#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment.vhd:30]
INFO: [Synth 8-638] synthesizing module 'get_crop_lines' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines.vhd:36]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_li0iy' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li0iy.vhd:107]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_li0iy_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li0iy.vhd:32]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_li0iy_ram' (195#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li0iy.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_li0iy' (196#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li0iy.vhd:107]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_ce1iI' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_ce1iI.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_ce1iI_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_ce1iI.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_ce1iI_ram' (197#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_ce1iI.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_ce1iI' (198#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_ce1iI.vhd:87]
	Parameter DataWidth bound to: 57 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_li2iS' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li2iS.vhd:87]
	Parameter DataWidth bound to: 57 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_li2iS_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li2iS.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 57 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_li2iS_ram' (199#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li2iS.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_li2iS' (200#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li2iS.vhd:87]
INFO: [Synth 8-638] synthesizing module 'extr_half_1_cent' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent.vhd:34]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extr_half_1_cent_Rg6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent_Rg6.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extr_half_1_cent_Rg6_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent_Rg6.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 736 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extr_half_1_cent_Rg6_ram' (201#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent_Rg6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'extr_half_1_cent_Rg6' (202#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent_Rg6.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_and_fo_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:34]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_andKfY' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andKfY.vhd:183]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_andKfY_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andKfY.vhd:36]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extract_third_andKfY_rom' (203#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andKfY.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'extract_third_andKfY' (204#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andKfY.vhd:183]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_andLf8' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andLf8.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_andLf8_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andLf8.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extract_third_andLf8_ram' (205#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andLf8.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'extract_third_andLf8' (206#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andLf8.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_andMgi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andMgi.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extract_third_andMgi_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andMgi.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 736 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extract_third_andMgi_ram' (207#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andMgi.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'extract_third_andMgi' (208#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andMgi.vhd:87]
INFO: [Synth 8-638] synthesizing module 'get_centroid_fh' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh.vhd:44]
INFO: [Synth 8-638] synthesizing module 'get_centroid_fh_entr' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_entr.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_fh_entr' (209#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_entr.vhd:49]
INFO: [Synth 8-638] synthesizing module 'get_centroid_fh_Bloc_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_fh_Bloc_1' (210#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'get_centroid_fh_Loop' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Loop.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_fh_Loop' (211#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Loop.vhd:36]
INFO: [Synth 8-638] synthesizing module 'get_centroid_fh_Bloc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivHfu' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivHfu_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivHfu_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivHfu_div_u' (212#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivHfu_div' (213#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivHfu' (214#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivIfE' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivIfE_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivIfE_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivIfE_div_u' (215#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivIfE_div' (216#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivIfE' (217#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_fh_Bloc' (218#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc.vhd:37]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d3_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d3_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d3_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d3_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d3_A_shiftReg' (219#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d3_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d3_A' (220#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d3_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d3_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d3_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d3_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d3_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d3_A_shiftReg' (221#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d3_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d3_A' (222#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d3_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x0_shiftReg' (223#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x0' (224#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_shiftReg' (225#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A' (226#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_x0_shiftReg' (227#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_x0' (228#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_get_cenJfO' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_cenJfO.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_get_cenJfO_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_cenJfO.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_get_cenJfO_shiftReg' (229#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_cenJfO.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_get_cenJfO' (230#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_cenJfO.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Loop_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh.vhd:743]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_entr_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh.vhd:754]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_fh' (231#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh.vhd:44]
INFO: [Synth 8-638] synthesizing module 'extract_micro_roi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_micro_roi.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'extract_micro_roi' (232#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_micro_roi.vhd:34]
INFO: [Synth 8-638] synthesizing module 'get_last_centroids' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids.vhd:50]
INFO: [Synth 8-638] synthesizing module 'get_last_centroids_L' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids_L.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'get_last_centroids_L' (233#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids_L.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'get_last_centroids' (234#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids.vhd:50]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivNgs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivNgs_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:124]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivNgs_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:36]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivNgs_div_u' (235#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivNgs_div' (236#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivNgs' (237#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivOgC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivOgC_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivOgC_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivOgC_div_u' (238#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivOgC_div' (239#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivOgC' (240#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_PgM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_PgM_DSP48_4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_PgM_DSP48_4' (241#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_PgM' (242#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_QgW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_QgW_DSP48_5' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_QgW_DSP48_5' (243#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_QgW' (244#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln253_7_fu_581_p3_reg' and it is trimmed from '64' to '4' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1805]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln253_6_fu_573_p3_reg' and it is trimmed from '64' to '4' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1804]
INFO: [Synth 8-256] done synthesizing module 'extract_third_and_fo_1' (245#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'extr_half_1_cent' (246#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent.vhd:34]
INFO: [Synth 8-638] synthesizing module 'extr_half_2_cent' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:34]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extr_half_2_cent_VhK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent_VhK.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'extr_half_2_cent_VhK_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent_VhK.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 736 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extr_half_2_cent_VhK_ram' (247#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent_VhK.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'extr_half_2_cent_VhK' (248#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent_VhK.vhd:87]
INFO: [Synth 8-638] synthesizing module 'get_centroid_sh' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh.vhd:50]
INFO: [Synth 8-638] synthesizing module 'get_centroid_sh_Loop' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Loop.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_sh_Loop' (249#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Loop.vhd:52]
INFO: [Synth 8-638] synthesizing module 'get_centroid_sh_Bloc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_c3_i_i_phi_fu_110_p4_reg' and it is trimmed from '48' to '16' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_sh_Bloc' (250#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd:44]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_x_shiftReg' (251#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_x' (252#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x1.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x1_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x1.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x1_shiftReg' (253#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x1' (254#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_x1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x1.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_x1_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x1.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_x1_shiftReg' (255#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_x1' (256#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w48_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w48_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w48_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w48_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w48_d2_A_shiftReg' (257#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w48_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w48_d2_A' (258#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w48_d2_A.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'get_centroid_sh' (259#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh.vhd:50]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln303_6_fu_614_p3_reg' and it is trimmed from '64' to '4' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1737]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln303_5_fu_606_p3_reg' and it is trimmed from '64' to '4' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1736]
INFO: [Synth 8-256] done synthesizing module 'extr_half_2_cent' (260#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:34]
INFO: [Synth 8-638] synthesizing module 'get_lines_lsl' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:35]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_lines_lsl_linWhU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl_linWhU.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_lines_lsl_linWhU_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl_linWhU.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_lines_lsl_linWhU_ram' (261#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl_linWhU.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_lines_lsl_linWhU' (262#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl_linWhU.vhd:87]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 49 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivXh4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 49 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivXh4_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:124]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivXh4_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:36]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivXh4_div_u' (263#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivXh4_div' (264#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivXh4' (265#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Yie' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Yie_DSP48_6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Yie_DSP48_6' (266#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Yie' (267#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'get_lines_lsl' (268#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:35]
INFO: [Synth 8-638] synthesizing module 'get_line_bases' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases.vhd:35]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_line_bases_hiFfa' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_hiFfa.vhd:122]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_line_bases_hiFfa_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_hiFfa.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_line_bases_hiFfa_ram' (269#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_hiFfa.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'get_line_bases_hiFfa' (270#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_hiFfa.vhd:122]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_line_bases_smGfk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_smGfk.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_line_bases_smGfk_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_smGfk.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_line_bases_smGfk_ram' (271#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_smGfk.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_line_bases_smGfk' (272#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_smGfk.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'get_line_bases' (273#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases.vhd:35]
INFO: [Synth 8-638] synthesizing module 'get_weed_mask' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_weed_mask.vhd:30]
INFO: [Synth 8-638] synthesizing module 'is_crop_or_furrow' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/is_crop_or_furrow.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Zio' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Zio_DSP48_7' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Zio_DSP48_7' (274#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Zio' (275#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'is_crop_or_furrow' (276#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/is_crop_or_furrow.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'get_weed_mask' (277#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_weed_mask.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines' (278#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines.vhd:36]
INFO: [Synth 8-638] synthesizing module 'sectors_weed_classif' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_classif.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clas3i2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas3i2.vhd:103]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clas3i2_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas3i2.vhd:27]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clas3i2_rom' (279#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas3i2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clas3i2' (280#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas3i2.vhd:103]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clas4jc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas4jc.vhd:87]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clas4jc_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas4jc.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clas4jc_ram' (281#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas4jc.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clas4jc' (282#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas4jc.vhd:87]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clas5jm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas5jm.vhd:107]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clas5jm_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas5jm.vhd:32]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clas5jm_ram' (283#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas5jm.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clas5jm' (284#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas5jm.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bitwise_and' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/bitwise_and.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'bitwise_and' (285#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/bitwise_and.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udiv6jw' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udiv6jw_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:100]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udiv6jw_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:32]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udiv6jw_div_u' (286#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udiv6jw_div' (287#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udiv6jw' (288#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_classif' (289#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_classif.vhd:36]
INFO: [Synth 8-638] synthesizing module 'zero_0_180_320_1_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/zero_0_180_320_1_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'zero_0_180_320_1_s' (290#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/zero_0_180_320_1_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'merge' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge.vhd:36]
INFO: [Synth 8-638] synthesizing module 'merge_Block_crit_e' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Block_crit_e.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'merge_Block_crit_e' (291#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Block_crit_e.vhd:27]
INFO: [Synth 8-638] synthesizing module 'merge_Loop_Read_Mat_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Read_Mat_s.vhd:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_7jG' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_7jG_DSP48_8' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_7jG_DSP48_8' (292#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_7jG' (293#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'merge_Loop_Read_Mat_s' (294#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Read_Mat_s.vhd:48]
INFO: [Synth 8-638] synthesizing module 'xfChannelCombine' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelCombine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'xfChannelCombine' (295#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelCombine.vhd:42]
INFO: [Synth 8-638] synthesizing module 'merge_Loop_Write_Mat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Write_Mat.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'merge_Loop_Write_Mat' (296#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Write_Mat.vhd:30]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x3.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_x3_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x3.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x3_shiftReg' (297#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_x3' (298#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x2.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x2_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x2.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x2_shiftReg' (299#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x2' (300#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x3.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x3_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x3.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x3_shiftReg' (301#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x3' (302#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xfChann8jQ' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfChann8jQ.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xfChann8jQ_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfChann8jQ.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xfChann8jQ_shiftReg' (303#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfChann8jQ.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xfChann8jQ' (304#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfChann8jQ.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_merge_L9j0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_L9j0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_merge_L9j0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_L9j0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_L9j0_shiftReg' (305#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_L9j0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_L9j0' (306#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_L9j0.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element merge_Block_crit_e_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge.vhd:560]
WARNING: [Synth 8-6014] Unused sequential element merge_Loop_Read_Mat_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge.vhd:571]
INFO: [Synth 8-256] done synthesizing module 'merge' (307#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge.vhd:36]
INFO: [Synth 8-638] synthesizing module 'resize_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resize_2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScale_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd:29]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabck' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabck.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabck_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabck.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabck_ram' (308#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabck.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabck' (309#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabck.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabfk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabfk.vhd:87]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabfk_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabfk.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabfk_ram' (310#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabfk.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabfk' (311#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabfk.vhd:87]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabgk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabgk.vhd:115]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabgk_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabgk.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabgk_ram' (312#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabgk.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabgk' (313#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabgk.vhd:115]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabhl' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabhl.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabhl_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabhl.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabhl_ram' (314#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabhl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabhl' (315#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabhl.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 721 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabil' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabil.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 721 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScabil_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabil.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 721 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabil_ram' (316#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabil.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScabil' (317#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabil.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xFUDivAreaUp_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFUDivAreaUp_2.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 49 - type: integer 
	Parameter din0_WIDTH bound to: 45 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivbak' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 49 - type: integer 
	Parameter din0_WIDTH bound to: 45 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivbak_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:119]
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivbak_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:34]
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivbak_div_u' (318#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivbak_div' (319#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivbak' (320#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFUDivAreaUp_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'xFUDivAreaUp_2' (321#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFUDivAreaUp_2.vhd:26]
INFO: [Synth 8-638] synthesizing module 'CoreProcessUpArea_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CoreProcessUpArea_2' (322#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'xfExtractPixels' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mux_bbk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_bbk.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mux_bbk' (323#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_bbk.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xfExtractPixels' (324#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScale_s' (325#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'resize_2' (326#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resize_2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'add_2749' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/add_2749.vhd:33]
INFO: [Synth 8-638] synthesizing module 'xFarithm_proc_2811' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFarithm_proc_2811.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'xFarithm_proc_2811' (327#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFarithm_proc_2811.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'add_2749' (328#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/add_2749.vhd:33]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d3_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d3_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d3_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d3_A.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d3_A_shiftReg' (329#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d3_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d3_A' (330#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d3_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (331#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (332#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x_shiftReg' (333#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x' (334#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d4_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d4_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d4_A_x_shiftReg' (335#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d4_A_x' (336#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_x_shiftReg' (337#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_x' (338#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A_x.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_x_shiftReg' (339#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_x' (340#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w1_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w1_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1_A_shiftReg' (341#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w1_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1_A' (342#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w1_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w2_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w2_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w2_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w2_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w2_d1_A_shiftReg' (343#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w2_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w2_d1_A' (344#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w2_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_get_vegbjl' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_vegbjl.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_get_vegbjl_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_vegbjl.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_get_vegbjl_shiftReg' (345#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_vegbjl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_get_vegbjl' (346#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_vegbjl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_resizeNbkl' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resizeNbkl.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_resizeNbkl_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resizeNbkl.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_resizeNbkl_shiftReg' (347#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resizeNbkl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_resizeNbkl' (348#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resizeNbkl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_add_274bll' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_add_274bll.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_add_274bll_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_add_274bll.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_add_274bll_shiftReg' (349#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_add_274bll.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_add_274bll' (350#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_add_274bll.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_segmentbml' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_segmentbml.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_segmentbml_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_segmentbml.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_segmentbml_shiftReg' (351#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_segmentbml.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_segmentbml' (352#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_segmentbml.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_erode43bnm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_erode43bnm.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_erode43bnm_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_erode43bnm.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_erode43bnm_shiftReg' (353#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_erode43bnm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_erode43bnm' (354#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_erode43bnm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_remark_bom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_remark_bom.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_remark_bom_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_remark_bom.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_remark_bom_shiftReg' (355#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_remark_bom.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_remark_bom' (356#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_remark_bom.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_get_12tbpm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_12tbpm.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_get_12tbpm_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_12tbpm.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_get_12tbpm_shiftReg' (357#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_12tbpm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_get_12tbpm' (358#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_12tbpm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_get_crobqm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_crobqm.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_get_crobqm_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_crobqm.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_get_crobqm_shiftReg' (359#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_crobqm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_get_crobqm' (360#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_crobqm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_sectorsbrm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_sectorsbrm_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_sectorsbrm_shiftReg' (361#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_sectorsbrm' (362#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_merge_U0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_merge_U0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_U0_shiftReg' (363#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_U0' (364#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_resize_bsm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resize_bsm.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_resize_bsm_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resize_bsm.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_resize_bsm_shiftReg' (365#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resize_bsm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_resize_bsm' (366#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resize_bsm.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat438_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1850]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_2762_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1861]
WARNING: [Synth 8-6014] Unused sequential element weed_detection_Block_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1872]
WARNING: [Synth 8-6014] Unused sequential element weed_detection_entry_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1883]
WARNING: [Synth 8-6014] Unused sequential element zero_0_180_320_1_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:1894]
INFO: [Synth 8-256] done synthesizing module 'weed_detection' (367#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xfMat2AXIvideo' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfMat2AXIvideo.vhd:36]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xfMat2AXIvideo' (368#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfMat2AXIvideo.vhd:36]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x0_shiftReg' (369#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x0' (370#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_x0_shiftReg' (371#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_x0' (372#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xfMat2Abtn' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfMat2Abtn.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xfMat2Abtn_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfMat2Abtn.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xfMat2Abtn_shiftReg' (373#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfMat2Abtn.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xfMat2Abtn' (374#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfMat2Abtn.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app' (375#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_ip_accel_app_0_0' (376#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/synth/system_ip_accel_app_0_0.vhd:81]
WARNING: [Synth 8-3331] design fifo_w24_d1_A_x0_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w24_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w8_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w2_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w1_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design xFResizeAreaUpScabil has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpScabhl has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpScabgk has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpScabfk has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpScabck has unconnected port reset
WARNING: [Synth 8-3331] design ip_accel_app_mul_7jG_DSP48_8 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_udiv6jw_div_u has unconnected port reset
WARNING: [Synth 8-3331] design sectors_weed_clas5jm has unconnected port reset
WARNING: [Synth 8-3331] design sectors_weed_clas4jc has unconnected port reset
WARNING: [Synth 8-3331] design sectors_weed_clas3i2 has unconnected port reset
WARNING: [Synth 8-3331] design ip_accel_app_mul_Zio_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design get_line_bases_smGfk has unconnected port reset
WARNING: [Synth 8-3331] design get_line_bases_hiFfa has unconnected port reset
WARNING: [Synth 8-3331] design ip_accel_app_mul_Yie_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mac_PgM_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design get_lines_lsl_linWhU has unconnected port reset
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[15]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[14]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[13]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[12]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[11]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[10]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[9]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[8]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[7]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[6]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[5]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[4]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[3]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[2]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[1]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port line_bases_q0[0]
WARNING: [Synth 8-3331] design get_lines_lsl has unconnected port lines_q0[0]
WARNING: [Synth 8-3331] design ip_accel_app_mul_QgW_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design get_last_centroids_L has unconnected port size[3]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[47]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[46]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[45]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[44]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[43]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[42]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[41]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[40]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[39]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[38]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[37]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[36]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[35]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[34]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[33]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[32]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[31]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[30]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[29]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[28]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[27]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[26]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[25]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[24]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[23]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[22]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[21]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[20]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[19]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[18]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[17]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[16]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[15]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[14]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[13]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[12]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[11]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[10]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[9]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[8]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[7]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[6]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[5]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[4]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[3]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[2]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[1]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port centroids_q1[0]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[47]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[46]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[45]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[44]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[43]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[42]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[41]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[40]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[39]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[38]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[37]
WARNING: [Synth 8-3331] design get_last_centroids has unconnected port last_c_2_q0[36]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 906.195 ; gain = 558.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 906.195 ; gain = 558.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 906.195 ; gain = 558.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/constraints/ip_accel_app_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/constraints/ip_accel_app_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 1297.672 ; gain = 16.605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1297.672 ; gain = 949.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1297.672 ; gain = 949.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1297.672 ; gain = 949.895
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '40' to '39' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '22' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '22' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '22' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '23' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '23' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '23' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497_reg[23:0]' into 'ap_phi_reg_pp1_iter1_P0Buf_1_V_3_reg_508_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1395]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497_reg[23:0]' into 'ap_phi_reg_pp1_iter2_P0Buf_1_V_3_reg_508_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1405]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497_reg[23:0]' into 'ap_phi_reg_pp1_iter3_P0Buf_1_V_3_reg_508_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1185]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1395]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1405]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1185]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_reg_2191_reg' and it is trimmed from '43' to '39' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1369]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_12_reg_2202_reg' and it is trimmed from '42' to '39' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1368]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln851_5_fu_1144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln349_fu_1218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln266_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_3_fu_891_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_4_fu_944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln428_fu_1887_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln318_fu_725_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln343_fu_701_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln365_fu_719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd:409]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln88_fu_249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln73_1_fu_189_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_ln73_fu_163_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp_ln69_1_fu_211_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_ln69_fu_149_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp_ln65_1_fu_143_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_ln65_fu_129_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'p_maxval_0_fu_52_reg[31:0]' into 'max_val_tmp_0_0_fu_56_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFMinMaxLocKernel.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element p_maxval_0_fu_52_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFMinMaxLocKernel.vhd:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln111_fu_127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_ln94_fu_71_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln95_fu_86_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln96_fu_101_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln40_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln947_1_fu_644_p2" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln282_fu_876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln278_fu_860_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln40_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln947_1_fu_644_p2" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln282_fu_876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln278_fu_860_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "select_ln964_fu_772_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i_fu_578_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln59_fu_128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/convert_fp_to_8b770.vhd:495]
INFO: [Synth 8-4471] merging register 'ap_sync_reg_get_max_from_channel_U0_ap_start_reg' into 'ap_sync_reg_get_exg_image_U0_ap_start_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1357]
INFO: [Synth 8-4471] merging register 'ap_sync_reg_get_vegetation_image_3_U0_ap_start_reg' into 'ap_sync_reg_get_exg_image_U0_ap_start_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1387]
INFO: [Synth 8-4471] merging register 'ap_sync_reg_get_vegetation_image_U0_ap_start_reg' into 'ap_sync_reg_get_exg_image_U0_ap_start_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1401]
WARNING: [Synth 8-6014] Unused sequential element ap_sync_reg_get_max_from_channel_U0_ap_start_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1357]
WARNING: [Synth 8-6014] Unused sequential element ap_sync_reg_get_vegetation_image_3_U0_ap_start_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1387]
WARNING: [Synth 8-6014] Unused sequential element ap_sync_reg_get_vegetation_image_U0_ap_start_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd:1401]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd:733]
INFO: [Synth 8-5544] ROM "icmp_ln292_1_fu_472_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln292_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln272_fu_383_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln259_fu_328_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln246_fu_273_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln242_fu_257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln279_fu_407_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln266_fu_352_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln253_1_fu_313_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln266_1_fu_368_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln279_1_fu_423_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln292_2_fu_478_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln253_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'n1_1_fu_116_reg[7:0]' into 'n1_reg_1290_reg[7:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element n1_1_fu_116_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:751]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln115_reg_1205_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:797]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln93_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln101_fu_695_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln115_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln108_fu_788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1253]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1244]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1312]
WARNING: [Synth 8-6014] Unused sequential element total_V_reg_1088_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:784]
INFO: [Synth 8-4471] merging register 'sext_ln89_2_reg_1083_reg[6:0]' into 'sext_ln89_1_reg_1078_reg[6:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:781]
WARNING: [Synth 8-6014] Unused sequential element sext_ln89_2_reg_1083_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:781]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln887_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln47_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln48_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln887_14_fu_342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln887_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln47_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln48_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln887_14_fu_342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln71_fu_111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln259_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln272_fu_430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln891_fu_529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln298_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln259_fu_402_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln272_fu_433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln287_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln891_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln122_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_fu_91_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln125_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_fu_91_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "mem" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd:73]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln106_fu_120_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln109_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln690_fu_189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln689_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln1496_fu_147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln11_fu_69_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem2". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln148_fu_146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln149_fu_197_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_fu_241_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_ln156_fu_109_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln110_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln111_fu_170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln169_fu_129_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '64' to '63' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1192]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln253_fu_439_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln258_fu_463_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln186_fu_654_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln851_7_fu_868_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1775]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_reg_1326_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1265]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1775]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln229_fu_330_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln207_fu_240_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln124_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln125_fu_299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_fu_343_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'c3_i_i_reg_107_reg' and it is trimmed from '48' to '16' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element c_read_2_reg_223_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd:281]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_ln133_fu_125_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1176]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln301_fu_476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln307_fu_500_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln186_fu_686_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln187_fu_708_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln851_8_fu_923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1707]
WARNING: [Synth 8-6014] Unused sequential element i_op_assign_reg_1356_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1149]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1707]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'sdiv_ln1148_reg_1080_reg' and it is trimmed from '64' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:770]
INFO: [Synth 8-4471] merging register 'sdiv_ln1148_reg_1080_reg[23:0]' into 'm_V_reg_1085_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:770]
WARNING: [Synth 8-6014] Unused sequential element sdiv_ln1148_reg_1080_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:770]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln352_fu_313_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_759_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln356_fu_345_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln186_fu_406_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1323]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1317]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_1075_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:805]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1323]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1323]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1323]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1317]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln53_fu_629_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln54_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln54_1_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln38_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln30_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln18_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln36_fu_483_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln47_fu_597_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_fu_391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln53_fu_629_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln54_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln54_1_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln38_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln30_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln18_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln36_fu_483_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln47_fu_597_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_fu_391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "line_counter_3_fu_122" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "line_counter_3_fu_122" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln385_fu_168_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln415_fu_170_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln413_fu_146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln301_fu_111_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[31].remd_tmp_reg[32]' and it is trimmed from '32' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd:60]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln13_fu_419_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln54_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln26_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln16_fu_431_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln21_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_fu_413_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln44_fu_549_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln49_fu_606_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln45_fu_566_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_1_fu_536_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln722_fu_92_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln113_fu_115_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln333_fu_71_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '45' to '44' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_2437_reg' and it is trimmed from '38' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd:1432]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln733_fu_1411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln740_fu_1434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln879_12_fu_1823_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_13_fu_1829_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_10_fu_1811_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_11_fu_1817_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_8_fu_1799_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_9_fu_1805_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_fu_1469_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_1_fu_1475_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln733_fu_1411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln740_fu_1434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln879_12_fu_1823_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_13_fu_1829_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_10_fu_1811_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_11_fu_1817_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_8_fu_1799_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_9_fu_1805_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_fu_1469_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln879_1_fu_1475_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln98_fu_123_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd:102]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "axi_last_V_fu_174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1329.195 ; gain = 981.418
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/xfMat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized3) to 'U0/xfMat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |get_crop_lines__GB0  |           1|     24596|
|2     |get_crop_lines__GB1  |           1|      7877|
|3     |weed_detection__GCB0 |           1|     27906|
|4     |weed_detection__GCB1 |           1|     19744|
|5     |weed_detection__GCB2 |           1|     19903|
|6     |ip_accel_app__GC0    |           1|      1768|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     71 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 3     
	   2 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 8     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 2     
	   2 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 5     
	   3 Input     46 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   3 Input     42 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 3     
	   2 Input     41 Bit       Adders := 4     
	   3 Input     41 Bit       Adders := 2     
	   4 Input     40 Bit       Adders := 3     
	   3 Input     37 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 43    
	   2 Input     32 Bit       Adders := 36    
	   4 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     27 Bit       Adders := 1     
	   4 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 11    
	   3 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 11    
	   3 Input     24 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 19    
	   3 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 20    
	   4 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 22    
	   2 Input      9 Bit       Adders := 61    
	   2 Input      8 Bit       Adders := 47    
	   3 Input      8 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 19    
	   3 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 132   
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 100   
+---Registers : 
	               84 Bit    Registers := 2     
	               79 Bit    Registers := 1     
	               77 Bit    Registers := 4     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 33    
	               63 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 8     
	               49 Bit    Registers := 3     
	               48 Bit    Registers := 17    
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 3     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 3     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               39 Bit    Registers := 3     
	               38 Bit    Registers := 5     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 13    
	               32 Bit    Registers := 209   
	               31 Bit    Registers := 34    
	               29 Bit    Registers := 4     
	               28 Bit    Registers := 5     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 19    
	               24 Bit    Registers := 119   
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 73    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 26    
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 63    
	                9 Bit    Registers := 92    
	                8 Bit    Registers := 184   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 96    
	                2 Bit    Registers := 194   
	                1 Bit    Registers := 1031  
+---Multipliers : 
	                33x42  Multipliers := 1     
	                33x34  Multipliers := 1     
	                32x33  Multipliers := 1     
	                26x64  Multipliers := 1     
	                64x64  Multipliers := 1     
	                33x64  Multipliers := 1     
	                12x38  Multipliers := 1     
	                11x38  Multipliers := 1     
	                32x32  Multipliers := 9     
	                20x32  Multipliers := 1     
	                 9x33  Multipliers := 7     
	                10x33  Multipliers := 3     
	                 3x32  Multipliers := 2     
	                17x32  Multipliers := 3     
	                10x32  Multipliers := 1     
	                 9x32  Multipliers := 1     
+---RAMs : 
	             450K Bit         RAMs := 1     
	              40K Bit         RAMs := 1     
	              30K Bit         RAMs := 3     
	              22K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               7K Bit         RAMs := 3     
	               5K Bit         RAMs := 4     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 5     
	              320 Bit         RAMs := 3     
	              120 Bit         RAMs := 1     
	              102 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 4     
	  85 Input     84 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 2     
	   2 Input     79 Bit        Muxes := 1     
	  80 Input     79 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     63 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     49 Bit        Muxes := 1     
	  50 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     45 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 1     
	  45 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 3     
	  44 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 3     
	  37 Input     36 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 83    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 43    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 82    
	  25 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 38    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 9     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 17    
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 21    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 53    
	   3 Input      9 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 83    
	   3 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 116   
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 25    
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 62    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 71    
	   6 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 137   
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 1282  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module get_crop_lines_li0iy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	              102 Bit         RAMs := 1     
Module get_crop_lines_ce1iI_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module extr_half_1_cent_Rg6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module extr_half_1_cent_Rg6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module extract_third_andKfY_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module extract_third_andLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module extract_third_andMgi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module get_centroid_fh_entr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_centroid_fh_Bloc_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module get_centroid_fh_Loop__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_udivHfu_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivHfu_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivIfE_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivIfE_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module get_centroid_fh_Bloc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d3_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d3_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x0_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x0_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_get_cenJfO_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_get_cenJfO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_centroid_fh__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module extract_micro_roi__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module get_last_centroids_L 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_sdivNgs_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
Module ip_accel_app_sdivNgs_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
Module ip_accel_app_udivOgC_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivOgC_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivOgC_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivOgC_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ip_accel_app_mac_PgM_DSP48_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mul_QgW_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module extract_third_and_fo_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 2     
	   2 Input     41 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               84 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 2     
	                 3x32  Multipliers := 2     
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 2     
	  85 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module get_centroid_fh_entr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_centroid_fh_Bloc_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module get_centroid_fh_Loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_udivHfu_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivHfu_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivIfE_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivIfE_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module get_centroid_fh_Bloc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x0_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_get_cenJfO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_get_cenJfO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_centroid_fh 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module extract_micro_roi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module extr_half_1_cent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module extract_third_andKfY_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module extract_third_andLf8_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module extr_half_2_cent_VhK_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module get_centroid_sh_Loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_udivHfu_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivHfu_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivIfE_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivIfE_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module get_centroid_sh_Bloc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x1_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x1_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x1_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w48_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module fifo_w48_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x1_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x1_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x1_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_centroid_sh 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module extract_micro_roi__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module get_last_centroids_L__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_sdivNgs_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
Module ip_accel_app_sdivNgs_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
Module ip_accel_app_mac_PgM_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mul_QgW_DSP48_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module extr_half_2_cent 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 2     
	   2 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               84 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 11    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 2     
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 2     
	  85 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module get_line_bases_hiFfa_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module get_line_bases_smGfk_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module get_line_bases 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module ip_accel_app_mul_Zio_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module is_crop_or_furrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module get_weed_mask 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module get_lines_lsl_linWhU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module ip_accel_app_sdivXh4_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               49 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
Module ip_accel_app_sdivXh4_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     49 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     49 Bit        Muxes := 1     
Module ip_accel_app_mac_PgM_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mul_Yie_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module get_lines_lsl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               79 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x33  Multipliers := 1     
	                20x32  Multipliers := 1     
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	  80 Input     79 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module get_crop_lines_li2iS_ram 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module get_crop_lines 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module start_for_remark_bom_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_remark_bom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_erode43bnm_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_erode43bnm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w2_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_w2_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xFHistogramKerneludo_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xfOtsuKernel_HistxdS_ram 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module Inverse_xf_divisiwdI_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Inverse__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module Inverse_xf_divisiwdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Inverse 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module xfOtsuKernel 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               77 Bit    Registers := 4     
	               64 Bit    Registers := 9     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
	                26x64  Multipliers := 1     
	                64x64  Multipliers := 1     
	                33x64  Multipliers := 1     
	                 9x33  Multipliers := 1     
	                10x32  Multipliers := 1     
	                 9x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module xFHistogramKerneludo_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xFHistogramKerneludo_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xFHistogramKernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module OtsuThreshold 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module segment_image 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xferode790_buf_0_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module xferode790_buf_0_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module xferode790_buf_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module ip_accel_app_mux_yd2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ip_accel_app_mux_yd2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ip_accel_app_mux_yd2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xferode790 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 9     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module erode437 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module remark_crop_linesCeG_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             450K Bit         RAMs := 1     
Module xferode793_buf_0_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xferode793_buf_0_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xferode793_buf_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ip_accel_app_mux_yd2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ip_accel_app_mux_yd2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ip_accel_app_mux_yd2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xferode793 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 9     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module erode 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module get_total_vegetation 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module get_total_vegetation_1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module get_total_vegetation_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                33x34  Multipliers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module get_total_vegetatBew_memcore_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module get_total_vegetatBew 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x2_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_total_vegetation_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_r__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_Loop_Re_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFDuplicate637 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module write797__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_Loop_2_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w8_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w9_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_w9_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_x1_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFDuplizec_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDuplizec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicaAem_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_duplicaAem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module remark_crop_lines 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module sectors_weed_clas3i2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sectors_weed_clas4jc_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sectors_weed_clas5jm_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              120 Bit         RAMs := 1     
Module bitwise_and 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ip_accel_app_udiv6jw_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 33    
	               31 Bit    Registers := 31    
	               24 Bit    Registers := 34    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 31    
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_udiv6jw_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 3     
Module sectors_weed_classif 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 40    
	                1 Bit    Registers := 83    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fifo_w8_d1_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w1_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_w1_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module get_vegetation_image_113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module duplicateMat_Block_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module read779 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_Loop_Re 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFDuplicate645 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module write_1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_Loop_2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w10_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w9_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicalbW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFDuplimb6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDuplimb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module duplicateMat635769 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module duplicateMat_Block_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module read779__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_Loop_Re_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFDuplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module write_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_Loop_2_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w10_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x0_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x0_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFDuplincg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDuplincg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicaocq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_duplicaocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module duplicateMat 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xfChannelExtractKern 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module extractChannel432 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xfChannelExtractKern__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module extractChannel433 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xfChannelExtractKern__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module extractChannel434 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module extract_channels 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xFMinMaxLocKernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module minMaxLoc435 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xFMinMaxLocKernel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module minMaxLoc436 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xFMinMaxLocKernel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module minMaxLoc 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module p_prop_ret_max_b_dc_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module p_prop_ret_max_g_dc_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module p_prop_ret_max_r_dc_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_max_from_channel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module get_vegetation_image 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_sdivpcA_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module ip_accel_app_sdivpcA_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module ip_accel_app_sdivpcA_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module ip_accel_app_sdivpcA_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module ip_accel_app_sdivpcA_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module ip_accel_app_sdivpcA_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module ip_accel_app_sdivqcK_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
Module get_exg_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     27 Bit       Adders := 1     
	   4 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               56 Bit    Registers := 4     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 1     
	  44 Input     43 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 96    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
Module get_vegetation_image_3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module get_vegetation_image_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_accel_app_sdivrcU_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
Module ip_accel_app_sdivrcU_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
Module convert_fp_to_8b770 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  25 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w9_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_w9_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_x0_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fifo_w32_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w28_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w29_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
Module fifo_w29_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x1_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w28_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module fifo_w28_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x1_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicasc4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_duplicasc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_extracttde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module get_vegetation_image_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module weed_detection_entry 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module start_for_get_12tbpm_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_get_12tbpm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_get_crobqm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_sectorsbrm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_resize_bsm_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resize_bsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_merge_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_merge_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_segmentbml_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_segmentbml 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_add_274bll 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_resizeNbkl_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resizeNbkl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_get_vegbjl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d4_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xFarithm_proc_2811 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module add_2749 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xFResizeAreaUpScabck_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xFResizeAreaUpScabck_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xFResizeAreaUpScabck_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xFResizeAreaUpScabfk_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xFResizeAreaUpScabgk_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module xFResizeAreaUpScabhl_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module xFResizeAreaUpScabil_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module ip_accel_app_udivbak_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
Module ip_accel_app_udivbak_div 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xFUDivAreaUp_2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
	               38 Bit    Registers := 1     
+---Muxes : 
	  50 Input     49 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module CoreProcessUpArea_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 9x33  Multipliers := 2     
	                10x33  Multipliers := 1     
Module CoreProcessUpArea_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 9x33  Multipliers := 2     
	                10x33  Multipliers := 1     
Module CoreProcessUpArea_2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 9x33  Multipliers := 2     
	                10x33  Multipliers := 1     
Module ip_accel_app_mux_bbk__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module ip_accel_app_mux_bbk__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module ip_accel_app_mux_bbk__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module ip_accel_app_mux_bbk__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_bbk 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module xFResizeAreaUpScale_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 2     
	   2 Input     43 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 8     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 33    
+---Multipliers : 
	                12x38  Multipliers := 1     
	                11x38  Multipliers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
Module resize_2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module merge_Block_crit_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module read_r__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_r 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_accel_app_mul_7jG_DSP48_8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module merge_Loop_Read_Mat_s 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module xfChannelCombine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge_Loop_Write_Mat 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w10_d2_A_x3_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x2_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x2_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_x3_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x3_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xfChann8jQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xfChann8jQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_merge_L9j0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_merge_L9j0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module merge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module zero_0_180_320_1_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module get_12th_segment_Loo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module duplicateMat438_Bloc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module read_r__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat438_Loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFDuplicate_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module write797__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write797 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat438_Loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w10_d2_A_x2_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_x2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A_x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFDupliDeQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDupliDeQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicaEe0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_duplicaEe0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module duplicateMat438 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module resizeNNBilinear_eOg_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module resizeNNBilinear_eOg_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module resizeNNBilinear_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module ip_accel_app_udivdEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
Module ip_accel_app_udivdEe_div 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xfUDivResize 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	  45 Input     44 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module scaleCompute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     71 Bit       Adders := 1     
+---Multipliers : 
	                33x42  Multipliers := 1     
Module ip_accel_app_mul_hbi_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ip_accel_app_mul_ibs_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mul_ibs_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mul_ibs_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mac_jbC_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_jbC_DSP48_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_jbC_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_kbM_DSP48_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_kbM_DSP48_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_kbM_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module resizeNNBilinear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               43 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module duplicateMat_2_Block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module read765 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_2_Loop_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFDuplicate_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module write_r__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_r 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_2_Loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w12_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicabkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFDuplicud_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDuplicud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module duplicateMat_2762 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module weed_detection_Block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module weed_detection 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Block_proc642 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2xfMat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module xil_defaultlib_ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xfMat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w12_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x0_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xfMat2Abtn_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xfMat2Abtn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "icmp_ln272_fu_433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln287_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln298_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln891_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'get_centroid_fh_Bloc_1_U0/ap_CS_fsm_reg[0:0]' into 'get_centroid_fh_entr_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd:70]
INFO: [Synth 8-4471] merging register 'get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/start0_reg' into 'get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/start0_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:155]
INFO: [Synth 8-4471] merging register 'get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/divisor0_reg[31:0]' into 'get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/divisor0_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:163]
INFO: [Synth 8-4471] merging register 'get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/divisor0_reg[31:0]' into 'get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/ip_accel_app_udivHfu_div_u_0/divisor0_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_1_U0/ap_CS_fsm_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/done_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/divisor0_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/done_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/start0_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/divisor0_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:163]
WARNING: [Synth 8-3936] Found unconnected internal register 'get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:88]
INFO: [Synth 8-5546] ROM "get_centroid_fh_Loop_U0/icmp_ln895_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "get_centroid_fh_Bloc_U0/icmp_ln156_fu_109_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_sdivNgs_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd:213]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivOgC_div_U/ip_accel_app_udivOgC_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivOgC_div_U/ip_accel_app_udivOgC_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd:88]
INFO: [Synth 8-5546] ROM "icmp_ln851_7_fu_868_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1757]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1753]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1768]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1764]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd:1761]
DSP Report: Generating DSP r_V_fu_850_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r_V_fu_850_p2.
DSP Report: operator r_V_fu_850_p2 is absorbed into DSP r_V_fu_850_p2.
DSP Report: operator r_V_fu_850_p2 is absorbed into DSP r_V_fu_850_p2.
DSP Report: Generating DSP r_V_fu_850_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP r_V_fu_850_p2.
DSP Report: operator r_V_fu_850_p2 is absorbed into DSP r_V_fu_850_p2.
DSP Report: operator r_V_fu_850_p2 is absorbed into DSP r_V_fu_850_p2.
DSP Report: Generating DSP ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/a_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_cvt is absorbed into DSP ip_accel_app_mul_QgW_U406/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_ln731_2_fu_697_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: register A is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: Generating DSP mul_ln731_2_fu_697_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: register A is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: Generating DSP mul_ln731_2_fu_697_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: register A is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: Generating DSP mul_ln731_2_fu_697_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: register A is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: operator mul_ln731_2_fu_697_p2 is absorbed into DSP mul_ln731_2_fu_697_p2.
DSP Report: Generating DSP mul_ln190_fu_790_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: register A is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: operator mul_ln190_fu_790_p2 is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: operator mul_ln190_fu_790_p2 is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: Generating DSP mul_ln190_fu_790_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: register A is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: operator mul_ln190_fu_790_p2 is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: operator mul_ln190_fu_790_p2 is absorbed into DSP mul_ln190_fu_790_p2.
DSP Report: Generating DSP mul_ln731_4_fu_716_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: register A is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: Generating DSP mul_ln731_4_fu_716_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: register A is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: Generating DSP mul_ln731_4_fu_716_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: register A is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: Generating DSP mul_ln731_4_fu_716_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: register A is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: operator mul_ln731_4_fu_716_p2 is absorbed into DSP mul_ln731_4_fu_716_p2.
DSP Report: Generating DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/m is absorbed into DSP ip_accel_app_mac_PgM_U405/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_1_U0/ap_CS_fsm_reg[0:0]' into 'grp_get_centroid_fh_fu_203/get_centroid_fh_entr_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd:70]
INFO: [Synth 8-4471] merging register 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/start0_reg' into 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/start0_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:155]
INFO: [Synth 8-4471] merging register 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/divisor0_reg[31:0]' into 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/divisor0_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:163]
INFO: [Synth 8-4471] merging register 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/divisor0_reg[31:0]' into 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivHfu_U362/ip_accel_app_udivHfu_div_U/ip_accel_app_udivHfu_div_u_0/divisor0_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/ip_accel_app_udivIfE_U363/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:88]
INFO: [Synth 8-5546] ROM "grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/icmp_ln895_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_U0/icmp_ln156_fu_109_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'get_centroid_sh_Bloc_U0/ip_accel_app_udivIfE_U435/ip_accel_app_udivIfE_div_U/start0_reg' into 'get_centroid_sh_Bloc_U0/ip_accel_app_udivHfu_U434/ip_accel_app_udivHfu_div_U/start0_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:155]
INFO: [Synth 8-4471] merging register 'get_centroid_sh_Bloc_U0/ip_accel_app_udivIfE_U435/ip_accel_app_udivIfE_div_U/divisor0_reg[31:0]' into 'get_centroid_sh_Bloc_U0/ip_accel_app_udivHfu_U434/ip_accel_app_udivHfu_div_U/divisor0_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:163]
INFO: [Synth 8-4471] merging register 'get_centroid_sh_Bloc_U0/ip_accel_app_udivIfE_U435/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/divisor0_reg[31:0]' into 'get_centroid_sh_Bloc_U0/ip_accel_app_udivHfu_U434/ip_accel_app_udivHfu_div_U/ip_accel_app_udivHfu_div_u_0/divisor0_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'get_centroid_sh_Bloc_U0/ip_accel_app_udivIfE_U435/ip_accel_app_udivIfE_div_U/ip_accel_app_udivIfE_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd:88]
INFO: [Synth 8-5545] ROM "get_centroid_sh_Bloc_U0/icmp_ln133_fu_125_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1700]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1693]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd:1696]
DSP Report: Generating DSP r_V_fu_905_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r_V_fu_905_p2.
DSP Report: operator r_V_fu_905_p2 is absorbed into DSP r_V_fu_905_p2.
DSP Report: operator r_V_fu_905_p2 is absorbed into DSP r_V_fu_905_p2.
DSP Report: Generating DSP r_V_fu_905_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP r_V_fu_905_p2.
DSP Report: operator r_V_fu_905_p2 is absorbed into DSP r_V_fu_905_p2.
DSP Report: operator r_V_fu_905_p2 is absorbed into DSP r_V_fu_905_p2.
DSP Report: Generating DSP ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/a_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_cvt is absorbed into DSP ip_accel_app_mul_QgW_U464/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_ln731_fu_739_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: register A is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: Generating DSP mul_ln731_fu_739_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: register A is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: Generating DSP mul_ln731_fu_739_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: register A is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: Generating DSP mul_ln731_fu_739_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: register A is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: operator mul_ln731_fu_739_p2 is absorbed into DSP mul_ln731_fu_739_p2.
DSP Report: Generating DSP mul_ln190_fu_831_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: register A is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: operator mul_ln190_fu_831_p2 is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: operator mul_ln190_fu_831_p2 is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: Generating DSP mul_ln190_fu_831_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: register A is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: operator mul_ln190_fu_831_p2 is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: operator mul_ln190_fu_831_p2 is absorbed into DSP mul_ln190_fu_831_p2.
DSP Report: Generating DSP mul_ln731_5_fu_757_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: register A is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: Generating DSP mul_ln731_5_fu_757_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: register A is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: Generating DSP mul_ln731_5_fu_757_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: register A is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: Generating DSP mul_ln731_5_fu_757_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: register A is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: operator mul_ln731_5_fu_757_p2 is absorbed into DSP mul_ln731_5_fu_757_p2.
DSP Report: Generating DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/m is absorbed into DSP ip_accel_app_mac_PgM_U463/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivXh4_div_U/ip_accel_app_sdivXh4_div_u_0/remd_tmp_reg' and it is trimmed from '64' to '63' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1320]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1328]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd:1314]
DSP Report: Generating DSP mul_ln196_1_fu_607_p2, operation Mode is: (A:0x155556)*B2.
DSP Report: register B is absorbed into DSP mul_ln196_1_fu_607_p2.
DSP Report: operator mul_ln196_1_fu_607_p2 is absorbed into DSP mul_ln196_1_fu_607_p2.
DSP Report: operator mul_ln196_1_fu_607_p2 is absorbed into DSP mul_ln196_1_fu_607_p2.
DSP Report: Generating DSP r_V_fu_662_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r_V_fu_662_p2.
DSP Report: operator r_V_fu_662_p2 is absorbed into DSP r_V_fu_662_p2.
DSP Report: Generating DSP mul_ln196_fu_631_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: Generating DSP mul_ln196_fu_631_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: Generating DSP mul_ln196_fu_631_p2, operation Mode is: (A:0x15556)*B2.
DSP Report: register B is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: Generating DSP mul_ln196_fu_631_p2, operation Mode is: (PCIN>>17)+(A:0x15556)*B2.
DSP Report: register B is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: operator mul_ln196_fu_631_p2 is absorbed into DSP mul_ln196_fu_631_p2.
DSP Report: Generating DSP ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg, operation Mode is: (A2*(B:0xb4)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_cvt is absorbed into DSP ip_accel_app_mul_Yie_U471/ip_accel_app_mul_Yie_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_ln731_fu_515_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: register A is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: operator mul_ln731_fu_515_p2 is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: operator mul_ln731_fu_515_p2 is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: Generating DSP mul_ln731_fu_515_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: register A is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: operator mul_ln731_fu_515_p2 is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: operator mul_ln731_fu_515_p2 is absorbed into DSP mul_ln731_fu_515_p2.
DSP Report: Generating DSP mul_ln190_fu_457_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: register A is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: operator mul_ln190_fu_457_p2 is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: operator mul_ln190_fu_457_p2 is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: Generating DSP mul_ln190_fu_457_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: register A is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: operator mul_ln190_fu_457_p2 is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: operator mul_ln190_fu_457_p2 is absorbed into DSP mul_ln190_fu_457_p2.
DSP Report: Generating DSP mul_ln731_1_fu_561_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_1_fu_561_p2.
DSP Report: register A is absorbed into DSP mul_ln731_1_fu_561_p2.
DSP Report: operator mul_ln731_1_fu_561_p2 is absorbed into DSP mul_ln731_1_fu_561_p2.
DSP Report: operator mul_ln731_1_fu_561_p2 is absorbed into DSP mul_ln731_1_fu_561_p2.
DSP Report: Generating DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/m is absorbed into DSP ip_accel_app_mac_PgM_U470/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg.
DSP Report: register A is absorbed into DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg.
DSP Report: register grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/b_reg_reg is absorbed into DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg.
DSP Report: register grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg is absorbed into DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg.
DSP Report: register grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_cvt is absorbed into DSP grp_get_weed_mask_fu_100/grp_is_crop_or_furrow_fu_117/ip_accel_app_mul_Zio_U478/ip_accel_app_mul_Zio_DSP48_7_U/p_reg_reg.
INFO: [Synth 8-5545] ROM "icmp_ln115_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1212]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1218]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1249]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1214]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1219]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1224]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd:1227]
DSP Report: Generating DSP mul_ln104_fu_720_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: Generating DSP mul_ln104_fu_720_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: Generating DSP total_V_fu_539_p2, operation Mode is: A*B.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_fu_539_p2.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_fu_539_p2.
DSP Report: Generating DSP total_V_reg_1088_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register total_V_reg_1088_reg is absorbed into DSP total_V_reg_1088_reg.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_reg_1088_reg.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_reg_1088_reg.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP ret_V_2_fu_857_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: Generating DSP ret_V_2_fu_857_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
INFO: [Synth 8-4471] merging register 'grp_duplicateMat_1_fu_124/duplicateMat_Loop_Re_2_U0/tmp_V_read_r_fu_123/ap_CS_fsm_reg[0:0]' into 'grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd:54]
INFO: [Synth 8-4471] merging register 'grp_duplicateMat_1_fu_124/duplicateMat_Loop_2_2_U0/call_ln115_write797_fu_112/ap_CS_fsm_reg[0:0]' into 'grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd:54]
INFO: [Synth 8-4471] merging register 'ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_ready_reg' into 'ap_sync_reg_grp_get_total_vegetation_3_fu_118_ap_done_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_lines.vhd:433]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_2.vhd:185]
DSP Report: Generating DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2, operation Mode is: A*(B:0xcf14).
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: Generating DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: Generating DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2, operation Mode is: A*(B:0xcf14).
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: Generating DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
DSP Report: operator grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2 is absorbed into DSP grp_get_total_vegetation_3_fu_118/get_total_vegetation_2_U0/mul_ln1148_fu_67_p2.
INFO: [Synth 8-4471] merging register 'duplicateMat_Loop_Re_U0/tmp_V_read779_fu_105/ap_CS_fsm_reg[0:0]' into 'duplicateMat_Block_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_Loop_2_U0/call_ln114_write_1_fu_100/ap_CS_fsm_reg[0:0]' into 'duplicateMat_Block_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_Loop_2_U0/call_ln115_write_1_fu_108/ap_CS_fsm_reg[0:0]' into 'duplicateMat_Block_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_Loop_Re_1_U0/tmp_V_read779_fu_105/ap_CS_fsm_reg[0:0]' into 'duplicateMat_Block_1_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_Loop_2_1_U0/call_ln114_write_1_fu_90/ap_CS_fsm_reg[0:0]' into 'duplicateMat_Block_1_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_Loop_2_1_U0/call_ln115_write_1_fu_98/ap_CS_fsm_reg[0:0]' into 'duplicateMat_Block_1_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:54]
INFO: [Synth 8-5545] ROM "extractChannel432_U0/grp_xfChannelExtractKern_fu_20/icmp_ln69_1_fu_211_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel432_U0/grp_xfChannelExtractKern_fu_20/icmp_ln65_1_fu_143_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel432_U0/grp_xfChannelExtractKern_fu_20/icmp_ln73_1_fu_189_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel433_U0/grp_xfChannelExtractKern_fu_20/icmp_ln69_1_fu_211_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel433_U0/grp_xfChannelExtractKern_fu_20/icmp_ln65_1_fu_143_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel433_U0/grp_xfChannelExtractKern_fu_20/icmp_ln73_1_fu_189_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel434_U0/grp_xfChannelExtractKern_fu_20/icmp_ln69_1_fu_211_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel434_U0/grp_xfChannelExtractKern_fu_20/icmp_ln65_1_fu_143_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "extractChannel434_U0/grp_xfChannelExtractKern_fu_20/icmp_ln73_1_fu_189_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'p_prop_ret_max_g_dc_U0/ap_CS_fsm_reg[0:0]' into 'p_prop_ret_max_b_dc_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_g_dc_s.vhd:55]
INFO: [Synth 8-4471] merging register 'p_prop_ret_max_r_dc_U0/ap_CS_fsm_reg[0:0]' into 'p_prop_ret_max_b_dc_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_r_dc_s.vhd:55]
INFO: [Synth 8-5545] ROM "icmp_ln94_fu_71_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln95_fu_86_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln96_fu_101_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/remd_tmp_reg' and it is trimmed from '9' to '8' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/remd_tmp_reg' and it is trimmed from '9' to '8' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/remd_tmp_reg' and it is trimmed from '9' to '8' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd:93]
INFO: [Synth 8-5545] ROM "icmp_ln947_1_fu_644_p2" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln278_fu_860_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/quot_reg' and it is trimmed from '24' to '16' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:200]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/remd_tmp_reg' and it is trimmed from '18' to '17' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd:93]
DSP Report: Generating DSP r_V_fu_161_p2, operation Mode is: A*B.
DSP Report: operator r_V_fu_161_p2 is absorbed into DSP r_V_fu_161_p2.
DSP Report: operator r_V_fu_161_p2 is absorbed into DSP r_V_fu_161_p2.
DSP Report: Generating DSP r_V_fu_161_p2, operation Mode is: A*B.
DSP Report: operator r_V_fu_161_p2 is absorbed into DSP r_V_fu_161_p2.
DSP Report: operator r_V_fu_161_p2 is absorbed into DSP r_V_fu_161_p2.
DSP Report: Generating DSP r_V_fu_161_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_V_fu_161_p2 is absorbed into DSP r_V_fu_161_p2.
DSP Report: operator r_V_fu_161_p2 is absorbed into DSP r_V_fu_161_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:76]
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:76]
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd:76]
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd:2520]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd:2516]
DSP Report: Generating DSP mul_ln544_fu_1245_p2, operation Mode is: A*B.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: Generating DSP mul_ln544_fu_1245_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: Generating DSP mul_ln544_1_fu_1354_p2, operation Mode is: A*B.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
DSP Report: Generating DSP mul_ln544_1_fu_1354_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
INFO: [Synth 8-4471] merging register 'merge_Loop_Read_Mat_U0/grp_read_r_fu_112/ap_CS_fsm_reg[0:0]' into 'merge_Block_crit_e_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd:54]
INFO: [Synth 8-4471] merging register 'merge_Loop_Read_Mat_U0/tmp_V_4_read_r_fu_118/ap_CS_fsm_reg[0:0]' into 'merge_Block_crit_e_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd:54]
INFO: [Synth 8-4471] merging register 'merge_Loop_Write_Mat_U0/call_ln341_write_1_fu_63/ap_CS_fsm_reg[0:0]' into 'merge_Block_crit_e_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd:54]
DSP Report: Generating DSP merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg, operation Mode is: (A2*(B:0xb4)')'.
DSP Report: register merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/b_reg_reg is absorbed into DSP merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg.
DSP Report: register merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/a_reg_reg is absorbed into DSP merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg.
DSP Report: register merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg is absorbed into DSP merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg.
DSP Report: register merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg.
DSP Report: operator merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_cvt is absorbed into DSP merge_Loop_Read_Mat_U0/ip_accel_app_mul_7jG_U506/ip_accel_app_mul_7jG_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'duplicateMat438_Loop_U0/tmp_V_read_r_fu_105/ap_CS_fsm_reg[0:0]' into 'duplicateMat438_Bloc_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat438_Loop_1_U0/call_ln114_write797_fu_90/ap_CS_fsm_reg[0:0]' into 'duplicateMat438_Bloc_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat438_Loop_1_U0/call_ln115_write797_fu_98/ap_CS_fsm_reg[0:0]' into 'duplicateMat438_Bloc_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd:54]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' into 'ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' into 'ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' into 'ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' into 'ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_576_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd:1480]
INFO: [Synth 8-5545] ROM "icmp_ln318_fu_725_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln428_fu_1887_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln365_fu_719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln343_fu_701_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/scaleCompute.vhd:50]
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_cvt is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/m is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/a_reg_reg is absorbed into DSP ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_cvt is absorbed into DSP ip_accel_app_mul_hbi_U60/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/m is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_cvt is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/m is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/m is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_cvt is absorbed into DSP ip_accel_app_mul_ibs_U63/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/m is absorbed into DSP ip_accel_app_mac_jbC_U66/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/m is absorbed into DSP ip_accel_app_mac_kbM_U69/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'duplicateMat_2_Loop_U0/tmp_V_read765_fu_105/ap_CS_fsm_reg[0:0]' into 'duplicateMat_2_Block_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_2_Loop_1_U0/call_ln113_write_r_fu_100/ap_CS_fsm_reg[0:0]' into 'duplicateMat_2_Block_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_2_Loop_1_U0/call_ln114_write_r_fu_108/ap_CS_fsm_reg[0:0]' into 'duplicateMat_2_Block_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd:54]
INFO: [Synth 8-3971] The signal line_bases_U/get_crop_lines_li0iy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_get_line_bases_fu_88/histogram_U/get_line_bases_hiFfa_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5583] The signal grp_xferode790_fu_18/buf_0_V_U/xferode790_buf_0_V_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal grp_xferode790_fu_18/buf_1_V_U/xferode790_buf_0_V_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal grp_xferode790_fu_18/buf_2_V_U/xferode790_buf_0_V_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal quadrant_weed_V_U/sectors_weed_clas5jm_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 2 bits of RAM "Hoffset_V_U/xFResizeAreaUpScabfk_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 3 bits of RAM "Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 10 bits.
INFO: [Synth 8-5784] Optimized 3 bits of RAM "Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 10 bits.
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_last_centroids_fu_371/get_last_centroids_L_U0/seg_index_end_reg_213_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_last_centroids_fu_371/get_last_centroids_L_U0/seg_index_end_reg_213_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_last_centroids_fu_371/get_last_centroids_L_U0/seg_index_end_reg_213_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_last_centroids_fu_371/get_last_centroids_L_U0/zext_ln168_reg_208_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[31]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_157'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[31]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_124'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_156'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_155'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_154'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_153'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_152'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_151'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[6]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_150'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[7]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_149'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_4_reg_1249_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_3_reg_1243_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_107'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_106'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_105'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_104'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_103'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_102'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[6]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_101'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[7]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_100'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[8]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_99'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[9]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_98'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[10]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_97'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[11]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_96'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[12]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_95'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[13]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_94'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[14]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_93'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[15]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_92'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[8]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_148'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[9]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_147'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[10]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_146'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[11]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_145'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[12]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_144'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[13]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_143'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[14]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_142'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[15]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_141'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[16]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_140'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[17]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_122'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[18]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_121'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[19]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_120'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[20]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_119'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[21]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_118'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[22]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_117'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[23]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_116'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[24]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_115'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[25]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_114'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[26]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_113'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[27]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_112'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[28]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_111'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[29]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_110'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_y_1_reg_1306_reg[30]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_109'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[16]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_91'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[17]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_138'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[18]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_137'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[19]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_136'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[20]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_135'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[21]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_134'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[22]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_133'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[23]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_132'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[24]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_131'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[25]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_130'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[26]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_129'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[27]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_128'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[28]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_127'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[29]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_126'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/sum_x_1_reg_1301_reg[30]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_125'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_reg_470_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_1_reg_475_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_reg_470_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_1_reg_475_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_reg_470_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_1_reg_475_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_reg_470_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_1_reg_475_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_reg_470_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_1_reg_475_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_reg_470_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_centroid_sh_fu_382/get_centroid_sh_Loop_U0/zext_ln126_1_reg_475_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_reg_368_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/grp_get_centroid_fh_fu_350/get_centroid_fh_Loop_U0/zext_ln150_1_reg_373_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_last_centroids_fu_406/get_last_centroids_L_U0/seg_index_end_reg_213_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_last_centroids_fu_406/get_last_centroids_L_U0/zext_ln168_reg_208_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_last_centroids_fu_406/get_last_centroids_L_U0/seg_index_end_reg_213_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_2_cent_fu_62/grp_get_last_centroids_fu_406/get_last_centroids_L_U0/zext_ln168_reg_208_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_2_reg_1237_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_3_reg_1243_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_2_reg_1237_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_4_reg_1249_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_2_reg_1237_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_4_reg_1249_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_udivOgC_U403/ip_accel_app_udivOgC_div_U/divisor0_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_udivOgC_U404/ip_accel_app_udivOgC_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_4_reg_1249_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_3_reg_1243_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_4_reg_1249_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/zext_ln253_3_reg_1243_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/i_6_105)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/i_6_123)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/p_1_out[13]__0 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/get_centroid_fh_entr_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/get_centroid_fh_entr_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\grp_get_centroid_fh_fu_350/get_centroid_fh_entr_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\grp_get_centroid_fh_fu_350/get_centroid_fh_entr_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_extract_micro_roi_fu_217/trunc_ln112_reg_225_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_extract_micro_roi_fu_217/trunc_ln110_reg_230_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\grp_get_last_centroids_fu_371/get_last_centroids_L_U0/zext_ln168_reg_208_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/\grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/\ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/v_limit_read_reg_355_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/v_limit_read_reg_355_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/lshr_ln146_cast_loc_s_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/\grp_get_centroid_fh_fu_203/lshr_ln146_cast_loc_s_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/get_centroid_fh_entr_U0/ap_done_reg_reg) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/get_centroid_fh_entr_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/h_limit_c_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/h_limit_c_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/start_for_get_cenJfO_U/U_start_for_get_cenJfO_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_350/start_for_get_cenJfO_U/U_start_for_get_cenJfO_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_last_centroids_fu_371/get_last_centroids_L_U0/zext_ln168_reg_208_reg[3]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[15]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[14]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[13]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[12]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[11]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[10]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[9]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[8]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[7]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[6]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[5]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[4]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[3]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[2]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[1]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/dividend0_reg[0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[7]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[6]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[5]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[4]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[3]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[2]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[1]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/divisor0_reg[0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/done_reg) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/sign0_reg[0]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/dividend0_reg[15]) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivOgC_U403/ip_accel_app_udivOgC_div_U/done_reg) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivOgC_U404/ip_accel_app_udivOgC_div_U/done_reg) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (i_6_123) is unused and will be removed from module extract_third_and_fo_1.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/get_centroid_fh_Bloc_1_U0/ap_return_0_preg_reg[6]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/get_centroid_fh_entr_U0/ap_done_reg_reg) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/get_centroid_fh_entr_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/h_limit_c_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/h_limit_c_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/v_limit_read_reg_355_reg[7]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/get_centroid_fh_Loop_U0/v_limit_read_reg_355_reg[4]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/start_for_get_cenJfO_U/U_start_for_get_cenJfO_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/start_for_get_cenJfO_U/U_start_for_get_cenJfO_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_extract_micro_roi_fu_217/trunc_ln112_reg_225_reg[6]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_extract_micro_roi_fu_217/trunc_ln110_reg_230_reg[7]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/v_limit_c8_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][2]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][1]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/v_limit_c_U/U_fifo_w8_d2_A_x0_shiftReg/SRL_SIG_reg[1][2]) is unused and will be removed from module extr_half_1_cent.
WARNING: [Synth 8-3332] Sequential element (grp_get_centroid_fh_fu_203/lshr_ln146_cast_loc_s_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1]) is unused and will be removed from module extr_half_1_cent.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/B[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_6_2/\grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/ip_accel_app_sdivXh4_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/weed_detection_U0i_6_3/segment_image_U0/\grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28 /grp_Inverse_fu_227/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/weed_detection_U0i_6_3/segment_image_U0/\grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28 /grp_Inverse_fu_239/\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module Inverse__1.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module Inverse__1.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module Inverse.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module Inverse.
WARNING: [Synth 8-3332] Sequential element (icmp_ln242_reg_591_reg[0]) is unused and will be removed from module Inverse.
WARNING: [Synth 8-3332] Sequential element (sub_ln307_reg_639_reg[4]) is unused and will be removed from module Inverse.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter1_phi_ln311_reg_212_reg[7]) is unused and will be removed from module Inverse.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[31]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[30]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[29]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[28]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[27]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[26]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[25]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[24]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[23]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[22]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[21]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[20]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[19]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[18]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[17]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[16]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[15]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[14]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[13]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[12]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[11]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[10]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[9]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[8]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[7]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[6]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[5]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[4]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[3]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[2]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[1]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln127_reg_1226_reg[0]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln123_reg_1221_reg[31]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln123_reg_1221_reg[30]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln123_reg_1221_reg[29]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln123_reg_1221_reg[28]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln123_reg_1221_reg[27]) is unused and will be removed from module xfOtsuKernel.
WARNING: [Synth 8-3332] Sequential element (zext_ln123_reg_1221_reg[26]) is unused and will be removed from module xfOtsuKernel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module extr_half_1_cent due to constant propagation
Removed 1 RAM instances from module extr_half_1_cent due to constant propagation
Removed BRAM instance from module extr_half_1_cent due to constant propagation
Removed 1 RAM instances from module extr_half_1_cent due to constant propagation
Removed BRAM instance from module extract_third_and_fo_1 due to constant propagation
Removed 1 RAM instances from module extract_third_and_fo_1 due to constant propagation
Removed BRAM instance from module get_crop_lines__GB0 due to constant propagation
Removed 1 RAM instances from module get_crop_lines__GB0 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:07 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------+-----------------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                          | Depth x Width | Implemented As | 
+---------------------------------+-----------------------------------------------------+---------------+----------------+
|Inverse_xf_divisiwdI_rom         | q0_reg                                              | 4096x16       | Block RAM      | 
|get_total_vegetatBew_memcore_rom | q0_reg                                              | 131072x8      | Block RAM      | 
|get_total_vegetatBew_memcore_rom | q1_reg                                              | 131072x8      | Block RAM      | 
|extract_third_andKfY_rom         | p_0_out                                             | 16x8          | LUT            | 
|extract_third_andKfY_rom         | p_0_out                                             | 16x8          | LUT            | 
|extract_third_andKfY_rom         | p_0_out                                             | 16x8          | LUT            | 
|extract_third_andKfY_rom         | p_0_out                                             | 16x8          | LUT            | 
|extract_third_andKfY_rom         | p_0_out                                             | 16x8          | LUT            | 
|sectors_weed_clas3i2_rom         | p_0_out                                             | 16x8          | LUT            | 
|sectors_weed_clas3i2_rom         | p_0_out                                             | 16x8          | LUT            | 
|extract_third_and_fo_1           | p_0_out                                             | 16x8          | LUT            | 
|extract_third_and_fo_1           | p_0_out                                             | 16x8          | LUT            | 
|extract_third_and_fo_1           | p_0_out                                             | 16x8          | LUT            | 
|extract_third_and_fo_1           | p_0_out                                             | 16x8          | LUT            | 
|extract_third_and_fo_1           | p_0_out                                             | 16x8          | LUT            | 
|extr_half_2_cent                 | p_0_out                                             | 16x8          | LUT            | 
|extr_half_2_cent                 | p_0_out                                             | 16x8          | LUT            | 
|extr_half_2_cent                 | p_0_out                                             | 16x8          | LUT            | 
|extr_half_2_cent                 | p_0_out                                             | 16x8          | LUT            | 
|extr_half_2_cent                 | p_0_out                                             | 16x8          | LUT            | 
|Inverse                          | xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg | 4096x16       | Block RAM      | 
|Inverse                          | xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg | 4096x16       | Block RAM      | 
|sectors_weed_classif             | p_0_out                                             | 16x8          | LUT            | 
|sectors_weed_classif             | p_0_out                                             | 16x8          | LUT            | 
+---------------------------------+-----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|get_crop_lines_li0iy_ram: | ram_reg    | 8 x 17(READ_FIRST)     | W | R | 8 x 17(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 
|get_crop_lines_ce1iI_ram: | ram_reg    | 128 x 48(READ_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|get_line_bases_hiFfa_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|get_line_bases_smGfk_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKerneludo_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xfOtsuKernel_HistxdS_ram: | ram_reg    | 256 x 33(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKerneludo_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKerneludo_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaUpScabck_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpScabck_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpScabck_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpScabfk_ram: | ram_reg    | 2 K x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaUpScabgk_ram: | ram_reg    | 1 K x 13(READ_FIRST)   | W | R | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaUpScabhl_ram: | ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|xFResizeAreaUpScabil_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                            | RTL Object                                                                     | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189 | last_c_U/extract_third_andLf8_ram_U/ram_reg                                    | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0                                                                                     | grp_extr_half_2_cent_fu_62/last_centroids_U/extract_third_andLf8_ram_U/ram_reg | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0                                                                                     | grp_get_lines_lsl_fu_76/line_centroids_U/get_lines_lsl_linWhU_ram_U/ram_reg    | User Attribute | 16 x 48              | RAM16X1S x 48   | 
|U0                                                                                     | lines_U/get_crop_lines_li2iS_ram_U/ram_reg                                     | User Attribute | 8 x 57               | RAM16X1S x 57   | 
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|extract_third_and_fo_1       | A*B2                      | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (PCIN>>17)+A*B2           | 24     | 16     | -      | -      | 39     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (A2*B2)'                  | 24     | 9      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|extract_third_and_fo_1       | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | A2*B2                     | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (PCIN>>17)+A2*B2          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extract_third_and_fo_1       | (C+(A''*B'')')'           | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|extr_half_2_cent             | A*B2                      | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (PCIN>>17)+A*B2           | 24     | 14     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (A2*B2)'                  | 24     | 9      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|extr_half_2_cent             | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | A2*B2                     | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (PCIN>>17)+A2*B2          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|extr_half_2_cent             | (C+(A''*B'')')'           | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|get_lines_lsl                | (A:0x155556)*B2           | 22     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | A*B2                      | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | A2*B                      | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | (PCIN>>17)+A*B2           | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | (A:0x15556)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | (PCIN>>17)+(A:0x15556)*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app_mul_Yie_DSP48_6 | (A2*(B:0xb4)')'           | 24     | 10     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|get_lines_lsl                | A2*B2                     | 21     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | (PCIN>>17)+A2*B2          | 21     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | A2*B2                     | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | (PCIN>>17)+A2*B2          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | A2*B2                     | 21     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|get_lines_lsl                | (C+(A''*B'')')'           | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app                 | (A''*B2)'                 | 24     | 17     | -      | -      | 41     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|xfOtsuKernel                 | A*B2                      | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B2           | 15     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B2                      | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B2           | 17     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 13     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 13     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B           | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B           | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 12     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|remark_crop_lines            | A*(B:0xcf14)              | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|remark_crop_lines            | (PCIN>>17)+A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|remark_crop_lines            | A*(B:0xcf14)              | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|remark_crop_lines            | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convert_fp_to_8b770          | A*B                       | 24     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convert_fp_to_8b770          | A*B                       | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convert_fp_to_8b770          | (PCIN>>17)+A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | A*B                       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | (PCIN>>17)+A*B            | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | A*B                       | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | (PCIN>>17)+A*B            | 22     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ip_accel_app_mul_7jG_DSP48_8 | (A2*(B:0xb4)')'           | 10     | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | (PCIN>>17)+A*B            | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | (PCIN>>17)+A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ip_accel_app_mul_ibs_DSP48_1 | (A''*B2)'                 | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A''*B2)')'            | 22     | 18     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_hbi_DSP48_0 | (A2*B2)'                  | 12     | 12     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A2*B'')')'            | 23     | 18     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_ibs_DSP48_1 | (A''*B2)'                 | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A''*B2)')'            | 22     | 18     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A2*B'')')'            | 23     | 18     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_ibs_DSP48_1 | (A''*B2)'                 | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A''*B2)')'            | 22     | 18     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A2*B'')')'            | 23     | 18     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+-----------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_0/line_bases_U/get_crop_lines_li0iy_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_1/centroids_U/get_crop_lines_ce1iI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_1/centroids_U/get_crop_lines_ce1iI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_1/centroids_U/get_crop_lines_ce1iI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_186/grp_get_line_bases_fu_88/histogram_U/get_line_bases_hiFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_186/grp_get_line_bases_fu_88/histogram_U/get_line_bases_hiFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_6_1/i_6_187/grp_get_line_bases_fu_88/smoothed_U/get_line_bases_smGfk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/i_6_0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/i_6_0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/i_6_1/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/i_6_1/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/i_6_0/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/i_6_0/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_239/i_6_0/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_239/i_6_0/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/i_6_1/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/i_6_1/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/i_6_3/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist1_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_3/segment_image_U0/i_6_3/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist1_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_1/lbuf_in0_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_1/lbuf_in0_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_2/lbuf_in1_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_2/lbuf_in1_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_3/lbuf_in2_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_3/lbuf_in2_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_5/Hoffset_V_U/xFResizeAreaUpScabfk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_6/Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_6/Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_7/Hweight_U/xFResizeAreaUpScabhl_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_6_5/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_6_7/Hweight_U/xFResizeAreaUpScabhl_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |get_crop_lines__GB0  |           1|     14248|
|2     |get_crop_lines__GB1  |           1|      4732|
|3     |weed_detection__GCB0 |           1|      7008|
|4     |weed_detection__GCB1 |           1|     10973|
|5     |weed_detection__GCB2 |           1|     10322|
|6     |ip_accel_app__GC0    |           1|      1003|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:11 ; elapsed = 00:04:24 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:28 ; elapsed = 00:04:42 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|get_crop_lines_li0iy_ram: | ram_reg    | 8 x 17(READ_FIRST)     | W | R | 8 x 17(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 
|get_crop_lines_ce1iI_ram: | ram_reg    | 128 x 48(READ_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|get_line_bases_hiFfa_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|get_line_bases_smGfk_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKerneludo_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xfOtsuKernel_HistxdS_ram: | ram_reg    | 256 x 33(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKerneludo_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKerneludo_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaUpScabck_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpScabck_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpScabck_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpScabfk_ram: | ram_reg    | 2 K x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaUpScabgk_ram: | ram_reg    | 1 K x 13(READ_FIRST)   | W | R | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaUpScabhl_ram: | ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|xFResizeAreaUpScabil_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                            | RTL Object                                                                     | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|U0/get_crop_lines_U0i_6_1/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189 | last_c_U/extract_third_andLf8_ram_U/ram_reg                                    | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0                                                                                     | grp_extr_half_2_cent_fu_62/last_centroids_U/extract_third_andLf8_ram_U/ram_reg | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0                                                                                     | grp_get_lines_lsl_fu_76/line_centroids_U/get_lines_lsl_linWhU_ram_U/ram_reg    | User Attribute | 16 x 48              | RAM16X1S x 48   | 
|U0                                                                                     | lines_U/get_crop_lines_li2iS_ram_U/ram_reg                                     | User Attribute | 8 x 57               | RAM16X1S x 57   | 
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |get_crop_lines__GB0  |           1|     14248|
|2     |get_crop_lines__GB1  |           1|      4732|
|3     |weed_detection__GCB0 |           1|      7008|
|4     |weed_detection__GCB1 |           1|     10960|
|5     |weed_detection__GCB2 |           1|     10126|
|6     |ip_accel_app__GC0    |           1|      1003|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/line_bases_U/get_crop_lines_li0iy_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/centroids_U/get_crop_lines_ce1iI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/centroids_U/get_crop_lines_ce1iI_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/centroids_U/get_crop_lines_ce1iI_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/grp_get_line_bases_fu_88/histogram_U/get_line_bases_hiFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/grp_get_line_bases_fu_88/histogram_U/get_line_bases_hiFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/grp_get_line_bases_fu_88/smoothed_U/get_line_bases_smGfk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/xf_division_lut_U/Inverse_xf_divisiwdI_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist1_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist1_0_U/xFHistogramKerneludo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/lbuf_in0_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/lbuf_in0_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/lbuf_in1_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/lbuf_in1_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/lbuf_in2_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/lbuf_in2_V_U/xFResizeAreaUpScabck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Hoffset_V_U/xFResizeAreaUpScabfk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Hweight_U/xFResizeAreaUpScabhl_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Hweight_U/xFResizeAreaUpScabhl_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Vweight_U/xFResizeAreaUpScabil_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:03 ; elapsed = 00:05:17 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[17] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[17]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[16] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[16]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[15] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[15]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[14] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[14]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[13] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[13]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[12] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[12]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[11] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[11]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[10] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[10]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[9] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U182/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[9]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[17] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[17]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[16] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[16]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[15] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[15]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[14] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[14]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[13] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[13]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[12] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[12]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[11] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[11]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[10] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[10]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[9] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U183/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[9]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[17] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[17]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[16] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[16]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[15] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[15]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[14] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[14]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[13] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[13]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[12] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[12]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[11] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[11]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[10] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[10]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[9] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[9]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[1] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[1]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[2] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[2]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[3] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[3]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[4] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[4]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[5] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[5]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[6] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[6]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[7] is being inverted and renamed to weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/sext_ln703_reg_227_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:06 ; elapsed = 00:05:20 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:06 ; elapsed = 00:05:21 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:14 ; elapsed = 00:05:28 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:14 ; elapsed = 00:05:28 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:15 ; elapsed = 00:05:29 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:15 ; elapsed = 00:05:29 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/icmp_ln879_15_reg_2236_pp1_iter7_reg_reg[0]                                                                                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/and_ln411_reg_2246_pp1_iter7_reg_reg[0]                                                                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/and_ln411_1_reg_2242_pp1_iter7_reg_reg[0]                                                                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[64] | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_udivOgC_U404/ip_accel_app_udivOgC_div_U/ip_accel_app_udivOgC_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/grp_extr_half_2_cent_fu_62/ip_accel_app_sdivNgs_U462/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[64]                                   | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/grp_get_lines_lsl_fu_76/ip_accel_app_sdivXh4_U469/ip_accel_app_sdivXh4_div_U/ip_accel_app_sdivXh4_div_u_0/r_stage_reg[64]                                      | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/sectors_weed_classif_U0/ap_enable_reg_pp1_iter36_reg                                                                                                                             | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivqcK_U187/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/r_stage_reg[25]                                     | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/grp_xFUDivAreaUp_2_fu_984/ip_accel_app_udivbak_U533/ip_accel_app_udivbak_div_U/ip_accel_app_udivbak_div_u_0/r_stage_reg[45]          | 45     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U54/ip_accel_app_udivdEe_div_U/ip_accel_app_udivdEe_div_u_0/r_stage_reg[40]                                     | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_vegetation_image_4_U0/get_exg_image_U0/ip_accel_app_sdivpcA_U184/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/r_stage_reg[9]                                      | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/get_vegetation_image_4_U0/convert_fp_to_8b770_U0/ip_accel_app_sdivrcU_U203/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/r_stage_reg[18]                               | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/ap_enable_reg_pp1_iter7_reg                                                                                                                                  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2] | 28     | 28         | 28     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[2] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[2] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[3] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[5] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1639|
|2     |DSP48E1    |    30|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     3|
|5     |DSP48E1_3  |    14|
|6     |DSP48E1_4  |    23|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_6  |     1|
|9     |DSP48E1_7  |    23|
|10    |DSP48E1_8  |     1|
|11    |DSP48E1_9  |     1|
|12    |LUT1       |  1336|
|13    |LUT2       |  3788|
|14    |LUT3       |  3074|
|15    |LUT4       |  2497|
|16    |LUT5       |  1722|
|17    |LUT6       |  2812|
|18    |MUXF7      |    50|
|19    |MUXF8      |    18|
|20    |RAM16X1S   |   201|
|21    |RAMB18E1   |     4|
|22    |RAMB18E1_1 |     1|
|23    |RAMB18E1_2 |     4|
|24    |RAMB18E1_3 |     1|
|25    |RAMB36E1   |     1|
|26    |RAMB36E1_1 |     1|
|27    |RAMB36E1_2 |     3|
|28    |RAMB36E1_3 |     3|
|29    |RAMB36E1_4 |     1|
|30    |SRL16E     |    95|
|31    |SRLC32E    |    14|
|32    |FDRE       | 10835|
|33    |FDSE       |   590|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+----------------------------------------+------+
|      |Instance                                         |Module                                  |Cells |
+------+-------------------------------------------------+----------------------------------------+------+
|1     |top                                              |                                        | 28789|
|2     |  U0                                             |ip_accel_app                            | 28789|
|3     |    AXIvideo2xfMat_U0                            |AXIvideo2xfMat                          |   473|
|4     |      regslice_both_AXI_video_strm_V_data_V_U    |regslice_both_140                       |   197|
|5     |        ibuf_inst                                |xil_defaultlib_ibuf_147                 |    51|
|6     |        obuf_inst                                |xil_defaultlib_obuf_148                 |   146|
|7     |      regslice_both_AXI_video_strm_V_last_V_U    |regslice_both__parameterized3_141       |    14|
|8     |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1_145 |     5|
|9     |        obuf_inst                                |xil_defaultlib_obuf__parameterized1_146 |     9|
|10    |      regslice_both_AXI_video_strm_V_user_V_U    |regslice_both__parameterized3_142       |    11|
|11    |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1_143 |     5|
|12    |        obuf_inst                                |xil_defaultlib_obuf__parameterized1_144 |     6|
|13    |    img_in_cols_channel7_U                       |fifo_w12_d2_A_x0                        |    12|
|14    |    img_in_data_V_U                              |fifo_w24_d1_A_x0                        |    33|
|15    |      U_fifo_w24_d1_A_x0_shiftReg                |fifo_w24_d1_A_x0_shiftReg_139           |    24|
|16    |    img_out_data_V_U                             |fifo_w24_d1_A_x0_0                      |    33|
|17    |      U_fifo_w24_d1_A_x0_shiftReg                |fifo_w24_d1_A_x0_shiftReg               |    25|
|18    |    start_for_xfMat2Abtn_U                       |start_for_xfMat2Abtn                    |    10|
|19    |    weed_detection_U0                            |weed_detection                          | 27932|
|20    |      add_2749_U0                                |add_2749                                |    91|
|21    |        grp_xFarithm_proc_2811_fu_20             |xFarithm_proc_2811                      |    87|
|22    |      bottom_data_V_U                            |fifo_w8_d1_A_x                          |    10|
|23    |      duplicateMat438_U0                         |duplicateMat438                         |   327|
|24    |        dst1_V_V_U                               |fifo_w8_d2_A_x                          |     9|
|25    |        dst_V_V_U                                |fifo_w8_d2_A_x_136                      |     9|
|26    |        duplicateMat438_Loop_1_U0                |duplicateMat438_Loop_1                  |    86|
|27    |        duplicateMat438_Loop_U0                  |duplicateMat438_Loop                    |    81|
|28    |        p_src_cols_load7_loc_1_U                 |fifo_w10_d2_A_x2                        |    16|
|29    |        p_src_cols_load7_loc_s_U                 |fifo_w10_d2_A_x2_137                    |     9|
|30    |        src_V_V_U                                |fifo_w8_d2_A_x_138                      |     8|
|31    |        start_for_duplicaEe0_U                   |start_for_duplicaEe0                    |    11|
|32    |        start_for_xFDupliDeQ_U                   |start_for_xFDupliDeQ                    |    10|
|33    |        xFDuplicate_1_U0                         |xFDuplicate_1                           |    83|
|34    |      duplicateMat_2762_U0                       |duplicateMat_2762                       |   637|
|35    |        dst1_V_V_U                               |fifo_w24_d2_A                           |    80|
|36    |          U_fifo_w24_d2_A_shiftReg               |fifo_w24_d2_A_shiftReg_135              |    72|
|37    |        dst_V_V_U                                |fifo_w24_d2_A_131                       |     8|
|38    |        duplicateMat_2_Block_U0                  |duplicateMat_2_Block                    |    10|
|39    |        duplicateMat_2_Loop_1_U0                 |duplicateMat_2_Loop_1                   |   190|
|40    |        duplicateMat_2_Loop_U0                   |duplicateMat_2_Loop_s                   |   101|
|41    |        p_dst1_cols_c_i_U                        |fifo_w12_d4_A                           |    16|
|42    |          U_fifo_w12_d4_A_shiftReg               |fifo_w12_d4_A_shiftReg                  |     4|
|43    |        p_dst1_rows_c_i_U                        |fifo_w11_d4_A                           |    17|
|44    |          U_fifo_w11_d4_A_shiftReg               |fifo_w11_d4_A_shiftReg                  |     6|
|45    |        p_src_cols_load6_loc_1_U                 |fifo_w12_d2_A                           |    14|
|46    |          U_fifo_w12_d2_A_shiftReg               |fifo_w12_d2_A_shiftReg_134              |     6|
|47    |        p_src_cols_load6_loc_s_U                 |fifo_w12_d2_A_132                       |    10|
|48    |          U_fifo_w12_d2_A_shiftReg               |fifo_w12_d2_A_shiftReg                  |     2|
|49    |        src_V_V_U                                |fifo_w24_d2_A_133                       |    80|
|50    |          U_fifo_w24_d2_A_shiftReg               |fifo_w24_d2_A_shiftReg                  |    72|
|51    |        start_for_duplicabkb_U                   |start_for_duplicabkb                    |    13|
|52    |        start_for_xFDuplicud_U                   |start_for_xFDuplicud                    |     9|
|53    |        xFDuplicate_2_U0                         |xFDuplicate_2                           |    86|
|54    |      erode437_U0                                |erode437                                |   181|
|55    |        grp_xferode790_fu_18                     |xferode790                              |   177|
|56    |      eroded_0a_data_V_U                         |fifo_w8_d1_A_x_4                        |     9|
|57    |      eroded_0b_data_V_U                         |fifo_w8_d1_A_x_5                        |     9|
|58    |      eroded_1a_data_V_U                         |fifo_w8_d1_A_x_6                        |     8|
|59    |      eroded_1b_data_V_U                         |fifo_w8_d1_A_x_7                        |     9|
|60    |      get_12th_segment_U0                        |get_12th_segment                        |    45|
|61    |        get_12th_segment_Loo_U0                  |get_12th_segment_Loo                    |    45|
|62    |      get_crop_lines_U0                          |get_crop_lines                          | 11816|
|63    |        centroids_U                              |get_crop_lines_ce1iI                    |   102|
|64    |          get_crop_lines_ce1iI_ram_U             |get_crop_lines_ce1iI_ram                |   102|
|65    |        grp_extr_half_1_cent_fu_48               |extr_half_1_cent                        |  4858|
|66    |          grp_extract_micro_roi_fu_217           |extract_micro_roi_83                    |    92|
|67    |          grp_extract_third_and_fo_1_fu_189      |extract_third_and_fo_1                  |  3797|
|68    |            grp_extract_micro_roi_fu_360         |extract_micro_roi_91                    |    93|
|69    |            grp_get_centroid_fh_fu_350           |get_centroid_fh_92                      |   493|
|70    |              get_centroid_fh_Bloc_1_U0          |get_centroid_fh_Bloc_1_109              |    24|
|71    |              get_centroid_fh_Bloc_U0            |get_centroid_fh_Bloc_110                |    93|
|72    |              get_centroid_fh_Loop_U0            |get_centroid_fh_Loop_111                |    61|
|73    |              get_centroid_fh_entr_U0            |get_centroid_fh_entr_112                |    10|
|74    |              h_limit_c9_U                       |fifo_w16_d2_A_113                       |     8|
|75    |              h_limit_c_U                        |fifo_w16_d2_A_114                       |    68|
|76    |                U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_130              |    60|
|77    |              h_offset_c_U                       |fifo_w16_d3_A_115                       |    30|
|78    |                U_fifo_w16_d3_A_shiftReg         |fifo_w16_d3_A_shiftReg_129              |    18|
|79    |              h_sum_0_loc_channel_U              |fifo_w32_d2_A_x0_116                    |    10|
|80    |              lshr_ln146_cast_loc_s_U            |fifo_w16_d2_A_117                       |    31|
|81    |                U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_128              |    22|
|82    |              lshr_ln147_cast_loc_s_U            |fifo_w32_d2_A_x0_118                    |    54|
|83    |                U_fifo_w32_d2_A_x0_shiftReg      |fifo_w32_d2_A_x0_shiftReg_127           |    46|
|84    |              p_sum_0_loc_channel_U              |fifo_w32_d2_A_x0_119                    |     8|
|85    |              start_for_get_cenJfO_U             |start_for_get_cenJfO_120                |    10|
|86    |              v_limit_c8_U                       |fifo_w8_d2_A_x0_121                     |     8|
|87    |              v_limit_c_U                        |fifo_w8_d2_A_x0_122                     |    39|
|88    |                U_fifo_w8_d2_A_x0_shiftReg       |fifo_w8_d2_A_x0_shiftReg_126            |    28|
|89    |              v_offset_c_U                       |fifo_w8_d3_A_123                        |    23|
|90    |                U_fifo_w8_d3_A_shiftReg          |fifo_w8_d3_A_shiftReg_125               |    10|
|91    |              v_sum_0_loc_channel_U              |fifo_w32_d2_A_x0_124                    |     9|
|92    |            grp_get_last_centroids_fu_371        |get_last_centroids_93                   |    73|
|93    |              get_last_centroids_L_U0            |get_last_centroids_L_108                |    73|
|94    |            ip_accel_app_mac_PgM_U405            |ip_accel_app_mac_PgM_94                 |    33|
|95    |              ip_accel_app_mac_PgM_DSP48_4_U     |ip_accel_app_mac_PgM_DSP48_4_107        |    33|
|96    |            ip_accel_app_mul_QgW_U406            |ip_accel_app_mul_QgW_95                 |    47|
|97    |              ip_accel_app_mul_QgW_DSP48_5_U     |ip_accel_app_mul_QgW_DSP48_5_106        |    47|
|98    |            ip_accel_app_sdivNgs_U402            |ip_accel_app_sdivNgs_96                 |  1167|
|99    |              ip_accel_app_sdivNgs_div_U         |ip_accel_app_sdivNgs_div_104            |  1167|
|100   |                ip_accel_app_sdivNgs_div_u_0     |ip_accel_app_sdivNgs_div_u_105          |   556|
|101   |            ip_accel_app_udivOgC_U403            |ip_accel_app_udivOgC                    |   233|
|102   |              ip_accel_app_udivOgC_div_U         |ip_accel_app_udivOgC_div_102            |   233|
|103   |                ip_accel_app_udivOgC_div_u_0     |ip_accel_app_udivOgC_div_u_103          |   169|
|104   |            ip_accel_app_udivOgC_U404            |ip_accel_app_udivOgC_97                 |   310|
|105   |              ip_accel_app_udivOgC_div_U         |ip_accel_app_udivOgC_div                |   310|
|106   |                ip_accel_app_udivOgC_div_u_0     |ip_accel_app_udivOgC_div_u              |   242|
|107   |            last_c_U                             |extract_third_andLf8_98                 |   160|
|108   |              extract_third_andLf8_ram_U         |extract_third_andLf8_ram_101            |   160|
|109   |            segments647_U                        |extract_third_andKfY_99                 |    83|
|110   |              extract_third_andKfY_rom_U         |extract_third_andKfY_rom_100            |    83|
|111   |          grp_get_centroid_fh_fu_203             |get_centroid_fh                         |   651|
|112   |            get_centroid_fh_Bloc_1_U0            |get_centroid_fh_Bloc_1                  |    19|
|113   |            get_centroid_fh_Bloc_U0              |get_centroid_fh_Bloc                    |   260|
|114   |            get_centroid_fh_Loop_U0              |get_centroid_fh_Loop                    |    62|
|115   |            get_centroid_fh_entr_U0              |get_centroid_fh_entr                    |     6|
|116   |            h_limit_c9_U                         |fifo_w16_d2_A                           |     8|
|117   |            h_limit_c_U                          |fifo_w16_d2_A_84                        |    83|
|118   |              U_fifo_w16_d2_A_shiftReg           |fifo_w16_d2_A_shiftReg_90               |    75|
|119   |            h_offset_c_U                         |fifo_w16_d3_A                           |    46|
|120   |              U_fifo_w16_d3_A_shiftReg           |fifo_w16_d3_A_shiftReg                  |    34|
|121   |            h_sum_0_loc_channel_U                |fifo_w32_d2_A_x0                        |    10|
|122   |            lshr_ln146_cast_loc_s_U              |fifo_w16_d2_A_85                        |    21|
|123   |              U_fifo_w16_d2_A_shiftReg           |fifo_w16_d2_A_shiftReg                  |    12|
|124   |            lshr_ln147_cast_loc_s_U              |fifo_w32_d2_A_x0_86                     |    54|
|125   |              U_fifo_w32_d2_A_x0_shiftReg        |fifo_w32_d2_A_x0_shiftReg               |    46|
|126   |            p_sum_0_loc_channel_U                |fifo_w32_d2_A_x0_87                     |     8|
|127   |            start_for_get_cenJfO_U               |start_for_get_cenJfO                    |    10|
|128   |            v_limit_c8_U                         |fifo_w8_d2_A_x0                         |     8|
|129   |            v_limit_c_U                          |fifo_w8_d2_A_x0_88                      |    15|
|130   |              U_fifo_w8_d2_A_x0_shiftReg         |fifo_w8_d2_A_x0_shiftReg                |     3|
|131   |            v_offset_c_U                         |fifo_w8_d3_A                            |    25|
|132   |              U_fifo_w8_d3_A_shiftReg            |fifo_w8_d3_A_shiftReg                   |     8|
|133   |            v_sum_0_loc_channel_U                |fifo_w32_d2_A_x0_89                     |     9|
|134   |        grp_extr_half_2_cent_fu_62               |extr_half_2_cent                        |  2835|
|135   |          grp_extract_micro_roi_fu_395           |extract_micro_roi                       |   109|
|136   |          grp_get_centroid_sh_fu_382             |get_centroid_sh                         |   351|
|137   |            c_read_c_U                           |fifo_w48_d2_A                           |     8|
|138   |            get_centroid_sh_Bloc_U0              |get_centroid_sh_Bloc                    |    74|
|139   |            get_centroid_sh_Loop_U0              |get_centroid_sh_Loop                    |    57|
|140   |            h_offset_c_U                         |fifo_w16_d2_A_x                         |     8|
|141   |            h_sum_0_loc_0_i_loc_s_U              |fifo_w32_d2_A_x1                        |     9|
|142   |            p_sum_0_loc_0_i_loc_c_U              |fifo_w32_d2_A_x1_78                     |    10|
|143   |            possible_c_x_c_U                     |fifo_w8_d2_A_x1                         |    34|
|144   |              U_fifo_w8_d2_A_x1_shiftReg         |fifo_w8_d2_A_x1_shiftReg_82             |    24|
|145   |            possible_c_y_c_U                     |fifo_w32_d2_A_x1_79                     |   105|
|146   |              U_fifo_w32_d2_A_x1_shiftReg        |fifo_w32_d2_A_x1_shiftReg               |    96|
|147   |            v_offset_read_c_U                    |fifo_w8_d2_A_x1_80                      |    32|
|148   |              U_fifo_w8_d2_A_x1_shiftReg         |fifo_w8_d2_A_x1_shiftReg                |    24|
|149   |            v_sum_0_loc_0_i_loc_s_U              |fifo_w32_d2_A_x1_81                     |    11|
|150   |          grp_get_last_centroids_fu_406          |get_last_centroids                      |    83|
|151   |            get_last_centroids_L_U0              |get_last_centroids_L                    |    83|
|152   |          ip_accel_app_mac_PgM_U463              |ip_accel_app_mac_PgM_76                 |    33|
|153   |            ip_accel_app_mac_PgM_DSP48_4_U       |ip_accel_app_mac_PgM_DSP48_4_77         |    33|
|154   |          ip_accel_app_mul_QgW_U464              |ip_accel_app_mul_QgW                    |    38|
|155   |            ip_accel_app_mul_QgW_DSP48_5_U       |ip_accel_app_mul_QgW_DSP48_5            |    38|
|156   |          ip_accel_app_sdivNgs_U462              |ip_accel_app_sdivNgs                    |  1037|
|157   |            ip_accel_app_sdivNgs_div_U           |ip_accel_app_sdivNgs_div                |  1037|
|158   |              ip_accel_app_sdivNgs_div_u_0       |ip_accel_app_sdivNgs_div_u              |   492|
|159   |          last_centroids_U                       |extract_third_andLf8                    |   136|
|160   |            extract_third_andLf8_ram_U           |extract_third_andLf8_ram                |   136|
|161   |          segments648_U                          |extract_third_andKfY                    |    69|
|162   |            extract_third_andKfY_rom_U           |extract_third_andKfY_rom                |    69|
|163   |        grp_get_line_bases_fu_88                 |get_line_bases                          |   699|
|164   |          histogram_U                            |get_line_bases_hiFfa                    |   100|
|165   |            get_line_bases_hiFfa_ram_U           |get_line_bases_hiFfa_ram                |   100|
|166   |          smoothed_U                             |get_line_bases_smGfk                    |    96|
|167   |            get_line_bases_smGfk_ram_U           |get_line_bases_smGfk_ram                |    96|
|168   |        grp_get_lines_lsl_fu_76                  |get_lines_lsl                           |  2437|
|169   |          ip_accel_app_mac_PgM_U470              |ip_accel_app_mac_PgM                    |     2|
|170   |            ip_accel_app_mac_PgM_DSP48_4_U       |ip_accel_app_mac_PgM_DSP48_4            |     2|
|171   |          ip_accel_app_mul_Yie_U471              |ip_accel_app_mul_Yie                    |    36|
|172   |            ip_accel_app_mul_Yie_DSP48_6_U       |ip_accel_app_mul_Yie_DSP48_6            |    36|
|173   |          ip_accel_app_sdivXh4_U469              |ip_accel_app_sdivXh4                    |  1025|
|174   |            ip_accel_app_sdivXh4_div_U           |ip_accel_app_sdivXh4_div                |  1025|
|175   |              ip_accel_app_sdivXh4_div_u_0       |ip_accel_app_sdivXh4_div_u              |   478|
|176   |          line_centroids_U                       |get_lines_lsl_linWhU                    |   164|
|177   |            get_lines_lsl_linWhU_ram_U           |get_lines_lsl_linWhU_ram                |   164|
|178   |        grp_get_weed_mask_fu_100                 |get_weed_mask                           |   577|
|179   |          grp_is_crop_or_furrow_fu_117           |is_crop_or_furrow                       |   478|
|180   |            ip_accel_app_mul_Zio_U478            |ip_accel_app_mul_Zio                    |    52|
|181   |              ip_accel_app_mul_Zio_DSP48_7_U     |ip_accel_app_mul_Zio_DSP48_7            |    52|
|182   |        line_bases_U                             |get_crop_lines_li0iy                    |    45|
|183   |          get_crop_lines_li0iy_ram_U             |get_crop_lines_li0iy_ram                |    45|
|184   |        lines_U                                  |get_crop_lines_li2iS                    |   166|
|185   |          get_crop_lines_li2iS_ram_U             |get_crop_lines_li2iS_ram                |   166|
|186   |      get_vegetation_image_4_U0                  |get_vegetation_image_4                  |  6437|
|187   |        get_vegetation_image_3_U0                |get_vegetation_image_3                  |    26|
|188   |        get_vegetation_image_U0                  |get_vegetation_image                    |    48|
|189   |        b_channel_data_V_U                       |fifo_w8_d1_A                            |     6|
|190   |        convert_fp_to_8b770_U0                   |convert_fp_to_8b770                     |   450|
|191   |          ip_accel_app_sdivrcU_U203              |ip_accel_app_sdivrcU                    |   290|
|192   |            ip_accel_app_sdivrcU_div_U           |ip_accel_app_sdivrcU_div                |   290|
|193   |              ip_accel_app_sdivrcU_div_u_0       |ip_accel_app_sdivrcU_div_u              |   165|
|194   |        duplicateMat635769_U0                    |duplicateMat635769                      |   476|
|195   |          dst1_V_V_U                             |fifo_w24_d2_A_x                         |     8|
|196   |          dst_V_V_U                              |fifo_w24_d2_A_x_72                      |     8|
|197   |          duplicateMat_Block_U0                  |duplicateMat_Block_s                    |     9|
|198   |          duplicateMat_Loop_2_U0                 |duplicateMat_Loop_2_s                   |   195|
|199   |          duplicateMat_Loop_Re_U0                |duplicateMat_Loop_Re                    |    86|
|200   |          p_dst1_cols_c_i_U                      |fifo_w10_d4_A                           |    16|
|201   |            U_fifo_w10_d4_A_shiftReg             |fifo_w10_d4_A_shiftReg                  |     4|
|202   |          p_dst1_rows_c_i_U                      |fifo_w9_d4_A                            |    17|
|203   |            U_fifo_w9_d4_A_shiftReg              |fifo_w9_d4_A_shiftReg                   |     6|
|204   |          p_src_cols_load10_loc_5_U              |fifo_w10_d2_A                           |    14|
|205   |            U_fifo_w10_d2_A_shiftReg             |fifo_w10_d2_A_shiftReg_75               |     6|
|206   |          p_src_cols_load10_loc_U                |fifo_w10_d2_A_73                        |    10|
|207   |            U_fifo_w10_d2_A_shiftReg             |fifo_w10_d2_A_shiftReg                  |     2|
|208   |          src_V_V_U                              |fifo_w24_d2_A_x_74                      |     8|
|209   |          start_for_duplicalbW_U                 |start_for_duplicalbW                    |    13|
|210   |          start_for_xFDuplimb6_U                 |start_for_xFDuplimb6                    |     9|
|211   |          xFDuplicate645_U0                      |xFDuplicate645                          |    80|
|212   |        duplicateMat_U0                          |duplicateMat                            |   302|
|213   |          dst1_V_V_U                             |fifo_w24_d2_A_x0                        |     8|
|214   |          dst_V_V_U                              |fifo_w24_d2_A_x0_69                     |     8|
|215   |          duplicateMat_Loop_2_1_U0               |duplicateMat_Loop_2_1                   |    78|
|216   |          duplicateMat_Loop_Re_1_U0              |duplicateMat_Loop_Re_1                  |    75|
|217   |          p_src_cols_load10_loc_2_U              |fifo_w10_d2_A_x                         |    15|
|218   |          p_src_cols_load10_loc_U                |fifo_w10_d2_A_x_70                      |     8|
|219   |          src_V_V_U                              |fifo_w24_d2_A_x0_71                     |     8|
|220   |          start_for_duplicaocq_U                 |start_for_duplicaocq                    |     8|
|221   |          start_for_xFDuplincg_U                 |start_for_xFDuplincg                    |    14|
|222   |          xFDuplicate_U0                         |xFDuplicate                             |    78|
|223   |        extLd_cast_loc_chann_U                   |fifo_w24_d2_A_x1                        |   140|
|224   |          U_fifo_w24_d2_A_x1_shiftReg            |fifo_w24_d2_A_x1_shiftReg_68            |   126|
|225   |        extract_channels_U0                      |extract_channels                        |   246|
|226   |          extractChannel432_U0                   |extractChannel432                       |    80|
|227   |            grp_xfChannelExtractKern_fu_20       |xfChannelExtractKern_67                 |    76|
|228   |          extractChannel433_U0                   |extractChannel433                       |    79|
|229   |            grp_xfChannelExtractKern_fu_20       |xfChannelExtractKern_66                 |    75|
|230   |          extractChannel434_U0                   |extractChannel434                       |    84|
|231   |            grp_xfChannelExtractKern_fu_20       |xfChannelExtractKern                    |    80|
|232   |        g_channel_data_V_U                       |fifo_w8_d1_A_31                         |     6|
|233   |        get_exg_image_U0                         |get_exg_image                           |  2922|
|234   |          ip_accel_app_sdivpcA_U182              |ip_accel_app_sdivpcA                    |   203|
|235   |            ip_accel_app_sdivpcA_div_U           |ip_accel_app_sdivpcA_div_64             |   203|
|236   |              ip_accel_app_sdivpcA_div_u_0       |ip_accel_app_sdivpcA_div_u_65           |    96|
|237   |          ip_accel_app_sdivpcA_U183              |ip_accel_app_sdivpcA_54                 |   216|
|238   |            ip_accel_app_sdivpcA_div_U           |ip_accel_app_sdivpcA_div_62             |   216|
|239   |              ip_accel_app_sdivpcA_div_u_0       |ip_accel_app_sdivpcA_div_u_63           |    96|
|240   |          ip_accel_app_sdivpcA_U184              |ip_accel_app_sdivpcA_55                 |   234|
|241   |            ip_accel_app_sdivpcA_div_U           |ip_accel_app_sdivpcA_div                |   234|
|242   |              ip_accel_app_sdivpcA_div_u_0       |ip_accel_app_sdivpcA_div_u              |   107|
|243   |          ip_accel_app_sdivqcK_U185              |ip_accel_app_sdivqcK                    |   647|
|244   |            ip_accel_app_sdivqcK_div_U           |ip_accel_app_sdivqcK_div_60             |   647|
|245   |              ip_accel_app_sdivqcK_div_u_0       |ip_accel_app_sdivqcK_div_u_61           |   229|
|246   |          ip_accel_app_sdivqcK_U186              |ip_accel_app_sdivqcK_56                 |   198|
|247   |            ip_accel_app_sdivqcK_div_U           |ip_accel_app_sdivqcK_div_58             |   198|
|248   |              ip_accel_app_sdivqcK_div_u_0       |ip_accel_app_sdivqcK_div_u_59           |   142|
|249   |          ip_accel_app_sdivqcK_U187              |ip_accel_app_sdivqcK_57                 |   327|
|250   |            ip_accel_app_sdivqcK_div_U           |ip_accel_app_sdivqcK_div                |   327|
|251   |              ip_accel_app_sdivqcK_div_u_0       |ip_accel_app_sdivqcK_div_u              |   150|
|252   |        get_max_from_channel_U0                  |get_max_from_channel                    |   662|
|253   |          max_b_dc_channel_U                     |fifo_w32_d2_A                           |    84|
|254   |            U_fifo_w32_d2_A_shiftReg             |fifo_w32_d2_A_shiftReg_53               |    75|
|255   |          max_g_dc_channel_U                     |fifo_w32_d2_A_48                        |    86|
|256   |            U_fifo_w32_d2_A_shiftReg             |fifo_w32_d2_A_shiftReg_52               |    75|
|257   |          max_r_dc_channel_U                     |fifo_w32_d2_A_49                        |    87|
|258   |            U_fifo_w32_d2_A_shiftReg             |fifo_w32_d2_A_shiftReg                  |    75|
|259   |          minMaxLoc435_U0                        |minMaxLoc435                            |   130|
|260   |            grp_xFMinMaxLocKernel_fu_16          |xFMinMaxLocKernel_51                    |   125|
|261   |          minMaxLoc436_U0                        |minMaxLoc436                            |   129|
|262   |            grp_xFMinMaxLocKernel_fu_16          |xFMinMaxLocKernel_50                    |   124|
|263   |          minMaxLoc_U0                           |minMaxLoc                               |   132|
|264   |            grp_xFMinMaxLocKernel_fu_16          |xFMinMaxLocKernel                       |   126|
|265   |          p_prop_ret_max_b_dc_U0                 |p_prop_ret_max_b_dc_s                   |     5|
|266   |          p_prop_ret_max_g_dc_U0                 |p_prop_ret_max_g_dc_s                   |     3|
|267   |          p_prop_ret_max_r_dc_U0                 |p_prop_ret_max_r_dc_s                   |     2|
|268   |        get_vegetation_image_113_U0              |get_vegetation_image_113                |     4|
|269   |        get_vegetation_image_2_U0                |get_vegetation_image_2                  |    49|
|270   |        img_in_0_cols_channe_U                   |fifo_w10_d2_A_x0                        |    12|
|271   |        img_in_0_data_V_U                        |fifo_w24_d1_A                           |     6|
|272   |        img_in_0_rows_channe_U                   |fifo_w9_d2_A                            |    11|
|273   |        img_in_1_data_V_U                        |fifo_w24_d1_A_32                        |     6|
|274   |        img_in_2_data_V_U                        |fifo_w24_d1_A_33                        |     8|
|275   |        img_in_3_data_V_U                        |fifo_w24_d1_A_34                        |     8|
|276   |        img_in_cols_c_i_U                        |fifo_w10_d2_A_x0_35                     |    21|
|277   |          U_fifo_w10_d2_A_x0_shiftReg            |fifo_w10_d2_A_x0_shiftReg               |     7|
|278   |        max_b_c16_i_U                            |fifo_w32_d2_A_x                         |    92|
|279   |          U_fifo_w32_d2_A_x_shiftReg             |fifo_w32_d2_A_x_shiftReg_47             |    82|
|280   |        max_b_c_i_U                              |fifo_w32_d2_A_x_36                      |    89|
|281   |          U_fifo_w32_d2_A_x_shiftReg             |fifo_w32_d2_A_x_shiftReg_46             |    79|
|282   |        max_g_c15_i_U                            |fifo_w32_d2_A_x_37                      |    92|
|283   |          U_fifo_w32_d2_A_x_shiftReg             |fifo_w32_d2_A_x_shiftReg_45             |    82|
|284   |        max_g_c_i_U                              |fifo_w32_d2_A_x_38                      |    94|
|285   |          U_fifo_w32_d2_A_x_shiftReg             |fifo_w32_d2_A_x_shiftReg_44             |    81|
|286   |        max_r_c14_i_U                            |fifo_w32_d2_A_x_39                      |    93|
|287   |          U_fifo_w32_d2_A_x_shiftReg             |fifo_w32_d2_A_x_shiftReg_43             |    82|
|288   |        max_r_c_i_U                              |fifo_w32_d2_A_x_40                      |    89|
|289   |          U_fifo_w32_d2_A_x_shiftReg             |fifo_w32_d2_A_x_shiftReg                |    79|
|290   |        max_value_V_c_i_U                        |fifo_w29_d2_A                           |   109|
|291   |          U_fifo_w29_d2_A_shiftReg               |fifo_w29_d2_A_shiftReg                  |    96|
|292   |        min_value_V_c17_i_U                      |fifo_w28_d2_A                           |    95|
|293   |          U_fifo_w28_d2_A_shiftReg               |fifo_w28_d2_A_shiftReg                  |    85|
|294   |        min_value_V_c_i_U                        |fifo_w28_d3_A                           |    75|
|295   |          U_fifo_w28_d3_A_shiftReg               |fifo_w28_d3_A_shiftReg                  |    59|
|296   |        r_channel_data_V_U                       |fifo_w8_d1_A_41                         |     6|
|297   |        start_for_duplicasc4_U                   |start_for_duplicasc4                    |     7|
|298   |        start_for_extracttde_U                   |start_for_extracttde                    |    14|
|299   |        sub_ln703_cast_loc_c_U                   |fifo_w24_d2_A_x1_42                     |    84|
|300   |          U_fifo_w24_d2_A_x1_shiftReg            |fifo_w24_d2_A_x1_shiftReg               |    73|
|301   |        veg_temp_data_V_U                        |fifo_w32_d1_A                           |    81|
|302   |          U_fifo_w32_d1_A_shiftReg               |fifo_w32_d1_A_shiftReg                  |    73|
|303   |      img_in_0_cols_channe_U                     |fifo_w12_d2_A_x                         |     8|
|304   |      img_in_0_data_V_U                          |fifo_w24_d1_A_x                         |    11|
|305   |      img_in_0_rows_channe_U                     |fifo_w11_d2_A                           |    10|
|306   |      img_in_1_data_V_U                          |fifo_w24_d1_A_x_8                       |    35|
|307   |        U_fifo_w24_d1_A_x_shiftReg               |fifo_w24_d1_A_x_shiftReg_30             |    24|
|308   |      img_in_cols_c_U                            |fifo_w12_d3_A                           |    20|
|309   |        U_fifo_w12_d3_A_shiftReg                 |fifo_w12_d3_A_shiftReg                  |     5|
|310   |      mask_img_out_data_V_U                      |fifo_w24_d1_A_x_9                       |     8|
|311   |      merge_U0                                   |merge                                   |   346|
|312   |        merge_Loop_Read_Mat_U0                   |merge_Loop_Read_Mat_s                   |   152|
|313   |          ip_accel_app_mul_7jG_U506              |ip_accel_app_mul_7jG                    |     2|
|314   |            ip_accel_app_mul_7jG_DSP48_8_U       |ip_accel_app_mul_7jG_DSP48_8            |     2|
|315   |        merge_Loop_Write_Mat_U0                  |merge_Loop_Write_Mat                    |    47|
|316   |        p_in1_V_V_U                              |fifo_w8_d2_A_x2                         |     8|
|317   |        p_in2_V_V_U                              |fifo_w8_d2_A_x2_27                      |     8|
|318   |        p_in3_V_V_U                              |fifo_w8_d2_A_x2_28                      |     8|
|319   |        p_out_V_V_U                              |fifo_w24_d2_A_x3                        |     8|
|320   |        p_src1_cols_load7_loc_1_U                |fifo_w10_d2_A_x3                        |    12|
|321   |        p_src1_cols_load7_loc_U                  |fifo_w10_d2_A_x3_29                     |     8|
|322   |        start_for_merge_L9j0_U                   |start_for_merge_L9j0                    |    10|
|323   |        start_for_xfChann8jQ_U                   |start_for_xfChann8jQ                    |    11|
|324   |        xfChannelCombine_U0                      |xfChannelCombine                        |    71|
|325   |      remark_crop_lines_U0                       |remark_crop_lines                       |   665|
|326   |        grp_duplicateMat_1_fu_124                |duplicateMat_1                          |   316|
|327   |          dst1_V_V_U                             |fifo_w8_d2_A                            |     8|
|328   |          dst_V_V_U                              |fifo_w8_d2_A_25                         |     8|
|329   |          duplicateMat_Loop_2_2_U0               |duplicateMat_Loop_2_2                   |    80|
|330   |          duplicateMat_Loop_Re_2_U0              |duplicateMat_Loop_Re_2                  |    81|
|331   |          p_src_cols_read_c_U                    |fifo_w10_d2_A_x1                        |     8|
|332   |          p_src_rows_read_c_U                    |fifo_w9_d2_A_x                          |     8|
|333   |          src_V_V_U                              |fifo_w8_d2_A_26                         |     8|
|334   |          start_for_duplicaAem_U                 |start_for_duplicaAem                    |    11|
|335   |          start_for_xFDuplizec_U                 |start_for_xFDuplizec                    |    11|
|336   |          xFDuplicate637_U0                      |xFDuplicate637                          |    93|
|337   |        grp_erode_fu_111                         |erode                                   |   151|
|338   |          grp_xferode793_fu_18                   |xferode793                              |   148|
|339   |        grp_get_total_vegetation_3_fu_118        |get_total_vegetation_3                  |   180|
|340   |          get_total_vegetation_1_U0              |get_total_vegetation_1                  |    38|
|341   |          get_total_vegetation_2_U0              |get_total_vegetation_2                  |    73|
|342   |          get_total_vegetation_U0                |get_total_vegetation                    |    40|
|343   |          img_in_data_V_U                        |get_total_vegetatBew                    |     9|
|344   |          p_Val2_19_loc_chan_U                   |fifo_w24_d2_A_x2                        |    10|
|345   |          p_Val2_loc_channel_U                   |fifo_w24_d2_A_x2_24                     |     8|
|346   |      resizeNNBilinear_U0                        |resizeNNBilinear                        |  1461|
|347   |        grp_scaleCompute_fu_544                  |scaleCompute                            |   208|
|348   |        grp_xfUDivResize_fu_519                  |xfUDivResize                            |   358|
|349   |          ip_accel_app_udivdEe_U54               |ip_accel_app_udivdEe                    |   262|
|350   |            ip_accel_app_udivdEe_div_U           |ip_accel_app_udivdEe_div                |   262|
|351   |              ip_accel_app_udivdEe_div_u_0       |ip_accel_app_udivdEe_div_u              |   226|
|352   |      resize_2_U0                                |resize_2                                |  2663|
|353   |        grp_xFResizeAreaUpScale_s_fu_18          |xFResizeAreaUpScale_s                   |  2648|
|354   |          Pixels_CoreProcessUpArea_2_fu_1024     |CoreProcessUpArea_2_19                  |   165|
|355   |          Pixels_0_1_CoreProcessUpArea_2_fu_1035 |CoreProcessUpArea_2                     |   165|
|356   |          Hoffset_V_U                            |xFResizeAreaUpScabfk                    |    76|
|357   |            xFResizeAreaUpScabfk_ram_U           |xFResizeAreaUpScabfk_ram                |    76|
|358   |          Hweight_U                              |xFResizeAreaUpScabhl                    |    47|
|359   |            xFResizeAreaUpScabhl_ram_U           |xFResizeAreaUpScabhl_ram                |    47|
|360   |          Pixels_0_2_CoreProcessUpArea_2_fu_1046 |CoreProcessUpArea_2_18                  |   195|
|361   |          Voffset_V_U                            |xFResizeAreaUpScabgk                    |   100|
|362   |            xFResizeAreaUpScabgk_ram_U           |xFResizeAreaUpScabgk_ram                |   100|
|363   |          Vweight_U                              |xFResizeAreaUpScabil                    |   121|
|364   |            xFResizeAreaUpScabil_ram_U           |xFResizeAreaUpScabil_ram                |   121|
|365   |          grp_xFUDivAreaUp_2_fu_984              |xFUDivAreaUp_2                          |   421|
|366   |            ip_accel_app_udivbak_U533            |ip_accel_app_udivbak                    |   311|
|367   |              ip_accel_app_udivbak_div_U         |ip_accel_app_udivbak_div                |   311|
|368   |                ip_accel_app_udivbak_div_u_0     |ip_accel_app_udivbak_div_u              |   257|
|369   |          lbuf_in0_V_U                           |xFResizeAreaUpScabck                    |   123|
|370   |            xFResizeAreaUpScabck_ram_U           |xFResizeAreaUpScabck_ram_23             |   123|
|371   |          lbuf_in1_V_U                           |xFResizeAreaUpScabck_20                 |   144|
|372   |            xFResizeAreaUpScabck_ram_U           |xFResizeAreaUpScabck_ram_22             |   144|
|373   |          lbuf_in2_V_U                           |xFResizeAreaUpScabck_21                 |     7|
|374   |            xFResizeAreaUpScabck_ram_U           |xFResizeAreaUpScabck_ram                |     7|
|375   |      resized_cols_channel_U                     |fifo_w10_d4_A_x                         |    17|
|376   |        U_fifo_w10_d4_A_x_shiftReg               |fifo_w10_d4_A_x_shiftReg                |     4|
|377   |      resized_data_V_U                           |fifo_w24_d1_A_x_10                      |     8|
|378   |      rs_mask_img_out_data_U                     |fifo_w24_d1_A_x_11                      |   117|
|379   |        U_fifo_w24_d1_A_x_shiftReg               |fifo_w24_d1_A_x_shiftReg                |   108|
|380   |      sectors_weed_classif_U0                    |sectors_weed_classif                    |   392|
|381   |        grp_bitwise_and_fu_403                   |bitwise_and                             |    81|
|382   |        segments_U                               |sectors_weed_clas3i2                    |    16|
|383   |          sectors_weed_clas3i2_rom_U             |sectors_weed_clas3i2_rom                |    16|
|384   |      segment_image_U0                           |segment_image                           |  2294|
|385   |        grp_OtsuThreshold_fu_22                  |OtsuThreshold                           |  2212|
|386   |          grp_xFHistogramKernel_fu_35            |xFHistogramKernel                       |   386|
|387   |            tmp_hist1_0_U                        |xFHistogramKerneludo_14                 |    88|
|388   |              xFHistogramKerneludo_ram_U         |xFHistogramKerneludo_ram_17             |    88|
|389   |            tmp_hist_0_U                         |xFHistogramKerneludo_15                 |    64|
|390   |              xFHistogramKerneludo_ram_U         |xFHistogramKerneludo_ram_16             |    64|
|391   |          grp_xfOtsuKernel_fu_28                 |xfOtsuKernel                            |  1811|
|392   |            HistArray_V_U                        |xfOtsuKernel_HistxdS                    |   177|
|393   |              xfOtsuKernel_HistxdS_ram_U         |xfOtsuKernel_HistxdS_ram                |   177|
|394   |            grp_Inverse_fu_227                   |Inverse                                 |   585|
|395   |              xf_division_lut_U                  |Inverse_xf_divisiwdI                    |   360|
|396   |                Inverse_xf_divisiwdI_rom_U       |Inverse_xf_divisiwdI_rom                |   360|
|397   |          hist_U                                 |xFHistogramKerneludo                    |     1|
|398   |            xFHistogramKerneludo_ram_U           |xFHistogramKerneludo_ram                |     1|
|399   |        grp_Threshold_fu_30                      |Threshold                               |    74|
|400   |      segmented_data_V_U                         |fifo_w1_d1_A                            |     9|
|401   |      start_for_add_274bll_U                     |start_for_add_274bll                    |    15|
|402   |      start_for_erode43bnm_U                     |start_for_erode43bnm                    |    10|
|403   |      start_for_get_12tbpm_U                     |start_for_get_12tbpm                    |     8|
|404   |      start_for_get_crobqm_U                     |start_for_get_crobqm                    |    16|
|405   |      start_for_get_vegbjl_U                     |start_for_get_vegbjl                    |    14|
|406   |      start_for_merge_U0_U                       |start_for_merge_U0                      |    10|
|407   |      start_for_remark_bom_U                     |start_for_remark_bom                    |    10|
|408   |      start_for_resizeNbkl_U                     |start_for_resizeNbkl                    |    10|
|409   |      start_for_resize_bsm_U                     |start_for_resize_bsm                    |    11|
|410   |      start_for_sectorsbrm_U                     |start_for_sectorsbrm                    |    17|
|411   |      start_for_segmentbml_U                     |start_for_segmentbml                    |    10|
|412   |      veg_img_data_V_U                           |fifo_w8_d1_A_x_12                       |    19|
|413   |        U_fifo_w8_d1_A_x_shiftReg                |fifo_w8_d1_A_x_shiftReg                 |     9|
|414   |      weed_detection_Block_U0                    |weed_detection_Block                    |    19|
|415   |      weed_mask_tmp_data_V_U                     |fifo_w2_d1_A                            |    11|
|416   |        U_fifo_w2_d1_A_shiftReg                  |fifo_w2_d1_A_shiftReg                   |     4|
|417   |      zero_0_180_320_1_U0                        |zero_0_180_320_1_s                      |    77|
|418   |      zero_data_V_U                              |fifo_w8_d1_A_x_13                       |     8|
|419   |    xfMat2AXIvideo_U0                            |xfMat2AXIvideo                          |   202|
|420   |      regslice_both_AXI_video_strm_V_data_V_U    |regslice_both                           |   107|
|421   |        ibuf_inst                                |xil_defaultlib_ibuf                     |    71|
|422   |        obuf_inst                                |xil_defaultlib_obuf                     |    28|
|423   |      regslice_both_AXI_video_strm_V_keep_V_U    |regslice_both__parameterized1           |     8|
|424   |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized0     |     4|
|425   |        obuf_inst                                |xil_defaultlib_obuf__parameterized0     |     4|
|426   |      regslice_both_AXI_video_strm_V_last_V_U    |regslice_both__parameterized3           |     9|
|427   |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1_2   |     4|
|428   |        obuf_inst                                |xil_defaultlib_obuf__parameterized1_3   |     5|
|429   |      regslice_both_AXI_video_strm_V_user_V_U    |regslice_both__parameterized3_1         |     9|
|430   |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1     |     4|
|431   |        obuf_inst                                |xil_defaultlib_obuf__parameterized1     |     5|
+------+-------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:15 ; elapsed = 00:05:29 . Memory (MB): peak = 1360.918 ; gain = 1013.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6059 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:35 ; elapsed = 00:05:08 . Memory (MB): peak = 1360.918 ; gain = 621.664
Synthesis Optimization Complete : Time (s): cpu = 00:05:15 ; elapsed = 00:05:30 . Memory (MB): peak = 1360.918 ; gain = 1013.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 201 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 201 instances

INFO: [Common 17-83] Releasing license: Synthesis
1760 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:25 ; elapsed = 00:05:40 . Memory (MB): peak = 1360.918 ; gain = 1024.609
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/system_ip_accel_app_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1360.918 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/system_ip_accel_app_0_0.xci
INFO: [Coretcl 2-1174] Renamed 430 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/system_ip_accel_app_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_ip_accel_app_0_0_utilization_synth.rpt -pb system_ip_accel_app_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1360.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 18 00:18:16 2020...
