<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::TargetInstrInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::TargetInstrInfo" --><!-- doxytag: inherits="llvm::MCInstrInfo" -->
<p><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> - Interface to description of machine instruction set.  
 <a href="classllvm_1_1TargetInstrInfo.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1TargetInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1TargetInstrInfo_inherit__map" id="llvm_1_1TargetInstrInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="16,5,141,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1TargetInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetInstrInfo_coll__map" id="llvm_1_1TargetInstrInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="16,5,141,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1TargetInstrInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a predicate at the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> level.  <a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">A pair composed of a register and a sub-register index.  <a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">A pair composed of a pair of a register and a sub-register index, and another sub-register index.  <a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a423e8187c58539af149c3ab53124e582">TargetInstrInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">~TargetInstrInfo</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID, <a class="el" href="classunsigned.html">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a machine instruction descriptor, returns the register class constraint for OpNum, or NULL.  <a href="#aabf764b704ed905ec6841a8872815bff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1aa3e4487f49ede3f26a7f3f86c8aeb5">isTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is trivially rematerializable, meaning it has no side effects and requires no operands that aren't always available.  <a href="#a1aa3e4487f49ede3f26a7f3f86c8aeb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4af47c1d725e5e96bc12769ec9c062a7">getCallFrameSetupOpcode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise).  <a href="#a4af47c1d725e5e96bc12769ec9c062a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a046f4d382fbaf2af5bfee15b800e4ae9">getCallFrameDestroyOpcode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1382c6bc92140c260df4b7b14828e289">getSPAdjust</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the actual stack pointer adjustment made by an instruction as part of a call sequence.  <a href="#a1382c6bc92140c260df4b7b14828e289"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a "coalescable" extension instruction.  <a href="#af49ada178a7a99bdb7efa200612b1aab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9fcdc96a6712deb1a8a3d2e18af6db3f">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot.  <a href="#a9fcdc96a6712deb1a8a3d2e18af6db3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa0dd024b25b8f3328f3c1763bd98be9b">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check for post-frame ptr elimination stack locations as well.  <a href="#aa0dd024b25b8f3328f3c1763bd98be9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7c1f1aecc832e41a5925374bfddc0798">hasLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction has a load from a stack slot, return true along with the FrameIndex of the loaded stack slot and the machine mem operand containing the reference.  <a href="#a7c1f1aecc832e41a5925374bfddc0798"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa8d4d336ac91a47a6e4568ba18b9d66a">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.  <a href="#aa8d4d336ac91a47a6e4568ba18b9d66a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2859d4a28519721095d55c60d341c585">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check for post-frame ptr elimination stack locations as well.  <a href="#a2859d4a28519721095d55c60d341c585"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adec2e9e3420db9ba1f62f20daa4a3466">hasStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction has a store to a stack slot, return true along with the FrameIndex of the loaded stack slot and the machine mem operand containing the reference.  <a href="#adec2e9e3420db9ba1f62f20daa4a3466"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7f95e96904d51b281dc64300de788d28">isStackSlotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;DestFrameIndex, <a class="el" href="classint.html">int</a> &amp;SrcFrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified machine instruction is a copy of one stack slot to another and has no other effect.  <a href="#a7f95e96904d51b281dc64300de788d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac5ee291164a848be92e7b4977905cf2d">getStackSlotRange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> &amp;Size, <a class="el" href="classunsigned.html">unsigned</a> &amp;Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the size in bytes and offset within a stack slot of a spilled register or subregister.  <a href="#ac5ee291164a848be92e7b4977905cf2d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6efb701fd47be04e4f04e16e7f9d1d47">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is as cheap as a move instruction.  <a href="#a6efb701fd47be04e4f04e16e7f9d1d47"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a63043610d2057d735979579de532c445">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-issue the specified 'original' instruction at the specific location targeting a new destination register.  <a href="#a63043610d2057d735979579de532c445"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa9d962aba2d3948781454c0e85782bc7">duplicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a duplicate of the Orig instruction in MF.  <a href="#aa9d962aba2d3948781454c0e85782bc7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a44615a621d026eb7259dae2335fd835a">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag.  <a href="#a44615a621d026eb7259dae2335fd835a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classbool.html">bool</a> NewMI=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If a target has any instructions that are commutable but require converting to different instructions or making non-trivial changes to commute them, this method can overloaded to do that.  <a href="#a5c36456408da4afa0fa2f60a9da88ddb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad9e538e3c2a9c21355a1bc8f04c697e6">findCommutedOpIndices</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If specified MI is commutable, return the two operand indices that would swap value.  <a href="#ad9e538e3c2a9c21355a1bc8f04c697e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af0807b73fbdcd544538668538b34ecea">getRegSequenceInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#af0807b73fbdcd544538668538b34ecea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae2f95302a004f57fcf9ced2a2aaa746a">getExtractSubregInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#ae2f95302a004f57fcf9ced2a2aaa746a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4dbff6ce305f949da5bc19f38943c88a">getInsertSubregInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#a4dbff6ce305f949da5bc19f38943c88a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad61153b0a0cc72be1c1fff73d8026e20">produceSameValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if two machine instructions would produce identical values.  <a href="#ad61153b0a0cc72be1c1fff73d8026e20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g.  <a href="#a641441a84a88e01223f3c091dfb50694"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5ab707ad02c9b072b7df6f92e940034d">AnalyzeBranchPredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;MBP, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the branching code at the end of MBB and parse it into the <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html" title="Represents a predicate at the MachineFunction level.">MachineBranchPredicate</a> structure if possible.  <a href="#a5ab707ad02c9b072b7df6f92e940034d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abce62a681f245fc78059890e4ca83210">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the branching code at the end of the specific MBB.  <a href="#abce62a681f245fc78059890e4ca83210"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5589dcc99f8b9efa16e773dc16b0c2d9">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert branch code into the end of the specified <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>.  <a href="#a5589dcc99f8b9efa16e773dc16b0c2d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4ce2ca712a90bff9992be2257735ae60">ReplaceTailWithBranchTo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Tail, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest.  <a href="#a4ce2ca712a90bff9992be2257735ae60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a602e78ed766a95bb004b58dc8dddb3d8">getUnconditionalBranch</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *BranchTarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an instruction that performs an unconditional branch to the given symbol.  <a href="#a602e78ed766a95bb004b58dc8dddb3d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a47aeb01bbb070e76185a920124be739a">getTrap</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a machine trap instruction.  <a href="#a47aeb01bbb070e76185a920124be739a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#abf989641bca6f705f81a409ad2a4b6be">getJumpInstrTableEntryBound</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a number of bytes that suffices to hold either the instruction returned by getUnconditionalBranch or the instruction returned by getTrap.  <a href="#abf989641bca6f705f81a409ad2a4b6be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7fb23b6fb5a15b972eb3eaea96582d22">isLegalToSplitMBBAt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's legal to split the given basic block at the specified instruction (i.e.  <a href="#a7fb23b6fb5a15b972eb3eaea96582d22"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0a6fbb065b05fae5d31013246c4ea8d9">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to predicate instructions with accumulated instruction latency of "NumCycles" of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted.  <a href="#a0a6fbb065b05fae5d31013246c4ea8d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a58828d497322dfd682115040b018a57f">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumTCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumFCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraFCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second variant of isProfitableToIfCvt.  <a href="#a58828d497322dfd682115040b018a57f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a73d7770e810be0d9a7dc9566fbb50a4e">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion.  <a href="#a73d7770e810be0d9a7dc9566fbb50a4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9838b8c2c1e3d71ad10ee23d112f8196">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to unpredicate one side of a 'diamond', i.e.  <a href="#a9838b8c2c1e3d71ad10ee23d112f8196"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a148d2bd6b1e998ed6206962245d022f8">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classunsigned.html">unsigned</a> TrueReg, <a class="el" href="classunsigned.html">unsigned</a> FalseReg, <a class="el" href="classint.html">int</a> &amp;CondCycles, <a class="el" href="classint.html">int</a> &amp;TrueCycles, <a class="el" href="classint.html">int</a> &amp;FalseCycles) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseReg based on the condition code in Cond.  <a href="#a148d2bd6b1e998ed6206962245d022f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1e7a9a24eee6cc7bb66f44254eb7ae4d">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classunsigned.html">unsigned</a> TrueReg, <a class="el" href="classunsigned.html">unsigned</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when Cond is false.  <a href="#a1e7a9a24eee6cc7bb66f44254eb7ae4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae581a6212962134c2e78b968c77d11ce">analyzeSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classunsigned.html">unsigned</a> &amp;TrueOp, <a class="el" href="classunsigned.html">unsigned</a> &amp;FalseOp, <a class="el" href="classbool.html">bool</a> &amp;Optimizable) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the given select instruction, returning true if it cannot be understood.  <a href="#ae581a6212962134c2e78b968c77d11ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0e12d540906f844c60f99ec00a8f0c48">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs, <a class="el" href="classbool.html">bool</a> PreferFalse=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a select instruction that was understood by analyzeSelect and returned Optimizable = true, attempt to optimize MI by merging it with one of its operands.  <a href="#a0e12d540906f844c60f99ec00a8f0c48"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a604474358807c5d89a16767f21c340aa">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit instructions to copy a pair of physical registers.  <a href="#a604474358807c5d89a16767f21c340aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a94d273699f7fdbd1a01477c4ca8014dd">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, <a class="el" href="classint.html">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the specified register of the given register class to the specified stack frame index.  <a href="#a94d273699f7fdbd1a01477c4ca8014dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1f16d509bf2e2c2d0e0176f04c253a96">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classint.html">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the specified register of the given register class from the specified stack frame index.  <a href="#a1f16d509bf2e2c2d0e0176f04c253a96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af378f534e75b3841287da33292030028">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is called for all pseudo instructions that remain after register allocation.  <a href="#af378f534e75b3841287da33292030028"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2e8f8cf3ba700e7e5a206e4536ab6406">foldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classint.html">int</a> FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s).  <a href="#a2e8f8cf3ba700e7e5a206e4536ab6406"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae73598dcb77a4aa23fbef4e34771c8d8">foldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot.  <a href="#ae73598dcb77a4aa23fbef4e34771c8d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5bd2735b12a1b1a3f5a12766c8e0f5d7">getMachineCombinerPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a> &gt; &amp;Pattern) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.  <a href="#a5bd2735b12a1b1a3f5a12766c8e0f5d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1f087fc395d3a66dd4ace40b2015c372">genAlternativeCodeSequence</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a> Pattern, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DelInstrs, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;InstrIdxForVirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5bd2735b12a1b1a3f5a12766c8e0f5d7" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root...">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.  <a href="#a1f087fc395d3a66dd4ace40b2015c372"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a662d4eff7cf6e0c7a7a6416485d8ea8f">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when a target supports MachineCombiner.  <a href="#a662d4eff7cf6e0c7a7a6416485d8ea8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a5e0ffbb85a6c74bb6c9a4c5ce5c217df">canFoldMemoryOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true for the specified load / store if folding is possible.  <a href="#a5e0ffbb85a6c74bb6c9a4c5ce5c217df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a292c515febc84943f6998b38184ac13a">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classbool.html">bool</a> UnfoldLoad, <a class="el" href="classbool.html">bool</a> UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction.  <a href="#a292c515febc84943f6998b38184ac13a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa270202339daa1bd024bb7f86ccb3887">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af7cae3e7f5a88a6a44af3e125ebbdd3c">getOpcodeAfterMemoryUnfold</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> UnfoldLoad, <a class="el" href="classbool.html">bool</a> UnfoldStore, <a class="el" href="classunsigned.html">unsigned</a> *LoadRegIndex=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode.  <a href="#af7cae3e7f5a88a6a44af3e125ebbdd3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9d84099a4c7b35c28c8c79f51b257487">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.  <a href="#a9d84099a4c7b35c28c8c79f51b257487"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ace7e33d7ed2f919f0d621615ee49b27e">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled together.  <a href="#ace7e33d7ed2f919f0d621615ee49b27e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a3aeafa6c22932f497b2a528d61a0a7ea">getMemOpBaseRegImmOfs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MemOp, <a class="el" href="classunsigned.html">unsigned</a> &amp;BaseReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the base register and byte offset of an instruction that reads/writes memory.  <a href="#a3aeafa6c22932f497b2a528d61a0a7ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">enableClusterLoads</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a368baba81dca61fd16e62b10e2d2d776">shouldClusterLoads</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLdSt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLdSt, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa55cbeb7ab9699818895de71549b023c">shouldScheduleAdjacent</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *First, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Second) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this target fuse the given instructions if they are scheduled adjacent.  <a href="#aa55cbeb7ab9699818895de71549b023c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a051d866f5c8c28d14ebe529a33f5f7b1">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed.  <a href="#a051d866f5c8c28d14ebe529a33f5f7b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6bec3e5b5ab3f3b425f43e4f82c7db93">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a noop into the instruction stream at the specified point.  <a href="#a6bec3e5b5ab3f3b425f43e4f82c7db93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af08761019236b82c646efd73d110586d">getNoopForMachoTarget</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the noop instruction to use for a noop.  <a href="#af08761019236b82c646efd73d110586d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction is already predicated.  <a href="#a2a69dd402cbc7f6282c93c32161395bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aad7e5ed58daa51de3466752823b2f76e">isUnpredicatedTerminator</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction is a terminator instruction that has not been predicated.  <a href="#aad7e5ed58daa51de3466752823b2f76e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1547c3e50c4b99cbd858f5b35726d8cf">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert the instruction into a predicated instruction.  <a href="#a1547c3e50c4b99cbd858f5b35726d8cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7bf904359f073ff1fa822bd76649727d">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the first specified predicate subsumes the second, e.g.  <a href="#a7bf904359f073ff1fa822bd76649727d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a6d3a9496095a2fe0350c9b5009857166">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference.  <a href="#a6d3a9496095a2fe0350c9b5009857166"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a19bb501f3f8e5b43549b3aa668ee0780">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction can be predicated.  <a href="#a19bb501f3f8e5b43549b3aa668ee0780"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a55a712162fbc804860c3a003f75fd050">isSafeToMoveRegClassDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's safe to move a machine instruction that defines the specified register class.  <a href="#a55a712162fbc804860c3a003f75fd050"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given instruction should be considered a scheduling boundary.  <a href="#a22fb9be009a2aa1765c6aa3190abd89f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a795e1ca53c2efd73621b60a7ff3e8f8e">getInlineAsmLength</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Str, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Measure the specified inline asm to determine an approximation of its length.  <a href="#a795e1ca53c2efd73621b60a7ff3e8f8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa45dbbaf727b035ec00256021b0e5d15">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation.  <a href="#aa45dbbaf727b035ec00256021b0e5d15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#acfc76d1e10c53951754e601d83da0e0d">CreateTargetMIHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation.  <a href="#acfc76d1e10c53951754e601d83da0e0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af838e603b174909a5a50461a21801f1b">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation.  <a href="#af838e603b174909a5a50461a21801f1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab14bbc5115d8f3dbcbfde0a945171ffb">usePreRAHazardRecognizer</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor.  <a href="#ab14bbc5115d8f3dbcbfde0a945171ffb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4dd2c8d7da1f1156e55819d6bce5e50d">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg2, <a class="el" href="classint.html">int</a> &amp;Mask, <a class="el" href="classint.html">int</a> &amp;<a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <a href="#a4dd2c8d7da1f1156e55819d6bce5e50d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a1e4a73a15865a078e0bf946bc325838f">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg2, <a class="el" href="classint.html">int</a> Mask, <a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">See if the comparison instruction can be converted into something more efficient.  <a href="#a1e4a73a15865a078e0bf946bc325838f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adb5e31772650e73837608deeedf6aebd">optimizeCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a02b424604f99e009d51557c625799a2d">optimizeLoadInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI, <a class="el" href="classunsigned.html">unsigned</a> &amp;FoldAsLoadDefReg, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;DefMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to remove the load by folding it to a register operand at the use.  <a href="#a02b424604f99e009d51557c625799a2d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a90dfc8b8b44a5804f04032e4c98032d4">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction.  <a href="#a90dfc8b8b44a5804f04032e4c98032d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of u-operations the given machine instruction will be decoded to on the target cpu.  <a href="#a51d38fbb0d2a4134718f08a8e230e447"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a0a7c9715261e150c7b1b98cbbaca4ffb">isZeroCost</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for pseudo instructions that don't consume any machine resources in their current form.  <a href="#a0a7c9715261e150c7b1b98cbbaca4ffb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ab4a88c96b3b88ca3d8b75f1249770280">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute and return the use operand latency of a given pair of def and use.  <a href="#ab4a88c96b3b88ca3d8b75f1249770280"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a82c143383cd30e0effc703998aa6fc83">computeOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute and return the latency of the given data dependent def and use when the operand indices are already known.  <a href="#a82c143383cd30e0effc703998aa6fc83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the instruction latency of a given instruction.  <a href="#a3a27e8f0e761207a21fc022b7fbede93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a51787750432fe6e9d30e82fc16f81980">getPredicationCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a09d130652f696ea582f0f786da0a346a">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">defaultDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the default expected latency for a def based on it's opcode.  <a href="#aa36b38c33ddb3b850076398bd09115a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad657801893a8201fbbf9d329e17f9659">computeDefOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If we can determine the operand latency from the def only, without itinerary lookup, do so.  <a href="#ad657801893a8201fbbf9d329e17f9659"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac15d083f34aa443f5b2df03b74ccd383">isHighLatencyDef</a> (<a class="el" href="classint.html">int</a> opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this opcode has high latency to its result.  <a href="#ac15d083f34aa443f5b2df03b74ccd383"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a13cde331ae2c8a54e43c782823783851">hasHighOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency between a def of 'Reg' and a use in the current loop.  <a href="#a13cde331ae2c8a54e43c782823783851"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a61da67f4c8ddc4e3d5144bdee6946d52">hasLowDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency of a def of 'Reg'.  <a href="#a61da67f4c8ddc4e3d5144bdee6946d52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa08d4d2d740424f1e3b20565b55b0b12">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform target-specific instruction verification.  <a href="#aa08d4d2d740424f1e3b20565b55b0b12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; uint16_t, <br class="typebreak"/>
uint16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a99ffbdc1a4d19aac6195a654c37265ba">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current execution domain and bit mask of possible domains for instruction.  <a href="#a99ffbdc1a4d19aac6195a654c37265ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a27c69a53f673883a534a8f763023a12b">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Domain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the opcode of MI to execute in Domain.  <a href="#a27c69a53f673883a534a8f763023a12b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#af413342a12d9a5c343ded224bbe9eb01">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the preferred minimum clearance before an instruction with an unwanted partial register update.  <a href="#af413342a12d9a5c343ded224bbe9eb01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a929748e091003a638d3533bb918b7e45">getUndefRegClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum clearance before an instruction that reads an unused register.  <a href="#a929748e091003a638d3533bb918b7e45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a7bff6039f0a9b6bef571f21cea4b8026">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.  <a href="#a7bff6039f0a9b6bef571f21cea4b8026"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ad3d6272763b993fdf1433b317f1f6b2a">CreateTargetScheduleState</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Create machine specific model for scheduling.  <a href="#ad3d6272763b993fdf1433b317f1f6b2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a255c4fa466c5f2ba7e52f67296834de8">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIa, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIb, <a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a9c2e1c093eac1e5ff34173a00ac7c561">getMachineCSELookAheadLimit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the value to use for the MachineCSE's LookAheadLimit, which is a heuristic used for CSE'ing phys reg defs.  <a href="#a9c2e1c093eac1e5ff34173a00ac7c561"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aad2b97c6aba5419ec23a68845884bc79">isReallyTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target specify whether the instruction is actually trivially rematerializable, taking into consideration its operands.  <a href="#aad2b97c6aba5419ec23a68845884bc79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#afba1b87fe47ba06823dab631c1fe3332">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classint.html">int</a> FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <a href="#afba1b87fe47ba06823dab631c1fe3332"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a05c92338d780854675d7c59bb9b6e0a6">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <a href="#a05c92338d780854675d7c59bb9b6e0a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a17c9d14196e4c6a30829f20fb2ca63b2">getRegSequenceLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation of getRegSequenceInputs.  <a href="#a17c9d14196e4c6a30829f20fb2ca63b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#a294653af34cc9b4213162d68f48361cc">getExtractSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation of getExtractSubregInputs.  <a href="#a294653af34cc9b4213162d68f48361cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetInstrInfo.html#aa74eb464f70d0bf62a9fd43f623ed3c7">getInsertSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation of getInsertSubregInputs.  <a href="#aa74eb464f70d0bf62a9fd43f623ed3c7"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> - Interface to description of machine instruction set. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00053">53</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a423e8187c58539af149c3ab53124e582"></a><!-- doxytag: member="llvm::TargetInstrInfo::TargetInstrInfo" ref="a423e8187c58539af149c3ab53124e582" args="(unsigned CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetInstrInfo::TargetInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CFSetupOpcode</em> = <code>~0u</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CFDestroyOpcode</em> = <code>~0u</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00057">57</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2c402f5f405a15e3356949d3d1900c3"></a><!-- doxytag: member="llvm::TargetInstrInfo::~TargetInstrInfo" ref="ac2c402f5f405a15e3356949d3d1900c3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">TargetInstrInfo::~TargetInstrInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a641441a84a88e01223f3c091dfb50694"></a><!-- doxytag: member="llvm::TargetInstrInfo::AnalyzeBranch" ref="a641441a84a88e01223f3c091dfb50694" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">llvm::TargetInstrInfo::AnalyzeBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g. </p>
<p>it's a switch dispatch or isn't implemented for a target). Upon success, this returns false and returns with the following information in various cases:</p>
<p>1. If this block ends with no branches (it just falls through to its succ) just return false, leaving TBB/FBB null. 2. If this block ends with only an unconditional branch, it sets TBB to be the destination block. 3. If this block ends with a conditional branch and it falls through to a successor block, it sets TBB to be the branch destination block and a list of operands that evaluate the condition. These operands can be passed to other <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> methods to create new branches. 4. If this block ends with a conditional branch followed by an unconditional branch, it returns the 'true' destination in TBB, the 'false' destination in FBB, and a list of operands that evaluate the condition. These operands can be passed to other <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> methods to create new branches.</p>
<p>Note that RemoveBranch and InsertBranch must be implemented to support cases where this method returns success.</p>
<p>If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch). </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00383">383</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00608">llvm::MachineBasicBlock::canFallThrough()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00473">FixTail()</a>, <a class="el" href="AArch64A53Fix835769_8cpp_source.html#l00122">getBBFallenThrough()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00189">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00366">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ab707ad02c9b072b7df6f92e940034d"></a><!-- doxytag: member="llvm::TargetInstrInfo::AnalyzeBranchPredicate" ref="a5ab707ad02c9b072b7df6f92e940034d" args="(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify=false) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5ab707ad02c9b072b7df6f92e940034d">llvm::TargetInstrInfo::AnalyzeBranchPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;&#160;</td>
          <td class="paramname"><em>MBP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analyze the branching code at the end of MBB and parse it into the <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html" title="Represents a predicate at the MachineFunction level.">MachineBranchPredicate</a> structure if possible. </p>
<p>Returns false on success and true on failure.</p>
<p>If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch). </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00429">429</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dd2c8d7da1f1156e55819d6bce5e50d"></a><!-- doxytag: member="llvm::TargetInstrInfo::analyzeCompare" ref="a4dd2c8d7da1f1156e55819d6bce5e50d" args="(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a4dd2c8d7da1f1156e55819d6bce5e50d">llvm::TargetInstrInfo::analyzeCompare</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00995">995</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae581a6212962134c2e78b968c77d11ce"></a><!-- doxytag: member="llvm::TargetInstrInfo::analyzeSelect" ref="ae581a6212962134c2e78b968c77d11ce" args="(const MachineInstr *MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ae581a6212962134c2e78b968c77d11ce">llvm::TargetInstrInfo::analyzeSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Optimizable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analyze the given select instruction, returning true if it cannot be understood. </p>
<p>It is assumed that MI-&gt;isSelect() is true.</p>
<p>When successful, return the controlling condition and the operands that determine the true and false result values.</p>
<p>Result = SELECT Cond, TrueOp, FalseOp</p>
<p>Some targets can optimize select instructions, for example by predicating the instruction defining one of the operands. Such targets should set Optimizable.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Select instruction to analyze. </td></tr>
    <tr><td class="paramname">Cond</td><td>Condition controlling the select. </td></tr>
    <tr><td class="paramname">TrueOp</td><td>Operand number of the value selected when Cond is true. </td></tr>
    <tr><td class="paramname">FalseOp</td><td>Operand number of the value selected when Cond is false. </td></tr>
    <tr><td class="paramname">Optimizable</td><td>Returned as true if MI is optimizable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>False on success. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00626">626</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00276">llvm::MCInstrDesc::isSelect()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d84099a4c7b35c28c8c79f51b257487"></a><!-- doxytag: member="llvm::TargetInstrInfo::areLoadsFromSameBasePtr" ref="a9d84099a4c7b35c28c8c79f51b257487" args="(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a9d84099a4c7b35c28c8c79f51b257487">llvm::TargetInstrInfo::areLoadsFromSameBasePtr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. </p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses are the offset. It also returns the offsets by reference. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00856">856</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a255c4fa466c5f2ba7e52f67296834de8"></a><!-- doxytag: member="llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint" ref="a255c4fa466c5f2ba7e52f67296834de8" args="(MachineInstr *MIa, MachineInstr *MIb, AliasAnalysis *AA=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a255c4fa466c5f2ba7e52f67296834de8">llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MIb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01252">1252</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00566">llvm::MachineInstr::mayLoad()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::mayStore()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00516">MIsNeedChainEdge()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bff6039f0a9b6bef571f21cea4b8026"></a><!-- doxytag: member="llvm::TargetInstrInfo::breakPartialRegDependency" ref="a7bff6039f0a9b6bef571f21cea4b8026" args="(MachineBasicBlock::iterator MI, unsigned OpNum, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a7bff6039f0a9b6bef571f21cea4b8026">llvm::TargetInstrInfo::breakPartialRegDependency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum. </p>
<p>If it wasn't possible to avoid a def in the last N instructions before MI (see getPartialRegUpdateClearance), this hook will be called to break the unwanted dependency.</p>
<p>On x86, an xorps instruction can be used as a dependency breaker:</p>
<p>addps xmm1, xmm0 movaps xmm0, (rax) xorps xmm0, xmm0 cvtsi2ss rbx, xmm0</p>
<p>An &lt;imp-kill&gt; operand should be added to MI if an instruction was inserted. This ties the instructions together in the post-ra scheduler. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01238">1238</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5e0ffbb85a6c74bb6c9a4c5ce5c217df"></a><!-- doxytag: member="llvm::TargetInstrInfo::canFoldMemoryOperand" ref="a5e0ffbb85a6c74bb6c9a4c5ce5c217df" args="(const MachineInstr *MI, ArrayRef&lt; unsigned &gt; Ops) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5e0ffbb85a6c74bb6c9a4c5ce5c217df">TargetInstrInfo::canFoldMemoryOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true for the specified load / store if folding is possible. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00387">387</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="MachineInstr_8h_source.html#l00778">llvm::MachineInstr::isCopy()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="a148d2bd6b1e998ed6206962245d022f8"></a><!-- doxytag: member="llvm::TargetInstrInfo::canInsertSelect" ref="a148d2bd6b1e998ed6206962245d022f8" args="(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a148d2bd6b1e998ed6206962245d022f8">llvm::TargetInstrInfo::canInsertSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseReg based on the condition code in Cond. </p>
<p>When successful, also return the latency in cycles from TrueReg, FalseReg, and Cond to the destination register. In most cases, a select instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</p>
<p>Some x86 implementations have 2-cycle cmov instructions.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">MBB</td><td>Block where select instruction would be inserted. </td></tr>
    <tr><td class="paramname">Cond</td><td>Condition returned by AnalyzeBranch. </td></tr>
    <tr><td class="paramname">TrueReg</td><td>Virtual register to select when Cond is true. </td></tr>
    <tr><td class="paramname">FalseReg</td><td>Virtual register to select when Cond is false. </td></tr>
    <tr><td class="paramname">CondCycles</td><td>Latency from Cond+Branch to select output. </td></tr>
    <tr><td class="paramname">TrueCycles</td><td>Latency from TrueReg to select output. </td></tr>
    <tr><td class="paramname">FalseCycles</td><td>Latency from FalseReg to select output. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00578">578</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c36456408da4afa0fa2f60a9da88ddb"></a><!-- doxytag: member="llvm::TargetInstrInfo::commuteInstruction" ref="a5c36456408da4afa0fa2f60a9da88ddb" args="(MachineInstr *MI, bool NewMI=false) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">TargetInstrInfo::commuteInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If a target has any instructions that are commutable but require converting to different instructions or making non-trivial changes to commute them, this method can overloaded to do that. </p>
<p>The default implementation simply swaps the commutable operands. If NewMI is false, MI is modified in place and returned; otherwise, a new machine instruction is created and returned. Do not call this method for a non-commutable instruction, but there may be some cases where this method fails and returns null. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00123">123</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8cpp_source.html#l00188">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00190">findCommutedOpIndices()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00161">llvm::MCInstrDesc::getOperandConstraint()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00607">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00304">llvm::MachineOperand::isInternalRead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00299">llvm::MachineOperand::isUndef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00388">llvm::MachineOperand::setIsInternalRead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00383">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00344">llvm::MachineOperand::setSubReg()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00034">llvm::MCOI::TIED_TO</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00232">llvm::PPCInstrInfo::commuteInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="ad657801893a8201fbbf9d329e17f9659"></a><!-- doxytag: member="llvm::TargetInstrInfo::computeDefOperandLatency" ref="ad657801893a8201fbbf9d329e17f9659" args="(const InstrItineraryData *ItinData, const MachineInstr *DefMI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ad657801893a8201fbbf9d329e17f9659">TargetInstrInfo::computeDefOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If we can determine the operand latency from the def only, without itinerary lookup, do so. </p>
<p>Otherwise return -1. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00830">830</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00778">defaultDefLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00794">getInstrLatency()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00111">llvm::InstrItineraryData::SchedModel</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00857">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a82c143383cd30e0effc703998aa6fc83"></a><!-- doxytag: member="llvm::TargetInstrInfo::computeOperandLatency" ref="a82c143383cd30e0effc703998aa6fc83" args="(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a82c143383cd30e0effc703998aa6fc83">TargetInstrInfo::computeOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute and return the latency of the given data dependent def and use when the operand indices are already known. </p>
<p>computeOperandLatency - Compute and return the latency of the given data dependent def and use when the operand indices are already known.</p>
<p>UseMI may be NULL for an unknown use.</p>
<p>FindMin may be set to get the minimum vs. expected latency. Minimum latency is used for scheduling groups, while expected latency is for instruction cost and critical path.</p>
<p>Depending on the subtarget's itinerary properties, this may or may not need to call <a class="el" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">getOperandLatency()</a>. For most subtargets, we don't need DefIdx or UseIdx to compute min latency. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00857">857</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00830">computeDefOperandLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00778">defaultDefLatency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00794">getInstrLatency()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00169">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00730">getOperandLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00111">llvm::InstrItineraryData::SchedModel</a>.</p>

</div>
</div>
<a class="anchor" id="a44615a621d026eb7259dae2335fd835a"></a><!-- doxytag: member="llvm::TargetInstrInfo::convertToThreeAddress" ref="a44615a621d026eb7259dae2335fd835a" args="(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="el" href="classllvm_1_1TargetInstrInfo.html#a44615a621d026eb7259dae2335fd835a">llvm::TargetInstrInfo::convertToThreeAddress</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag. </p>
<p>When this flag is set, the target may be able to convert a two-address instruction into one or more true three-address instructions on demand. This allows the <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> target (for example) to convert ADD and SHL instructions into LEA instructions if they would require register copies due to two-addressness.</p>
<p>This method returns a null pointer if the transformation cannot be performed, otherwise it returns the last new instruction. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00248">248</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a604474358807c5d89a16767f21c340aa"></a><!-- doxytag: member="llvm::TargetInstrInfo::copyPhysReg" ref="a604474358807c5d89a16767f21c340aa" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a604474358807c5d89a16767f21c340aa">llvm::TargetInstrInfo::copyPhysReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Emit instructions to copy a pair of physical registers. </p>
<p>This function should support copies within any legal register class as well as any cross-class copies created during instruction selection.</p>
<p>The source and destination registers may overlap, which may require a careful implementation when multiple copy instructions are required for large registers. See for example the <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> target. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00664">664</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00278">llvm::AArch64FrameLowering::emitPrologue()</a>, and <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00061">llvm::Mips16RegisterInfo::saveScavengerRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="aa45dbbaf727b035ec00256021b0e5d15"></a><!-- doxytag: member="llvm::TargetInstrInfo::CreateTargetHazardRecognizer" ref="aa45dbbaf727b035ec00256021b0e5d15" args="(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa45dbbaf727b035ec00256021b0e5d15">TargetInstrInfo::CreateTargetHazardRecognizer</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00703">703</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="acfc76d1e10c53951754e601d83da0e0d"></a><!-- doxytag: member="llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer" ref="acfc76d1e10c53951754e601d83da0e0d" args="(const InstrItineraryData *, const ScheduleDAG *DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#acfc76d1e10c53951754e601d83da0e0d">TargetInstrInfo::CreateTargetMIHazardRecognizer</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions before register allocation. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00711">711</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00198">llvm::ConvergingVLIWScheduler::initialize()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::PostGenericScheduler::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="af838e603b174909a5a50461a21801f1b"></a><!-- doxytag: member="llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer" ref="af838e603b174909a5a50461a21801f1b" args="(const InstrItineraryData *, const ScheduleDAG *DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#af838e603b174909a5a50461a21801f1b">TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00719">719</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ad3d6272763b993fdf1433b317f1f6b2a"></a><!-- doxytag: member="llvm::TargetInstrInfo::CreateTargetScheduleState" ref="ad3d6272763b993fdf1433b317f1f6b2a" args="(const TargetSubtargetInfo &amp;) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a>* <a class="el" href="classllvm_1_1TargetInstrInfo.html#ad3d6272763b993fdf1433b317f1f6b2a">llvm::TargetInstrInfo::CreateTargetScheduleState</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create machine specific model for scheduling. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01243">1243</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00127">llvm::VLIWPacketizerList::VLIWPacketizerList()</a>, and <a class="el" href="HexagonMachineScheduler_8h_source.html#l00057">llvm::VLIWResourceModel::VLIWResourceModel()</a>.</p>

</div>
</div>
<a class="anchor" id="aa36b38c33ddb3b850076398bd09115a0"></a><!-- doxytag: member="llvm::TargetInstrInfo::defaultDefLatency" ref="aa36b38c33ddb3b850076398bd09115a0" args="(const MCSchedModel &amp;SchedModel, const MachineInstr *DefMI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">TargetInstrInfo::defaultDefLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the default expected latency for a def based on it's opcode. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00778">778</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MCSchedule_8h_source.html#l00179">llvm::MCSchedModel::HighLatency</a>, <a class="el" href="LLParser_8cpp.html#ab86ae2177a3bc7ef5154e74e482cf6bc">if()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01096">isHighLatencyDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00804">llvm::MachineInstr::isTransient()</a>, <a class="el" href="MCSchedule_8h_source.html#l00171">llvm::MCSchedModel::LoadLatency</a>, and <a class="el" href="MachineInstr_8h_source.html#l00566">llvm::MachineInstr::mayLoad()</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00830">computeDefOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00253">llvm::TargetSchedModel::computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00857">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d3a9496095a2fe0350c9b5009857166"></a><!-- doxytag: member="llvm::TargetInstrInfo::DefinesPredicate" ref="a6d3a9496095a2fe0350c9b5009857166" args="(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6d3a9496095a2fe0350c9b5009857166">llvm::TargetInstrInfo::DefinesPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00940">940</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa9d962aba2d3948781454c0e85782bc7"></a><!-- doxytag: member="llvm::TargetInstrInfo::duplicate" ref="aa9d962aba2d3948781454c0e85782bc7" args="(MachineInstr *Orig, MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa9d962aba2d3948781454c0e85782bc7">TargetInstrInfo::duplicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a duplicate of the Orig instruction in MF. </p>
<p>This is like <a class="el" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810" title="CloneMachineInstr - Create a new MachineInstr which is a copy of the &#39;Orig&#39; instruction, identical in all ways except the instruction has no parent, prev, or next.">MachineFunction::CloneMachineInstr()</a>, but the target may update operands that are required to be unique.</p>
<p>The instruction must be duplicable as indicated by isNotDuplicable(). </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00342">342</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8cpp_source.html#l00188">llvm::MachineFunction::CloneMachineInstr()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00487">llvm::MachineInstr::isNotDuplicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a6981554a1e612924bd983320acbcc609"></a><!-- doxytag: member="llvm::TargetInstrInfo::enableClusterLoads" ref="a6981554a1e612924bd983320acbcc609" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">llvm::TargetInstrInfo::enableClusterLoads</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00883">883</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02879">createGenericSchedLive()</a>.</p>

</div>
</div>
<a class="anchor" id="af378f534e75b3841287da33292030028"></a><!-- doxytag: member="llvm::TargetInstrInfo::expandPostRAPseudo" ref="af378f534e75b3841287da33292030028" args="(MachineBasicBlock::iterator MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#af378f534e75b3841287da33292030028">llvm::TargetInstrInfo::expandPostRAPseudo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This function is called for all pseudo instructions that remain after register allocation. </p>
<p>Many pseudo instructions are created to help register allocation. This is the place to convert them into real instructions. The target can edit MI in place, or it can insert new instructions and erase MI. The function should return true if anything was changed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00702">702</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9e538e3c2a9c21355a1bc8f04c697e6"></a><!-- doxytag: member="llvm::TargetInstrInfo::findCommutedOpIndices" ref="ad9e538e3c2a9c21355a1bc8f04c697e6" args="(MachineInstr *MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ad9e538e3c2a9c21355a1bc8f04c697e6">TargetInstrInfo::findCommutedOpIndices</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If specified MI is commutable, return the two operand indices that would swap value. </p>
<p>findCommutedOpIndices - If specified MI is commutable, return the two operand indices that would swap value.</p>
<p>Return false if the instruction is not in a form which this routine understands.</p>
<p>Return true if the instruction is not in a form which this routine understands. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00190">190</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00775">llvm::MachineInstr::isBundle()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00123">commuteInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a90dfc8b8b44a5804f04032e4c98032d4"></a><!-- doxytag: member="llvm::TargetInstrInfo::FoldImmediate" ref="a90dfc8b8b44a5804f04032e4c98032d4" args="(MachineInstr *UseMI, MachineInstr *DefMI, unsigned Reg, MachineRegisterInfo *MRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a90dfc8b8b44a5804f04032e4c98032d4">llvm::TargetInstrInfo::FoldImmediate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>
<p>If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true, then the caller may assume that DefMI has been erased from its parent block. The caller may assume that it will not be erased by this function otherwise. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01032">1032</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e8f8cf3ba700e7e5a206e4536ab6406"></a><!-- doxytag: member="llvm::TargetInstrInfo::foldMemoryOperand" ref="a2e8f8cf3ba700e7e5a206e4536ab6406" args="(MachineBasicBlock::iterator MI, ArrayRef&lt; unsigned &gt; Ops, int FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#a2e8f8cf3ba700e7e5a206e4536ab6406">TargetInstrInfo::foldMemoryOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s). </p>
<p>foldMemoryOperand - Attempt to fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s).</p>
<p>If this is possible, a new instruction is returned with the specified operand folded, otherwise NULL is returned. The new instruction is inserted before MI, and the client is responsible for removing the old instruction.</p>
<p>If this is possible, a new instruction is returned with the specified operand folded, otherwise NULL is returned. The client is responsible for removing the old instruction and adding the new one in the instruction stream. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00454">454</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l00820">llvm::MachineInstr::addMemOperand()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00761">foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00392">foldPatchpoint()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00447">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00226">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00395">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00419">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00381">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00081">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00941">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00687">loadRegFromStackSlot()</a>, <a class="el" href="MachineInstr_8h_source.html#l00566">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::mayStore()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00102">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00104">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00107">llvm::TargetOpcode::PATCHPOINT</a>, <a class="el" href="MachineInstr_8h_source.html#l01154">llvm::MachineInstr::setMemRefs()</a>, <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00100">llvm::TargetOpcode::STACKMAP</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00675">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="ae73598dcb77a4aa23fbef4e34771c8d8"></a><!-- doxytag: member="llvm::TargetInstrInfo::foldMemoryOperand" ref="ae73598dcb77a4aa23fbef4e34771c8d8" args="(MachineBasicBlock::iterator MI, ArrayRef&lt; unsigned &gt; Ops, MachineInstr *LoadMI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#a2e8f8cf3ba700e7e5a206e4536ab6406">TargetInstrInfo::foldMemoryOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LoadMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot. </p>
<p>foldMemoryOperand - Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot.</p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00523">523</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l00820">llvm::MachineInstr::addMemOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00512">llvm::MachineInstr::canFoldAsLoad()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00761">foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00392">foldPatchpoint()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00941">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00136">isLoadFromStackSlot()</a>, <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00107">llvm::TargetOpcode::PATCHPOINT</a>, <a class="el" href="MachineInstr_8h_source.html#l01154">llvm::MachineInstr::setMemRefs()</a>, <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00100">llvm::TargetOpcode::STACKMAP</a>.</p>

</div>
</div>
<a class="anchor" id="afba1b87fe47ba06823dab631c1fe3332"></a><!-- doxytag: member="llvm::TargetInstrInfo::foldMemoryOperandImpl" ref="afba1b87fe47ba06823dab631c1fe3332" args="(MachineFunction &amp;MF, MachineInstr *MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="el" href="classllvm_1_1TargetInstrInfo.html#afba1b87fe47ba06823dab631c1fe3332">llvm::TargetInstrInfo::foldMemoryOperandImpl</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="MachineMemOperand - A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00761">761</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00454">foldMemoryOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a05c92338d780854675d7c59bb9b6e0a6"></a><!-- doxytag: member="llvm::TargetInstrInfo::foldMemoryOperandImpl" ref="a05c92338d780854675d7c59bb9b6e0a6" args="(MachineFunction &amp;MF, MachineInstr *MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr *LoadMI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="el" href="classllvm_1_1TargetInstrInfo.html#afba1b87fe47ba06823dab631c1fe3332">llvm::TargetInstrInfo::foldMemoryOperandImpl</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LoadMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="MachineMemOperand - A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00772">772</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f087fc395d3a66dd4ace40b2015c372"></a><!-- doxytag: member="llvm::TargetInstrInfo::genAlternativeCodeSequence" ref="a1f087fc395d3a66dd4ace40b2015c372" args="(MachineInstr &amp;Root, MachineCombinerPattern::MC_PATTERN Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1f087fc395d3a66dd4ace40b2015c372">llvm::TargetInstrInfo::genAlternativeCodeSequence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DelInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstrIdxForVirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5bd2735b12a1b1a3f5a12766c8e0f5d7" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root...">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. </p>
<p>The client has to decide whether the actual replacement is beneficial or not. </p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">Root</td><td>- <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> that could be combined with one of its operands </td></tr>
    <tr><td class="paramname">Pattern</td><td>- Combination pattern for Root </td></tr>
    <tr><td class="paramname">InsInstrs</td><td>- Vector of new instructions that implement P </td></tr>
    <tr><td class="paramname">DelInstrs</td><td>- Old instructions, including Root, that could be replaced by InsInstr </td></tr>
    <tr><td class="paramname">InstrIdxForVirtReg</td><td>- map of virtual register to instruction in InsInstr that defines it </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00744">744</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a046f4d382fbaf2af5bfee15b800e4ae9"></a><!-- doxytag: member="llvm::TargetInstrInfo::getCallFrameDestroyOpcode" ref="a046f4d382fbaf2af5bfee15b800e4ae9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a046f4d382fbaf2af5bfee15b800e4ae9">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00112">112</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01869">llvm::X86FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00458">FindCallSeqStart()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00650">getSPAdjust()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00407">IsChainDependent()</a>, and <a class="el" href="FastISel_8cpp_source.html#l00602">llvm::FastISel::selectStackmap()</a>.</p>

</div>
</div>
<a class="anchor" id="a4af47c1d725e5e96bc12769ec9c062a7"></a><!-- doxytag: member="llvm::TargetInstrInfo::getCallFrameSetupOpcode" ref="a4af47c1d725e5e96bc12769ec9c062a7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a4af47c1d725e5e96bc12769ec9c062a7">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise). </p>
<p>Some targets use pseudo instructions in order to abstract away the difference between operating with a frame pointer and operating without, through the use of these two instructions. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00111">111</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00458">FindCallSeqStart()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00650">getSPAdjust()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00407">IsChainDependent()</a>, and <a class="el" href="FastISel_8cpp_source.html#l00602">llvm::FastISel::selectStackmap()</a>.</p>

</div>
</div>
<a class="anchor" id="a99ffbdc1a4d19aac6195a654c37265ba"></a><!-- doxytag: member="llvm::TargetInstrInfo::getExecutionDomain" ref="a99ffbdc1a4d19aac6195a654c37265ba" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::pair&lt;uint16_t, uint16_t&gt; <a class="el" href="classllvm_1_1TargetInstrInfo.html#a99ffbdc1a4d19aac6195a654c37265ba">llvm::TargetInstrInfo::getExecutionDomain</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current execution domain and bit mask of possible domains for instruction. </p>
<p>Some micro-architectures have multiple execution domains, and multiple opcodes that perform the same operation in different domains. For example, the x86 architecture provides the por, orps, and orpd instructions that all do the same thing. There is a latency penalty if a register is written in one domain and read in another.</p>
<p>This function returns a pair (domain, mask) containing the execution domain of MI, and a bit mask of possible domains. The setExecutionDomain function can be used to change the opcode to one of the domains in the bit mask. Instructions whose execution domain can't be changed should return a 0 mask.</p>
<p>The execution domain numbers don't have any special meaning except domain 0 is used for instructions that are not associated with any interesting execution domain. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01143">1143</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2f95302a004f57fcf9ced2a2aaa746a"></a><!-- doxytag: member="llvm::TargetInstrInfo::getExtractSubregInputs" ref="ae2f95302a004f57fcf9ced2a2aaa746a" args="(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ae2f95302a004f57fcf9ced2a2aaa746a">TargetInstrInfo::getExtractSubregInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputReg of the equivalent EXTRACT_SUBREG. E.g., EXTRACT_SUBREG vreg1:sub1, sub0, sub1 would produce:</p>
<ul>
<li>vreg1:sub1, sub0</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isExtractSubreg() or MI.isExtractSubregLike().</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The generic implementation does not provide any support for MI.isExtractSubregLike(). In other words, one has to override getExtractSubregLikeInputs for target specific instructions. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00911">911</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8h_source.html#l00800">getExtractSubregLikeInputs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00784">llvm::MachineInstr::isExtractSubreg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00541">llvm::MachineInstr::isExtractSubregLike()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00273">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00282">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00274">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>.</p>

</div>
</div>
<a class="anchor" id="a294653af34cc9b4213162d68f48361cc"></a><!-- doxytag: member="llvm::TargetInstrInfo::getExtractSubregLikeInputs" ref="a294653af34cc9b4213162d68f48361cc" args="(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a294653af34cc9b4213162d68f48361cc">llvm::TargetInstrInfo::getExtractSubregLikeInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Target-dependent implementation of getExtractSubregInputs. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build the equivalent EXTRACT_SUBREG inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isExtractSubregLike().</dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classllvm_1_1TargetInstrInfo.html#ae2f95302a004f57fcf9ced2a2aaa746a" title="Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx.">TargetInstrInfo::getExtractSubregInputs</a>. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00800">800</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00911">getExtractSubregInputs()</a>.</p>

</div>
</div>
<a class="anchor" id="a795e1ca53c2efd73621b60a7ff3e8f8e"></a><!-- doxytag: member="llvm::TargetInstrInfo::getInlineAsmLength" ref="a795e1ca53c2efd73621b60a7ff3e8f8e" args="(const char *Str, const MCAsmInfo &amp;MAI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a795e1ca53c2efd73621b60a7ff3e8f8e">TargetInstrInfo::getInlineAsmLength</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MAI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Measure the specified inline asm to determine an approximation of its length. </p>
<p>Comments (which run till the next SeparatorString or newline) do not count as an instruction. Any other non-whitespace text is considered an instruction, with multiple instructions separated by SeparatorString or newlines. Variable-length instructions are not handled here; this function may be overloaded in the target code to do that. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00077">77</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MCAsmInfo_8h_source.html#l00445">llvm::MCAsmInfo::getCommentString()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00436">llvm::MCAsmInfo::getMaxInstLength()</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00439">llvm::MCAsmInfo::getSeparatorString()</a>.</p>

<p>Referenced by <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00295">llvm::MSP430InstrInfo::GetInstSizeInBytes()</a>.</p>

</div>
</div>
<a class="anchor" id="a4dbff6ce305f949da5bc19f38943c88a"></a><!-- doxytag: member="llvm::TargetInstrInfo::getInsertSubregInputs" ref="a4dbff6ce305f949da5bc19f38943c88a" args="(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a4dbff6ce305f949da5bc19f38943c88a">TargetInstrInfo::getInsertSubregInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] BaseReg and <code></code>[out] InsertedReg contain the equivalent inputs of INSERT_SUBREG. E.g., INSERT_SUBREG vreg0:sub0, vreg1:sub1, sub3 would produce:</p>
<ul>
<li>BaseReg: vreg0:sub0</li>
<li>InsertedReg: vreg1:sub1, sub3</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isInsertSubreg() or MI.isInsertSubregLike().</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The generic implementation does not provide any support for MI.isInsertSubregLike(). In other words, one has to override getInsertSubregLikeInputs for target specific instructions. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00934">934</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00815">getInsertSubregLikeInputs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00766">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00555">llvm::MachineInstr::isInsertSubregLike()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00273">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00282">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00274">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>.</p>

</div>
</div>
<a class="anchor" id="aa74eb464f70d0bf62a9fd43f623ed3c7"></a><!-- doxytag: member="llvm::TargetInstrInfo::getInsertSubregLikeInputs" ref="aa74eb464f70d0bf62a9fd43f623ed3c7" args="(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa74eb464f70d0bf62a9fd43f623ed3c7">llvm::TargetInstrInfo::getInsertSubregLikeInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Target-dependent implementation of getInsertSubregInputs. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build the equivalent INSERT_SUBREG inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isInsertSubregLike().</dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classllvm_1_1TargetInstrInfo.html#a4dbff6ce305f949da5bc19f38943c88a" title="Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx.">TargetInstrInfo::getInsertSubregInputs</a>. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00815">815</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00934">getInsertSubregInputs()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a27e8f0e761207a21fc022b7fbede93"></a><!-- doxytag: member="llvm::TargetInstrInfo::getInstrLatency" ref="a3a27e8f0e761207a21fc022b7fbede93" args="(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">TargetInstrInfo::getInstrLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute the instruction latency of a given instruction. </p>
<p>If the instruction has higher cost when predicated, it's returned via PredCost. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00794">794</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00151">llvm::InstrItineraryData::getStageLatency()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00566">llvm::MachineInstr::mayLoad()</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00830">computeDefOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00253">llvm::TargetSchedModel::computeInstrLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00593">llvm::ScheduleDAGSDNodes::computeLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00857">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a09d130652f696ea582f0f786da0a346a"></a><!-- doxytag: member="llvm::TargetInstrInfo::getInstrLatency" ref="a09d130652f696ea582f0f786da0a346a" args="(const InstrItineraryData *ItinData, SDNode *Node) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">TargetInstrInfo::getInstrLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00746">746</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00151">llvm::InstrItineraryData::getStageLatency()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="abf989641bca6f705f81a409ad2a4b6be"></a><!-- doxytag: member="llvm::TargetInstrInfo::getJumpInstrTableEntryBound" ref="abf989641bca6f705f81a409ad2a4b6be" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#abf989641bca6f705f81a409ad2a4b6be">llvm::TargetInstrInfo::getJumpInstrTableEntryBound</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a number of bytes that suffices to hold either the instruction returned by getUnconditionalBranch or the instruction returned by getTrap. </p>
<p>This only makes sense because getUnconditionalBranch returns a single, specific instruction. This information is needed by the jumptable construction code, since it must decide how many bytes to use for a jumptable entry so it can generate the right mask.</p>
<p>Note that if the jumptable instruction requires alignment, then that alignment should be factored into this required bound so that the resulting bound gives the right alignment for the instruction. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00489">489</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5bd2735b12a1b1a3f5a12766c8e0f5d7"></a><!-- doxytag: member="llvm::TargetInstrInfo::getMachineCombinerPatterns" ref="a5bd2735b12a1b1a3f5a12766c8e0f5d7" args="(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern::MC_PATTERN &gt; &amp;Pattern) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5bd2735b12a1b1a3f5a12766c8e0f5d7">llvm::TargetInstrInfo::getMachineCombinerPatterns</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pattern</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>. </p>
<p>All potential patterns are returned in the <code>Pattern</code> vector. Pattern should be sorted in priority order since the pattern evaluator stops checking as soon as it finds a faster sequence. </p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">Root</td><td>- <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> that could be combined with one of its operands </td></tr>
    <tr><td class="paramname">Pattern</td><td>- Vector of possible combination patterns </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00728">728</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c2e1c093eac1e5ff34173a00ac7c561"></a><!-- doxytag: member="llvm::TargetInstrInfo::getMachineCSELookAheadLimit" ref="a9c2e1c093eac1e5ff34173a00ac7c561" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a9c2e1c093eac1e5ff34173a00ac7c561">llvm::TargetInstrInfo::getMachineCSELookAheadLimit</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the value to use for the MachineCSE's LookAheadLimit, which is a heuristic used for CSE'ing phys reg defs. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01263">1263</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3aeafa6c22932f497b2a528d61a0a7ea"></a><!-- doxytag: member="llvm::TargetInstrInfo::getMemOpBaseRegImmOfs" ref="a3aeafa6c22932f497b2a528d61a0a7ea" args="(MachineInstr *MemOp, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a3aeafa6c22932f497b2a528d61a0a7ea">llvm::TargetInstrInfo::getMemOpBaseRegImmOfs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MemOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the base register and byte offset of an instruction that reads/writes memory. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00877">877</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af08761019236b82c646efd73d110586d"></a><!-- doxytag: member="llvm::TargetInstrInfo::getNoopForMachoTarget" ref="af08761019236b82c646efd73d110586d" args="(MCInst &amp;NopInst) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetInstrInfo.html#af08761019236b82c646efd73d110586d">TargetInstrInfo::getNoopForMachoTarget</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>NopInst</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the noop instruction to use for a noop. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00383">383</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a51d38fbb0d2a4134718f08a8e230e447"></a><!-- doxytag: member="llvm::TargetInstrInfo::getNumMicroOps" ref="a51d38fbb0d2a4134718f08a8e230e447" args="(const InstrItineraryData *ItinData, const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">TargetInstrInfo::getNumMicroOps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the number of u-operations the given machine instruction will be decoded to on the target cpu. </p>
<p>The itinerary's IssueWidth is the number of microops that can be dispatched each cycle. An instruction with zero microops takes no dispatch resources. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00762">762</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00336">llvm::Class</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00115">llvm::InstrItineraryData::Itineraries</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00098">llvm::InstrItinerary::NumMicroOps</a>.</p>

<p>Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00076">llvm::TargetSchedModel::getNumMicroOps()</a>.</p>

</div>
</div>
<a class="anchor" id="af7cae3e7f5a88a6a44af3e125ebbdd3c"></a><!-- doxytag: member="llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold" ref="af7cae3e7f5a88a6a44af3e125ebbdd3c" args="(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#af7cae3e7f5a88a6a44af3e125ebbdd3c">llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>LoadRegIndex</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode. </p>
<p>It returns zero if the specified unfolding is not possible. If LoadRegIndex is non-null, it is filled in with the operand index of the operand which will hold the register holding the loaded value. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00846">846</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc939be170e88a125dc61b64294de450"></a><!-- doxytag: member="llvm::TargetInstrInfo::getOperandLatency" ref="adc939be170e88a125dc61b64294de450" args="(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">TargetInstrInfo::getOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00730">730</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00169">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00207">llvm::InstrItineraryData::getOperandLatency()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00857">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4a88c96b3b88ca3d8b75f1249770280"></a><!-- doxytag: member="llvm::TargetInstrInfo::getOperandLatency" ref="ab4a88c96b3b88ca3d8b75f1249770280" args="(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">TargetInstrInfo::getOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute and return the use operand latency of a given pair of def and use. </p>
<p>Both DefMI and UseMI must be valid.</p>
<p>In most cases, the static scheduling itinerary was enough to determine the operand latency. But it may not be possible for instructions with variable number of defs / uses.</p>
<p>This is a raw interface to the itinerary that may be directly overridden by a target. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> computeOperandLatency to get the best estimate of latency.</p>
<p>By default, call directly to the itinerary. This may be overriden by the target. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00820">820</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00207">llvm::InstrItineraryData::getOperandLatency()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>.</p>

</div>
</div>
<a class="anchor" id="af413342a12d9a5c343ded224bbe9eb01"></a><!-- doxytag: member="llvm::TargetInstrInfo::getPartialRegUpdateClearance" ref="af413342a12d9a5c343ded224bbe9eb01" args="(const MachineInstr *MI, unsigned OpNum, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#af413342a12d9a5c343ded224bbe9eb01">llvm::TargetInstrInfo::getPartialRegUpdateClearance</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the preferred minimum clearance before an instruction with an unwanted partial register update. </p>
<p>Some instructions only write part of a register, and implicitly need to read the other parts of the register. This may cause unwanted stalls preventing otherwise unrelated instructions from executing in parallel in an out-of-order CPU.</p>
<p>For example, the x86 instruction cvtsi2ss writes its result to bits [31:0] of the destination xmm register. Bits [127:32] are unaffected, so the instruction needs to wait for the old value of the register to become available:</p>
<p>addps xmm1, xmm0 movaps xmm0, (rax) cvtsi2ss rbx, xmm0</p>
<p>In the code above, the cvtsi2ss instruction needs to wait for the addps instruction before it can issue, even though the high bits of xmm0 probably aren't needed.</p>
<p>This hook returns the preferred clearance before MI, measured in instructions. Other defs of MI's operand OpNum are avoided in the last N instructions before MI. It should only return a positive value for unwanted dependencies. If the old bits of the defined register have useful values, or if MI is determined to otherwise read the dependency, the hook should return 0.</p>
<p>The unwanted dependency may be handled by:</p>
<p>1. Allocating the same register for an MI def and use. That makes the unwanted dependency identical to a required dependency.</p>
<p>2. Allocating a register for the def that has no defs in the previous N instructions.</p>
<p>3. Calling <a class="el" href="classllvm_1_1TargetInstrInfo.html#a7bff6039f0a9b6bef571f21cea4b8026" title="Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum...">breakPartialRegDependency()</a> with the same arguments. This allows the target to insert a dependency breaking instruction. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01194">1194</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51787750432fe6e9d30e82fc16f81980"></a><!-- doxytag: member="llvm::TargetInstrInfo::getPredicationCost" ref="a51787750432fe6e9d30e82fc16f81980" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a51787750432fe6e9d30e82fc16f81980">TargetInstrInfo::getPredicationCost</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00789">789</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aabf764b704ed905ec6841a8872815bff"></a><!-- doxytag: member="llvm::TargetInstrInfo::getRegClass" ref="aabf764b704ed905ec6841a8872815bff" args="(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">TargetInstrInfo::getRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>TID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a machine instruction descriptor, returns the register class constraint for OpNum, or NULL. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00626">llvm::TargetRegisterInfo::getPointerRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00606">llvm::TargetRegisterInfo::getRegClass()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00076">llvm::MCOperandInfo::isLookupPtrRegClass()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00149">llvm::MCInstrDesc::OpInfo</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00062">llvm::MCOperandInfo::RegClass</a>.</p>

<p>Referenced by <a class="el" href="FastISel_8cpp_source.html#l01721">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00275">GetCostForDef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01047">llvm::MachineInstr::getRegClassConstraint()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00567">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="af0807b73fbdcd544538668538b34ecea"></a><!-- doxytag: member="llvm::TargetInstrInfo::getRegSequenceInputs" ref="af0807b73fbdcd544538668538b34ecea" args="(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#af0807b73fbdcd544538668538b34ecea">TargetInstrInfo::getRegSequenceInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputRegs of the equivalent REG_SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. E.g., REG_SEQUENCE vreg1:sub1, sub0, vreg2, sub1 would produce two elements:</p>
<ul>
<li>vreg1:sub1, sub0</li>
<li>vreg2&lt;:0&gt;, sub1</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isRegSequence() or MI.isRegSequenceLike().</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The generic implementation does not provide any support for MI.isRegSequenceLike(). In other words, one has to override getRegSequenceLikeInputs for target specific instructions. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00886">886</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00786">getRegSequenceLikeInputs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00772">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::isRegSequenceLike()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a17c9d14196e4c6a30829f20fb2ca63b2"></a><!-- doxytag: member="llvm::TargetInstrInfo::getRegSequenceLikeInputs" ref="a17c9d14196e4c6a30829f20fb2ca63b2" args="(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a17c9d14196e4c6a30829f20fb2ca63b2">llvm::TargetInstrInfo::getRegSequenceLikeInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Target-dependent implementation of getRegSequenceInputs. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build the equivalent REG_SEQUENCE inputs with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isRegSequenceLike().</dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classllvm_1_1TargetInstrInfo.html#af0807b73fbdcd544538668538b34ecea" title="Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx.">TargetInstrInfo::getRegSequenceInputs</a>. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00786">786</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00886">getRegSequenceInputs()</a>.</p>

</div>
</div>
<a class="anchor" id="a1382c6bc92140c260df4b7b14828e289"></a><!-- doxytag: member="llvm::TargetInstrInfo::getSPAdjust" ref="a1382c6bc92140c260df4b7b14828e289" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1382c6bc92140c260df4b7b14828e289">TargetInstrInfo::getSPAdjust</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the actual stack pointer adjustment made by an instruction as part of a call sequence. </p>
<p>By default, only call frame setup/destroy instructions adjust the stack, but targets may want to override this to enable more fine-grained adjustment, or adjust by a different value. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00650">650</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8h_source.html#l00112">getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00111">getCallFrameSetupOpcode()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00069">llvm::TargetSubtargetInfo::getFrameLowering()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00064">llvm::TargetFrameLowering::getStackGrowthDirection()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, and <a class="el" href="TargetFrameLowering_8h_source.html#l00037">llvm::TargetFrameLowering::StackGrowsDown</a>.</p>

</div>
</div>
<a class="anchor" id="ac5ee291164a848be92e7b4977905cf2d"></a><!-- doxytag: member="llvm::TargetInstrInfo::getStackSlotRange" ref="ac5ee291164a848be92e7b4977905cf2d" args="(const TargetRegisterClass *RC, unsigned SubIdx, unsigned &amp;Size, unsigned &amp;Offset, const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ac5ee291164a848be92e7b4977905cf2d">TargetInstrInfo::getStackSlotRange</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute the size in bytes and offset within a stack slot of a spilled register or subregister. </p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">Size</td><td>in bytes of the spilled value. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">Offset</td><td>in bytes within the stack slot. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if both Size and Offset are successfully computed.</dd></dl>
<p>Not all subregisters have computable spill slots. For example, subregisters registers may not be byte-sized, and a pair of discontiguous subregisters has no single offset.</p>
<p>Targets with nontrivial bigendian implementations may need to override this, particularly to support spilled vector registers. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">293</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00081">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00055">llvm::MCRegisterInfo::getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00049">llvm::MCRegisterInfo::getSubRegIdxSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, and <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00392">foldPatchpoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a47aeb01bbb070e76185a920124be739a"></a><!-- doxytag: member="llvm::TargetInstrInfo::getTrap" ref="a47aeb01bbb070e76185a920124be739a" args="(MCInst &amp;MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a47aeb01bbb070e76185a920124be739a">llvm::TargetInstrInfo::getTrap</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a machine trap instruction. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00474">474</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a602e78ed766a95bb004b58dc8dddb3d8"></a><!-- doxytag: member="llvm::TargetInstrInfo::getUnconditionalBranch" ref="a602e78ed766a95bb004b58dc8dddb3d8" args="(MCInst &amp;MI, const MCSymbolRefExpr *BranchTarget) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a602e78ed766a95bb004b58dc8dddb3d8">llvm::TargetInstrInfo::getUnconditionalBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *&#160;</td>
          <td class="paramname"><em>BranchTarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get an instruction that performs an unconditional branch to the given symbol. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00467">467</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a929748e091003a638d3533bb918b7e45"></a><!-- doxytag: member="llvm::TargetInstrInfo::getUndefRegClearance" ref="a929748e091003a638d3533bb918b7e45" args="(const MachineInstr *MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a929748e091003a638d3533bb918b7e45">llvm::TargetInstrInfo::getUndefRegClearance</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the minimum clearance before an instruction that reads an unused register. </p>
<p>For example, AVX instructions may copy part of a register operand into the unused high bits of the destination register.</p>
<p>vcvtsi2sdq rax, xmm0&lt;undef&gt;, xmm14</p>
<p>In the code above, vcvtsi2sdq copies xmm0[127:64] into xmm14 creating a false dependence on any previous write to xmm0.</p>
<p>This hook works similarly to getPartialRegUpdateClearance, except that it does not take an operand index. Instead sets <code>OpNum</code> to the index of the unused register. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01214">1214</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13cde331ae2c8a54e43c782823783851"></a><!-- doxytag: member="llvm::TargetInstrInfo::hasHighOperandLatency" ref="a13cde331ae2c8a54e43c782823783851" args="(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a13cde331ae2c8a54e43c782823783851">llvm::TargetInstrInfo::hasHighOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute operand latency between a def of 'Reg' and a use in the current loop. </p>
<p>Return true if the target considered it 'high'. This is used by optimization passes such as machine LICM to determine whether it makes sense to hoist an instruction out even in a high register pressure situation. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01104">1104</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c1f1aecc832e41a5925374bfddc0798"></a><!-- doxytag: member="llvm::TargetInstrInfo::hasLoadFromStackSlot" ref="a7c1f1aecc832e41a5925374bfddc0798" args="(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a7c1f1aecc832e41a5925374bfddc0798">TargetInstrInfo::hasLoadFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the specified machine instruction has a load from a stack slot, return true along with the FrameIndex of the loaded stack slot and the machine mem operand containing the reference. </p>
<p>If not, return false. Unlike isLoadFromStackSlot, this returns true for any instructions that loads from the stack. This is just a hint, as some cases may be missed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00253">253</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>.</p>

<p>Referenced by <a class="el" href="AsmPrinter_8cpp_source.html#l00605">emitComments()</a>.</p>

</div>
</div>
<a class="anchor" id="a61da67f4c8ddc4e3d5144bdee6946d52"></a><!-- doxytag: member="llvm::TargetInstrInfo::hasLowDefLatency" ref="a61da67f4c8ddc4e3d5144bdee6946d52" args="(const TargetSchedModel &amp;SchedModel, const MachineInstr *DefMI, unsigned DefIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a61da67f4c8ddc4e3d5144bdee6946d52">TargetInstrInfo::hasLowDefLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute operand latency of a def of 'Reg'. </p>
<p>Return true if the target considered it 'low'. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00805">805</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00078">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00169">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>.</p>

</div>
</div>
<a class="anchor" id="adec2e9e3420db9ba1f62f20daa4a3466"></a><!-- doxytag: member="llvm::TargetInstrInfo::hasStoreToStackSlot" ref="adec2e9e3420db9ba1f62f20daa4a3466" args="(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#adec2e9e3420db9ba1f62f20daa4a3466">TargetInstrInfo::hasStoreToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the specified machine instruction has a store to a stack slot, return true along with the FrameIndex of the loaded stack slot and the machine mem operand containing the reference. </p>
<p>If not, return false. Unlike isStoreToStackSlot, this returns true for any instructions that stores to the stack. This is just a hint, as some cases may be missed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00273">273</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>.</p>

<p>Referenced by <a class="el" href="AsmPrinter_8cpp_source.html#l00605">emitComments()</a>.</p>

</div>
</div>
<a class="anchor" id="a5589dcc99f8b9efa16e773dc16b0c2d9"></a><!-- doxytag: member="llvm::TargetInstrInfo::InsertBranch" ref="a5589dcc99f8b9efa16e773dc16b0c2d9" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, DebugLoc DL) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5589dcc99f8b9efa16e773dc16b0c2d9">llvm::TargetInstrInfo::InsertBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Insert branch code into the end of the specified <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>. </p>
<p>The operands to this method are the same as those returned by AnalyzeBranch. This is only invoked in cases where AnalyzeBranch returns success. It returns the number of instructions inserted.</p>
<p>It is also invoked by tail merging to add unconditional branches in cases where AnalyzeBranch doesn't apply because there was no original branch to analyze. At least this much must be implemented, else tail merging needs to be disabled. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00452">452</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="FastISel_8cpp_source.html#l01390">llvm::FastISel::fastEmitBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00473">FixTail()</a>, <a class="el" href="IfConversion_8cpp_source.html#l00964">InsertUncondBranch()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00103">ReplaceTailWithBranchTo()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00366">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a class="anchor" id="a6bec3e5b5ab3f3b425f43e4f82c7db93"></a><!-- doxytag: member="llvm::TargetInstrInfo::insertNoop" ref="a6bec3e5b5ab3f3b425f43e4f82c7db93" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6bec3e5b5ab3f3b425f43e4f82c7db93">TargetInstrInfo::insertNoop</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Insert a noop into the instruction stream at the specified point. </p>
<p>insertNoop - Insert a noop into the instruction stream at the specified point.</p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00064">64</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00800">llvm::ScheduleDAGSDNodes::EmitSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e7a9a24eee6cc7bb66f44254eb7ae4d"></a><!-- doxytag: member="llvm::TargetInstrInfo::insertSelect" ref="a1e7a9a24eee6cc7bb66f44254eb7ae4d" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1e7a9a24eee6cc7bb66f44254eb7ae4d">llvm::TargetInstrInfo::insertSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when Cond is false. </p>
<p>This function can only be called after <a class="el" href="classllvm_1_1TargetInstrInfo.html#a148d2bd6b1e998ed6206962245d022f8" title="Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseRe...">canInsertSelect()</a> returned true. The condition in Cond comes from AnalyzeBranch, and it can be assumed that the same flags or registers required by Cond are available at the insertion point.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">MBB</td><td>Block where select instruction should be inserted. </td></tr>
    <tr><td class="paramname">I</td><td>Insertion point. </td></tr>
    <tr><td class="paramname">DL</td><td>Source location for debugging. </td></tr>
    <tr><td class="paramname">DstReg</td><td>Virtual register to be defined by select instruction. </td></tr>
    <tr><td class="paramname">Cond</td><td>Condition as computed by AnalyzeBranch. </td></tr>
    <tr><td class="paramname">TrueReg</td><td>Virtual register to copy when Cond is true. </td></tr>
    <tr><td class="paramname">FalseReg</td><td>Virtual register to copy when Cons is false. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00601">601</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a6efb701fd47be04e4f04e16e7f9d1d47"></a><!-- doxytag: member="llvm::TargetInstrInfo::isAsCheapAsAMove" ref="a6efb701fd47be04e4f04e16e7f9d1d47" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6efb701fd47be04e4f04e16e7f9d1d47">llvm::TargetInstrInfo::isAsCheapAsAMove</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the instruction is as cheap as a move instruction. </p>
<p>Targets for different archs need to override this, and different micro-architectures can also be finely tuned inside. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00214">214</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00665">llvm::MachineInstr::isAsCheapAsAMove()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00116">llvm::LiveRangeEdit::canRematerializeAt()</a>.</p>

</div>
</div>
<a class="anchor" id="af49ada178a7a99bdb7efa200612b1aab"></a><!-- doxytag: member="llvm::TargetInstrInfo::isCoalescableExtInstr" ref="af49ada178a7a99bdb7efa200612b1aab" args="(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">llvm::TargetInstrInfo::isCoalescableExtInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the instruction is a "coalescable" extension instruction. </p>
<p>That is, it's like a copy where it's legal for the source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns true, then it's expected the pre-extension value is available as a subreg of the result register. This also returns the sub-register index in SubIdx. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00125">125</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac15d083f34aa443f5b2df03b74ccd383"></a><!-- doxytag: member="llvm::TargetInstrInfo::isHighLatencyDef" ref="ac15d083f34aa443f5b2df03b74ccd383" args="(int opc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ac15d083f34aa443f5b2df03b74ccd383">llvm::TargetInstrInfo::isHighLatencyDef</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>opc</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if this opcode has high latency to its result. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01096">1096</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00593">llvm::ScheduleDAGSDNodes::computeLatency()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00778">defaultDefLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a7fb23b6fb5a15b972eb3eaea96582d22"></a><!-- doxytag: member="llvm::TargetInstrInfo::isLegalToSplitMBBAt" ref="a7fb23b6fb5a15b972eb3eaea96582d22" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a7fb23b6fb5a15b972eb3eaea96582d22">llvm::TargetInstrInfo::isLegalToSplitMBBAt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's legal to split the given basic block at the specified instruction (i.e. </p>
<p>instruction would be the start of a new basic block). </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00501">501</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fcdc96a6712deb1a8a3d2e18af6db3f"></a><!-- doxytag: member="llvm::TargetInstrInfo::isLoadFromStackSlot" ref="a9fcdc96a6712deb1a8a3d2e18af6db3f" args="(const MachineInstr *MI, int &amp;FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a9fcdc96a6712deb1a8a3d2e18af6db3f">llvm::TargetInstrInfo::isLoadFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00136">136</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00523">foldMemoryOperand()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l01941">MatchingStackOffset()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0dd024b25b8f3328f3c1763bd98be9b"></a><!-- doxytag: member="llvm::TargetInstrInfo::isLoadFromStackSlotPostFE" ref="aa0dd024b25b8f3328f3c1763bd98be9b" args="(const MachineInstr *MI, int &amp;FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa0dd024b25b8f3328f3c1763bd98be9b">llvm::TargetInstrInfo::isLoadFromStackSlotPostFE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Check for post-frame ptr elimination stack locations as well. </p>
<p>This uses a heuristic so it isn't reliable for correctness. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00143">143</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AsmPrinter_8cpp_source.html#l00605">emitComments()</a>.</p>

</div>
</div>
<a class="anchor" id="a19bb501f3f8e5b43549b3aa668ee0780"></a><!-- doxytag: member="llvm::TargetInstrInfo::isPredicable" ref="a19bb501f3f8e5b43549b3aa668ee0780" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a19bb501f3f8e5b43549b3aa668ee0780">llvm::TargetInstrInfo::isPredicable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the specified instruction can be predicated. </p>
<p>By default, this returns true for every instruction with a PredicateOperand. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00948">948</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00263">llvm::MCInstrDesc::isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a2a69dd402cbc7f6282c93c32161395bc"></a><!-- doxytag: member="llvm::TargetInstrInfo::isPredicated" ref="a2a69dd402cbc7f6282c93c32161395bc" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">llvm::TargetInstrInfo::isPredicated</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the instruction is already predicated. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00915">915</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00423">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00608">llvm::MachineBasicBlock::canFallThrough()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00270">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01584">findHoistingInsertPosAndDeps()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00212">isUnpredicatedTerminator()</a>.</p>

</div>
</div>
<a class="anchor" id="a73d7770e810be0d9a7dc9566fbb50a4e"></a><!-- doxytag: member="llvm::TargetInstrInfo::isProfitableToDupForIfCvt" ref="a73d7770e810be0d9a7dc9566fbb50a4e" args="(MachineBasicBlock &amp;MBB, unsigned NumCycles, const BranchProbability &amp;Probability) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a73d7770e810be0d9a7dc9566fbb50a4e">llvm::TargetInstrInfo::isProfitableToDupForIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion. </p>
<p>The probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00540">540</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a6fbb065b05fae5d31013246c4ea8d9"></a><!-- doxytag: member="llvm::TargetInstrInfo::isProfitableToIfCvt" ref="a0a6fbb065b05fae5d31013246c4ea8d9" args="(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a0a6fbb065b05fae5d31013246c4ea8d9">llvm::TargetInstrInfo::isProfitableToIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's profitable to predicate instructions with accumulated instruction latency of "NumCycles" of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00512">512</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58828d497322dfd682115040b018a57f"></a><!-- doxytag: member="llvm::TargetInstrInfo::isProfitableToIfCvt" ref="a58828d497322dfd682115040b018a57f" args="(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, const BranchProbability &amp;Probability) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a0a6fbb065b05fae5d31013246c4ea8d9">llvm::TargetInstrInfo::isProfitableToIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Second variant of isProfitableToIfCvt. </p>
<p>This one checks for the case where two basic blocks from true and false path of a if-then-else (diamond) are predicated on mutally exclusive predicates, where the probability of the true path being taken is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00525">525</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9838b8c2c1e3d71ad10ee23d112f8196"></a><!-- doxytag: member="llvm::TargetInstrInfo::isProfitableToUnpredicate" ref="a9838b8c2c1e3d71ad10ee23d112f8196" args="(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a9838b8c2c1e3d71ad10ee23d112f8196">llvm::TargetInstrInfo::isProfitableToUnpredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's profitable to unpredicate one side of a 'diamond', i.e. </p>
<p>two sides of if-else predicated on mutually exclusive predicates. e.g. subeq r0, r1, #1 addne r0, r1, #1 =&gt; sub r0, r1, #1 addne r0, r1, #1</p>
<p>This may be profitable is conditional instructions are always executed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00556">556</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad2b97c6aba5419ec23a68845884bc79"></a><!-- doxytag: member="llvm::TargetInstrInfo::isReallyTriviallyReMaterializable" ref="aad2b97c6aba5419ec23a68845884bc79" args="(const MachineInstr *MI, AliasAnalysis *AA) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aad2b97c6aba5419ec23a68845884bc79">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target specify whether the instruction is actually trivially rematerializable, taking into consideration its operands. </p>
<p>This predicate must return false if the instruction has any side effects other than producing a value, or if it requres any address registers that are not always available. Requirements must be check as stated in <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1aa3e4487f49ede3f26a7f3f86c8aeb5" title="Return true if the instruction is trivially rematerializable, meaning it has no side effects and requ...">isTriviallyReMaterializable()</a> . </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00092">92</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00076">isTriviallyReMaterializable()</a>.</p>

</div>
</div>
<a class="anchor" id="a55a712162fbc804860c3a003f75fd050"></a><!-- doxytag: member="llvm::TargetInstrInfo::isSafeToMoveRegClassDefs" ref="a55a712162fbc804860c3a003f75fd050" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a55a712162fbc804860c3a003f75fd050">llvm::TargetInstrInfo::isSafeToMoveRegClassDefs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's safe to move a machine instruction that defines the specified register class. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00954">954</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22fb9be009a2aa1765c6aa3190abd89f"></a><!-- doxytag: member="llvm::TargetInstrInfo::isSchedulingBoundary" ref="a22fb9be009a2aa1765c6aa3190abd89f" args="(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">TargetInstrInfo::isSchedulingBoundary</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Test if the given instruction should be considered a scheduling boundary. </p>
<p>isSchedulingBoundary - Test if the given instruction should be considered a scheduling boundary.</p>
<p>This primarily includes labels and terminators. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00675">675</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00081">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00925">llvm::TargetLoweringBase::getStackPointerRegisterToSaveRestore()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00072">llvm::TargetSubtargetInfo::getTargetLowering()</a>, <a class="el" href="MachineInstr_8h_source.html#l00746">llvm::MachineInstr::isPosition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00419">llvm::MachineInstr::isTerminator()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00874">llvm::MachineInstr::modifiesRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00383">isSchedBoundary()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f95e96904d51b281dc64300de788d28"></a><!-- doxytag: member="llvm::TargetInstrInfo::isStackSlotCopy" ref="a7f95e96904d51b281dc64300de788d28" args="(const MachineInstr *MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a7f95e96904d51b281dc64300de788d28">llvm::TargetInstrInfo::isStackSlotCopy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>DestFrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcFrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the specified machine instruction is a copy of one stack slot to another and has no other effect. </p>
<p>Provide the identity of the two frame indices. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00188">188</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8d4d336ac91a47a6e4568ba18b9d66a"></a><!-- doxytag: member="llvm::TargetInstrInfo::isStoreToStackSlot" ref="aa8d4d336ac91a47a6e4568ba18b9d66a" args="(const MachineInstr *MI, int &amp;FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa8d4d336ac91a47a6e4568ba18b9d66a">llvm::TargetInstrInfo::isStoreToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than storing to the stack slot. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00163">163</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l00638">llvm::X86FrameLowering::emitPrologue()</a>.</p>

</div>
</div>
<a class="anchor" id="a2859d4a28519721095d55c60d341c585"></a><!-- doxytag: member="llvm::TargetInstrInfo::isStoreToStackSlotPostFE" ref="a2859d4a28519721095d55c60d341c585" args="(const MachineInstr *MI, int &amp;FrameIndex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a2859d4a28519721095d55c60d341c585">llvm::TargetInstrInfo::isStoreToStackSlotPostFE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Check for post-frame ptr elimination stack locations as well. </p>
<p>This uses a heuristic, so it isn't reliable for correctness. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00170">170</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AsmPrinter_8cpp_source.html#l00605">emitComments()</a>.</p>

</div>
</div>
<a class="anchor" id="a1aa3e4487f49ede3f26a7f3f86c8aeb5"></a><!-- doxytag: member="llvm::TargetInstrInfo::isTriviallyReMaterializable" ref="a1aa3e4487f49ede3f26a7f3f86c8aeb5" args="(const MachineInstr *MI, AliasAnalysis *AA=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1aa3e4487f49ede3f26a7f3f86c8aeb5">llvm::TargetInstrInfo::isTriviallyReMaterializable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the instruction is trivially rematerializable, meaning it has no side effects and requires no operands that aren't always available. </p>
<p>This means the only allowed uses are constants and unallocatable physical registers so that the instructions result is independent of the place in the function. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00076">76</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00092">isReallyTriviallyReMaterializable()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00431">llvm::MCInstrDesc::isRematerializable()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00051">llvm::LiveRangeEdit::checkRematerializable()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00075">isRematerializable()</a>.</p>

</div>
</div>
<a class="anchor" id="aad7e5ed58daa51de3466752823b2f76e"></a><!-- doxytag: member="llvm::TargetInstrInfo::isUnpredicatedTerminator" ref="aad7e5ed58daa51de3466752823b2f76e" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aad7e5ed58daa51de3466752823b2f76e">TargetInstrInfo::isUnpredicatedTerminator</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the instruction is a terminator instruction that has not been predicated. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00212">212</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00410">llvm::MachineInstr::isBarrier()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::isBranch()</a>, <a class="el" href="MachineInstr_8h_source.html#l00457">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00915">isPredicated()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00419">llvm::MachineInstr::isTerminator()</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l01584">findHoistingInsertPosAndDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a7c9715261e150c7b1b98cbbaca4ffb"></a><!-- doxytag: member="llvm::TargetInstrInfo::isZeroCost" ref="a0a7c9715261e150c7b1b98cbbaca4ffb" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a0a7c9715261e150c7b1b98cbbaca4ffb">llvm::TargetInstrInfo::isZeroCost</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true for pseudo instructions that don't consume any machine resources in their current form. </p>
<p>These are common cases that the scheduler should consider free, rather than conservatively handling them as instructions with no itinerary. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01048">1048</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>.</p>

<p>Referenced by <a class="el" href="ScoreboardHazardRecognizer_8cpp_source.html#l00179">llvm::ScoreboardHazardRecognizer::EmitInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f16d509bf2e2c2d0e0176f04c253a96"></a><!-- doxytag: member="llvm::TargetInstrInfo::loadRegFromStackSlot" ref="a1f16d509bf2e2c2d0e0176f04c253a96" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1f16d509bf2e2c2d0e0176f04c253a96">llvm::TargetInstrInfo::loadRegFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Load the specified register of the given register class from the specified stack frame index. </p>
<p>The load instruction is to be added to the given machine basic block before the specified machine instruction. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00687">687</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00454">foldMemoryOperand()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00213">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00445">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01382">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e4a73a15865a078e0bf946bc325838f"></a><!-- doxytag: member="llvm::TargetInstrInfo::optimizeCompareInstr" ref="a1e4a73a15865a078e0bf946bc325838f" args="(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int Mask, int Value, const MachineRegisterInfo *MRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1e4a73a15865a078e0bf946bc325838f">llvm::TargetInstrInfo::optimizeCompareInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>Value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See if the comparison instruction can be converted into something more efficient. </p>
<p>E.g., on <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> most instructions can set the flags register, obviating the need for a separate CMP. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01004">1004</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb5e31772650e73837608deeedf6aebd"></a><!-- doxytag: member="llvm::TargetInstrInfo::optimizeCondBranch" ref="adb5e31772650e73837608deeedf6aebd" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#adb5e31772650e73837608deeedf6aebd">llvm::TargetInstrInfo::optimizeCondBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01010">1010</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b424604f99e009d51557c625799a2d"></a><!-- doxytag: member="llvm::TargetInstrInfo::optimizeLoadInstr" ref="a02b424604f99e009d51557c625799a2d" args="(MachineInstr *MI, const MachineRegisterInfo *MRI, unsigned &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="el" href="classllvm_1_1TargetInstrInfo.html#a02b424604f99e009d51557c625799a2d">llvm::TargetInstrInfo::optimizeLoadInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>FoldAsLoadDefReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Try to remove the load by folding it to a register operand at the use. </p>
<p>We fold the load instructions if and only if the def and use are in the same BB. We only look at one load and see whether it can be folded into MI. FoldAsLoadDefReg is the virtual register defined by the load we are trying to fold. DefMI returns the machine instruction that defines FoldAsLoadDefReg, and the function returns the machine instruction generated due to folding. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01019">1019</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e12d540906f844c60f99ec00a8f0c48"></a><!-- doxytag: member="llvm::TargetInstrInfo::optimizeSelect" ref="a0e12d540906f844c60f99ec00a8f0c48" args="(MachineInstr *MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;NewMIs, bool PreferFalse=false) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="el" href="classllvm_1_1TargetInstrInfo.html#a0e12d540906f844c60f99ec00a8f0c48">llvm::TargetInstrInfo::optimizeSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>PreferFalse</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a select instruction that was understood by analyzeSelect and returned Optimizable = true, attempt to optimize MI by merging it with one of its operands. </p>
<p>Returns NULL on failure.</p>
<p>When successful, returns the new select instruction. The client is responsible for deleting MI.</p>
<p>If both sides of the select can be optimized, PreferFalse is used to pick a side.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Optimizable select instruction. </td></tr>
    <tr><td class="paramname">NewMIs</td><td>Set that record all MIs in the basic block up to <code>MI</code>. Has to be updated with any newly created MI or deleted ones. </td></tr>
    <tr><td class="paramname">PreferFalse</td><td>Try to optimize FalseOp instead of TrueOp. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Optimized instruction or NULL. </dd></dl>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00649">649</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a1547c3e50c4b99cbd858f5b35726d8cf"></a><!-- doxytag: member="llvm::TargetInstrInfo::PredicateInstruction" ref="a1547c3e50c4b99cbd858f5b35726d8cf" args="(MachineInstr *MI, ArrayRef&lt; MachineOperand &gt; Pred) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a1547c3e50c4b99cbd858f5b35726d8cf">TargetInstrInfo::PredicateInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Convert the instruction into a predicated instruction. </p>
<p>It returns true if the operation was successful. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00223">223</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00775">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00235">llvm::MachineOperand::isMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00457">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00529">llvm::MachineOperand::setMBB()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ad61153b0a0cc72be1c1fff73d8026e20"></a><!-- doxytag: member="llvm::TargetInstrInfo::produceSameValue" ref="ad61153b0a0cc72be1c1fff73d8026e20" args="(const MachineInstr *MI0, const MachineInstr *MI1, const MachineRegisterInfo *MRI=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ad61153b0a0cc72be1c1fff73d8026e20">TargetInstrInfo::produceSameValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if two machine instructions would produce identical values. </p>
<p>By default, this is only true when the two instructions are deemed identical except for defs. If this function is called when the IR is still in SSA form, the caller can pass the <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.">MachineRegisterInfo</a> for aggressive checks. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00336">336</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00695">llvm::MachineInstr::IgnoreVRegDefs</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00849">llvm::MachineInstr::isIdenticalTo()</a>.</p>

</div>
</div>
<a class="anchor" id="a63043610d2057d735979579de532c445"></a><!-- doxytag: member="llvm::TargetInstrInfo::reMaterialize" ref="a63043610d2057d735979579de532c445" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr *Orig, const TargetRegisterInfo &amp;TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a63043610d2057d735979579de532c445">TargetInstrInfo::reMaterialize</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Re-issue the specified 'original' instruction at the specific location targeting a new destination register. </p>
<p>The register in Orig-&gt;getOperand(0).<a class="el" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg()</a> will be substituted by DestReg:SubIdx. Any existing subreg index is preserved or composed with SubIdx. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00324">324</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8cpp_source.html#l00188">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00941">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01344">llvm::MachineInstr::substituteRegister()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00146">llvm::LiveRangeEdit::rematerializeAt()</a>.</p>

</div>
</div>
<a class="anchor" id="abce62a681f245fc78059890e4ca83210"></a><!-- doxytag: member="llvm::TargetInstrInfo::RemoveBranch" ref="abce62a681f245fc78059890e4ca83210" args="(MachineBasicBlock &amp;MBB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#abce62a681f245fc78059890e4ca83210">llvm::TargetInstrInfo::RemoveBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove the branching code at the end of the specific MBB. </p>
<p>This is only invoked in cases where AnalyzeBranch returns success. It returns the number of instructions that were removed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00438">438</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00473">FixTail()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00366">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ce2ca712a90bff9992be2257735ae60"></a><!-- doxytag: member="llvm::TargetInstrInfo::ReplaceTailWithBranchTo" ref="a4ce2ca712a90bff9992be2257735ae60" args="(MachineBasicBlock::iterator Tail, MachineBasicBlock *NewDest) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a4ce2ca712a90bff9992be2257735ae60">TargetInstrInfo::ReplaceTailWithBranchTo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Tail</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>NewDest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest. </p>
<p>ReplaceTailWithBranchTo - Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to NewDest.</p>
<p>This is used by the tail merging pass.</p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00103">103</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00928">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00452">InsertBranch()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00476">llvm::MachineBasicBlock::removeSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00301">llvm::MachineBasicBlock::succ_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a051d866f5c8c28d14ebe529a33f5f7b1"></a><!-- doxytag: member="llvm::TargetInstrInfo::ReverseBranchCondition" ref="a051d866f5c8c28d14ebe529a33f5f7b1" args="(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a051d866f5c8c28d14ebe529a33f5f7b1">llvm::TargetInstrInfo::ReverseBranchCondition</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00901">901</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00473">FixTail()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00366">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a class="anchor" id="a27c69a53f673883a534a8f763023a12b"></a><!-- doxytag: member="llvm::TargetInstrInfo::setExecutionDomain" ref="a27c69a53f673883a534a8f763023a12b" args="(MachineInstr *MI, unsigned Domain) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a27c69a53f673883a534a8f763023a12b">llvm::TargetInstrInfo::setExecutionDomain</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Change the opcode of MI to execute in Domain. </p>
<p>The bit (1 &lt;&lt; Domain) must be set in the mask returned from getExecutionDomain(MI). </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01151">1151</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a368baba81dca61fd16e62b10e2d2d776"></a><!-- doxytag: member="llvm::TargetInstrInfo::shouldClusterLoads" ref="a368baba81dca61fd16e62b10e2d2d776" args="(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a368baba81dca61fd16e62b10e2d2d776">llvm::TargetInstrInfo::shouldClusterLoads</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>FirstLdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>SecondLdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00885">885</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa55cbeb7ab9699818895de71549b023c"></a><!-- doxytag: member="llvm::TargetInstrInfo::shouldScheduleAdjacent" ref="aa55cbeb7ab9699818895de71549b023c" args="(MachineInstr *First, MachineInstr *Second) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa55cbeb7ab9699818895de71549b023c">llvm::TargetInstrInfo::shouldScheduleAdjacent</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>First</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Second</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Can this target fuse the given instructions if they are scheduled adjacent. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00893">893</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace7e33d7ed2f919f0d621615ee49b27e"></a><!-- doxytag: member="llvm::TargetInstrInfo::shouldScheduleLoadsNear" ref="ace7e33d7ed2f919f0d621615ee49b27e" args="(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ace7e33d7ed2f919f0d621615ee49b27e">llvm::TargetInstrInfo::shouldScheduleLoadsNear</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled together. </p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00869">869</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94d273699f7fdbd1a01477c4ca8014dd"></a><!-- doxytag: member="llvm::TargetInstrInfo::storeRegToStackSlot" ref="a94d273699f7fdbd1a01477c4ca8014dd" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetInstrInfo.html#a94d273699f7fdbd1a01477c4ca8014dd">llvm::TargetInstrInfo::storeRegToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Store the specified register of the given register class to the specified stack frame index. </p>
<p>The store instruction is to be added to the given machine basic block before the specified machine instruction. If isKill is true, the register operand is the last use and must be marked kill. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00675">675</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00454">foldMemoryOperand()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00582">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00124">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00409">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l01342">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bf904359f073ff1fa822bd76649727d"></a><!-- doxytag: member="llvm::TargetInstrInfo::SubsumesPredicate" ref="a7bf904359f073ff1fa822bd76649727d" args="(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a7bf904359f073ff1fa822bd76649727d">llvm::TargetInstrInfo::SubsumesPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the first specified predicate subsumes the second, e.g. </p>
<p>GE subsumes GT. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00932">932</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a292c515febc84943f6998b38184ac13a"></a><!-- doxytag: member="llvm::TargetInstrInfo::unfoldMemoryOperand" ref="a292c515febc84943f6998b38184ac13a" args="(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a292c515febc84943f6998b38184ac13a">llvm::TargetInstrInfo::unfoldMemoryOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction. </p>
<p>If this is possible, returns true as well as the new instructions by reference. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00829">829</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa270202339daa1bd024bb7f86ccb3887"></a><!-- doxytag: member="llvm::TargetInstrInfo::unfoldMemoryOperand" ref="aa270202339daa1bd024bb7f86ccb3887" args="(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a292c515febc84943f6998b38184ac13a">llvm::TargetInstrInfo::unfoldMemoryOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewNodes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00835">835</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a662d4eff7cf6e0c7a7a6416485d8ea8f"></a><!-- doxytag: member="llvm::TargetInstrInfo::useMachineCombiner" ref="a662d4eff7cf6e0c7a7a6416485d8ea8f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#a662d4eff7cf6e0c7a7a6416485d8ea8f">llvm::TargetInstrInfo::useMachineCombiner</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true when a target supports MachineCombiner. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l00753">753</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab14bbc5115d8f3dbcbfde0a945171ffb"></a><!-- doxytag: member="llvm::TargetInstrInfo::usePreRAHazardRecognizer" ref="ab14bbc5115d8f3dbcbfde0a945171ffb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#ab14bbc5115d8f3dbcbfde0a945171ffb">TargetInstrInfo::usePreRAHazardRecognizer</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8cpp_source.html#l00697">697</a> of file <a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp.html#a5f1d998c5f9a6694ca3b1e871f2daa1d">DisableHazardRecognizer</a>.</p>

</div>
</div>
<a class="anchor" id="aa08d4d2d740424f1e3b20565b55b0b12"></a><!-- doxytag: member="llvm::TargetInstrInfo::verifyInstruction" ref="aa08d4d2d740424f1e3b20565b55b0b12" args="(const MachineInstr *MI, StringRef &amp;ErrInfo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html#aa08d4d2d740424f1e3b20565b55b0b12">llvm::TargetInstrInfo::verifyInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform target-specific instruction verification. </p>

<p>Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01119">1119</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a></li>
<li><a class="el" href="TargetInstrInfo_8cpp_source.html">TargetInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:24 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
