#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 31 16:54:25 2017
# Process ID: 20526
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_xlconcat_0_1_synth_1
# Command line: vivado -log hdmi_vga_xlconcat_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_xlconcat_0_1.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_xlconcat_0_1_synth_1/hdmi_vga_xlconcat_0_1.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_xlconcat_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_xlconcat_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP hdmi_vga_xlconcat_0_1, cache-ID = 780c1b48deb62899.
