library IEEE; use IEEE.STD_LOGIC_1164.all;

entity hex_7_seg is

	port(enable: in STD_LOGIC;
		inputHex: in STD_LOGIC_VECTOR(3 downto 0);
		display: out STD_LOGIC_VECTOR(6 downto 0));
		
end hex_7_seg;

architecture hex_7_seg_arch of hex_7_seg is

	component deco_7 port(enable: in STD_LOGIC;
								inputHex: in STD_LOGIC_VECTOR(3 downto 0);
								display: out STD_LOGIC_VECTOR(6 downto 0)); end component;


begin

	decoder : deco_7 PORT MAP(enable=>enable,inputHex=>inputHex,display=>display);

end hex_7_seg_arch;