Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Piccolo128Enc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Piccolo128Enc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Piccolo128Enc"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Piccolo128Enc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_4.vhd" into library work
Parsing entity <XOR_4>.
Parsing architecture <behavioral> of entity <xor_4>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\Functions.vhd" into library work
Parsing package <functions>.
Parsing package body <functions>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_4n.vhd" into library work
Parsing entity <XOR_4n>.
Parsing architecture <behavioral> of entity <xor_4n>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX2to1.vhd" into library work
Parsing entity <MUX2to1>.
Parsing architecture <behavioral> of entity <mux2to1>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd" into library work
Parsing entity <LookUp>.
Parsing architecture <behavioral> of entity <lookup>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_5.vhd" into library work
Parsing entity <XOR_5>.
Parsing architecture <behavioral> of entity <xor_5>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_2.vhd" into library work
Parsing entity <XOR_2>.
Parsing architecture <behavioral> of entity <xor_2>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <behavioral> of entity <mux>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\MixOneColumn.vhd" into library work
Parsing entity <MixOneColumn>.
Parsing architecture <behavioral> of entity <mixonecolumn>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp4x16.vhd" into library work
Parsing entity <LookUp4x16>.
Parsing architecture <behavioral> of entity <lookup4x16>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_5n.vhd" into library work
Parsing entity <XOR_5n>.
Parsing architecture <behavioral> of entity <xor_5n>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_2n.vhd" into library work
Parsing entity <XOR_2n>.
Parsing architecture <behavioral> of entity <xor_2n>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\WhiteningKeyMUX.vhd" into library work
Parsing entity <WhiteningKeyMUX>.
Parsing architecture <behavioral> of entity <whiteningkeymux>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\StateUpdate.vhd" into library work
Parsing entity <StateUpdate>.
Parsing architecture <Behavioral> of entity <stateupdate>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <behavioral> of entity <reg>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\Permutation.vhd" into library work
Parsing entity <Permutation>.
Parsing architecture <behavioral> of entity <permutation>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\MC.vhd" into library work
Parsing entity <MC>.
Parsing architecture <behavioral> of entity <mc>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\KeyMUX.vhd" into library work
Parsing entity <KeyMUX>.
Parsing architecture <behavioral> of entity <keymux>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\FSMSignals.vhd" into library work
Parsing entity <FSMSignals>.
Parsing architecture <Behavioral> of entity <fsmsignals>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\FMulti.vhd" into library work
Parsing entity <FMulti>.
Parsing architecture <behavioral> of entity <fmulti>.
Parsing VHDL file "C:\Users\hamed\Desktop\Unprotected\piccolo\Piccolo128Enc.vhd" into library work
Parsing entity <Piccolo128Enc>.
Parsing architecture <Behavioral> of entity <piccolo128enc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Piccolo128Enc> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <MUX2to1> (architecture <behavioral>) from library <work>.

Elaborating entity <reg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <XOR_2n> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <XOR_2> (architecture <behavioral>) from library <work>.

Elaborating entity <XOR_2n> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <FMulti> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp4x16> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <MC> (architecture <behavioral>) from library <work>.

Elaborating entity <MixOneColumn> (architecture <behavioral>) from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <XOR_4n> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <XOR_4> (architecture <behavioral>) from library <work>.

Elaborating entity <XOR_5n> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <XOR_5> (architecture <behavioral>) from library <work>.

Elaborating entity <Permutation> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <WhiteningKeyMUX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <MUX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <KeyMUX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <MUX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <MUX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <reg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <StateUpdate> (architecture <Behavioral>) from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <FSMSignals> (architecture <Behavioral>) from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <LookUp> (architecture <behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Piccolo128Enc>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\Piccolo128Enc.vhd".
    Summary:
	no macro.
Unit <Piccolo128Enc> synthesized.

Synthesizing Unit <MUX_1>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX.vhd".
        size = 64
    Summary:
	no macro.
Unit <MUX_1> synthesized.

Synthesizing Unit <MUX2to1>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX2to1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2to1> synthesized.

Synthesizing Unit <reg_1>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\reg.vhd".
        size = 64
    Found 64-bit register for signal <s_current_state>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <reg_1> synthesized.

Synthesizing Unit <XOR_2n_1>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_2n.vhd".
        size = 16
        count = 1
    Summary:
	no macro.
Unit <XOR_2n_1> synthesized.

Synthesizing Unit <XOR_2>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_2.vhd".
    Summary:
Unit <XOR_2> synthesized.

Synthesizing Unit <XOR_2n_2>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_2n.vhd".
        size = 4
        count = 4
    Summary:
	no macro.
Unit <XOR_2n_2> synthesized.

Synthesizing Unit <FMulti>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\FMulti.vhd".
        count = 4
        Table = "1110010010110010001110000000100100011010011111110110110001011101"
    Summary:
	no macro.
Unit <FMulti> synthesized.

Synthesizing Unit <LookUp4x16>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp4x16.vhd".
        Table = "1110010010110010001110000000100100011010011111110110110001011101"
    Summary:
	no macro.
Unit <LookUp4x16> synthesized.

Synthesizing Unit <LookUp_1>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "1010010101010101"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Found 8x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_1> synthesized.

Synthesizing Unit <LookUp_2>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "1100000000111111"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Found 8x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_2> synthesized.

Synthesizing Unit <LookUp_3>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "1011100001111000"
    Found 4-bit subtractor for signal <GND_36_o_GND_36_o_sub_1_OUT<3:0>> created at line 23.
    Found 16x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_3> synthesized.

Synthesizing Unit <LookUp_4>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0010100110110011"
    Found 4-bit subtractor for signal <GND_37_o_GND_37_o_sub_1_OUT<3:0>> created at line 23.
    Found 16x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_4> synthesized.

Synthesizing Unit <MC>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MC.vhd".
    Summary:
	no macro.
Unit <MC> synthesized.

Synthesizing Unit <MixOneColumn>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MixOneColumn.vhd".
    Summary:
	no macro.
Unit <MixOneColumn> synthesized.

Synthesizing Unit <LookUp_5>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0000000011111111"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_5> synthesized.

Synthesizing Unit <LookUp_6>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0101010110101010"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Found 4x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_6> synthesized.

Synthesizing Unit <LookUp_7>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0110011010011001"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Found 8x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_7> synthesized.

Synthesizing Unit <LookUp_8>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0011001100110011"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_8> synthesized.

Synthesizing Unit <LookUp_9>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0011110000111100"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Found 4x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_9> synthesized.

Synthesizing Unit <LookUp_10>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0000111100001111"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_10> synthesized.

Synthesizing Unit <LookUp_11>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 4
        Table = "0000111111110000"
    Found 5-bit subtractor for signal <n0003> created at line 23.
    Found 4x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_11> synthesized.

Synthesizing Unit <XOR_4n>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_4n.vhd".
        size = 4
        count = 1
    Summary:
	no macro.
Unit <XOR_4n> synthesized.

Synthesizing Unit <XOR_4>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_4.vhd".
    Summary:
Unit <XOR_4> synthesized.

Synthesizing Unit <XOR_5n>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_5n.vhd".
        size = 4
        count = 4
    Summary:
	no macro.
Unit <XOR_5n> synthesized.

Synthesizing Unit <XOR_5>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\XOR_5.vhd".
    Summary:
Unit <XOR_5> synthesized.

Synthesizing Unit <Permutation>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\Permutation.vhd".
        size = 4
    Summary:
	no macro.
Unit <Permutation> synthesized.

Synthesizing Unit <WhiteningKeyMUX>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\WhiteningKeyMUX.vhd".
        size = 4
    Summary:
	no macro.
Unit <WhiteningKeyMUX> synthesized.

Synthesizing Unit <MUX_2>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX.vhd".
        size = 32
    Summary:
	no macro.
Unit <MUX_2> synthesized.

Synthesizing Unit <KeyMUX>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\KeyMUX.vhd".
        size = 4
    Summary:
	no macro.
Unit <KeyMUX> synthesized.

Synthesizing Unit <MUX_3>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX.vhd".
        size = 16
    Summary:
	no macro.
Unit <MUX_3> synthesized.

Synthesizing Unit <MUX_4>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\MUX.vhd".
        size = 5
    Summary:
	no macro.
Unit <MUX_4> synthesized.

Synthesizing Unit <reg_2>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\reg.vhd".
        size = 5
    Found 5-bit register for signal <s_current_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg_2> synthesized.

Synthesizing Unit <StateUpdate>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\StateUpdate.vhd".
    Summary:
	no macro.
Unit <StateUpdate> synthesized.

Synthesizing Unit <LookUp_12>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00101010101010101010101010101010"
    Found 5-bit subtractor for signal <GND_103_o_GND_103_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_12> synthesized.

Synthesizing Unit <LookUp_13>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "01100110011001100110011001100110"
    Found 2-bit subtractor for signal <GND_104_o_GND_104_o_sub_1_OUT<1:0>> created at line 23.
    Found 4x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_13> synthesized.

Synthesizing Unit <LookUp_14>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00011110000111100001111000011110"
    Found 3-bit subtractor for signal <GND_105_o_GND_105_o_sub_1_OUT<2:0>> created at line 23.
    Found 8x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_14> synthesized.

Synthesizing Unit <LookUp_15>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00000001111111100000000111111110"
    Found 4-bit subtractor for signal <GND_106_o_GND_106_o_sub_1_OUT<3:0>> created at line 23.
    Found 16x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_15> synthesized.

Synthesizing Unit <LookUp_16>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00000000000000011111111111111110"
    Found 5-bit subtractor for signal <GND_107_o_GND_107_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_16> synthesized.

Synthesizing Unit <FSMSignals>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\FSMSignals.vhd".
    Summary:
	no macro.
Unit <FSMSignals> synthesized.

Synthesizing Unit <LookUp_17>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00000000000000000000000000000001"
    Found 5-bit subtractor for signal <GND_109_o_GND_109_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_17> synthesized.

Synthesizing Unit <LookUp_18>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "10000000000000000000000000000000"
    Found 5-bit subtractor for signal <GND_110_o_GND_110_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_18> synthesized.

Synthesizing Unit <LookUp_19>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "10101010101010101010101010101010"
    Found 6-bit subtractor for signal <n0002> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_19> synthesized.

Synthesizing Unit <LookUp_20>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00111111111111111111111111111111"
    Found 6-bit subtractor for signal <n0003> created at line 23.
    Found 16x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_20> synthesized.

Synthesizing Unit <LookUp_21>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "11011100101000110101110010100011"
    Found 5-bit subtractor for signal <GND_113_o_GND_113_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_21> synthesized.

Synthesizing Unit <LookUp_22>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "00110101110010100011010111001010"
    Found 4-bit subtractor for signal <GND_114_o_GND_114_o_sub_1_OUT<3:0>> created at line 23.
    Found 16x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_22> synthesized.

Synthesizing Unit <LookUp_23>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "01010110001101010110001101010110"
    Found 5-bit subtractor for signal <GND_115_o_GND_115_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_23> synthesized.

Synthesizing Unit <LookUp_24>.
    Related source file is "C:\Users\hamed\Desktop\Unprotected\piccolo\LookUp.vhd".
        size = 5
        Table = "10110101011000110101011000110101"
    Found 5-bit subtractor for signal <GND_116_o_GND_116_o_sub_1_OUT<4:0>> created at line 23.
    Found 32x1-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <LookUp_24> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 116
 16x1-bit single-port Read Only RAM                    : 35
 32x1-bit single-port Read Only RAM                    : 7
 4x1-bit single-port Read Only RAM                     : 33
 8x1-bit single-port Read Only RAM                     : 41
# Adders/Subtractors                                   : 141
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 34
 5-bit subtractor                                      : 103
 6-bit subtractor                                      : 2
# Registers                                            : 2
 5-bit register                                        : 1
 64-bit register                                       : 1
# Multiplexers                                         : 293
 1-bit 2-to-1 multiplexer                              : 293
# Xors                                                 : 128
 1-bit xor2                                            : 64
 1-bit xor5                                            : 32
 1-bit xor6                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LookUp_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(n0003,n0003)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_1> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_11>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0003>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_11> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_12>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_103_o_GND_103_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_12> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_13>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_104_o_GND_104_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_13> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_14>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_105_o_GND_105_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_14> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_15>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_106_o_GND_106_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_15> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_16>.
INFO:Xst:3231 - The small RAM <Mram_output> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_107_o_GND_107_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_16> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_17>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_109_o_GND_109_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_17> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_18>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_110_o_GND_110_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_18> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0003>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_2> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_20>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0003>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_20> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_21>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_113_o_GND_113_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_21> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_22>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_114_o_GND_114_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_22> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_23>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_115_o_GND_115_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_23> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_24>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_116_o_GND_116_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_24> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_36_o_GND_36_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_3> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_37_o_GND_37_o_sub_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_4> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_6>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(n0003,n0003)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_6> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_7>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(n0003,n0003)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_7> synthesized (advanced).

Synthesizing (advanced) Unit <LookUp_9>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0003>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <LookUp_9> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 116
 16x1-bit single-port distributed Read Only RAM        : 35
 32x1-bit single-port distributed Read Only RAM        : 7
 4x1-bit single-port distributed Read Only RAM         : 33
 8x1-bit single-port distributed Read Only RAM         : 41
# Adders/Subtractors                                   : 141
 1-bit subtractor                                      : 1
 2-bit subtractor                                      : 9
 3-bit subtractor                                      : 17
 4-bit subtractor                                      : 106
 5-bit subtractor                                      : 8
# Registers                                            : 69
 Flip-Flops                                            : 69
# Multiplexers                                         : 293
 1-bit 2-to-1 multiplexer                              : 293
# Xors                                                 : 128
 1-bit xor2                                            : 64
 1-bit xor5                                            : 32
 1-bit xor6                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <MixOneColumn>: instances <GEN[0].v0_3Inst>, <GEN[1].v0_0Inst> of unit <LookUp_6> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MixOneColumn>: instances <GEN[0].v1_0Inst>, <GEN[1].v1_1Inst> of unit <LookUp_6> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MixOneColumn>: instances <GEN[0].v2_1Inst>, <GEN[1].v2_2Inst> of unit <LookUp_6> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MixOneColumn>: instances <GEN[0].v3_2Inst>, <GEN[1].v3_3Inst> of unit <LookUp_6> are equivalent, second instance is removed

Optimizing unit <reg_1> ...

Optimizing unit <Piccolo128Enc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Piccolo128Enc, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Piccolo128Enc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 462
#      LUT2                        : 38
#      LUT3                        : 21
#      LUT4                        : 27
#      LUT5                        : 109
#      LUT6                        : 267
# FlipFlops/Latches                : 69
#      FD                          : 69
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 258
#      IBUF                        : 193
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  126800     0%  
 Number of Slice LUTs:                  462  out of  63400     0%  
    Number used as Logic:               462  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    462
   Number with an unused Flip Flop:     393  out of    462    85%  
   Number with an unused LUT:             0  out of    462     0%  
   Number of fully used LUT-FF pairs:    69  out of    462    14%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         259
 Number of bonded IOBs:                 259  out of    210   123% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.645ns (Maximum Frequency: 274.324MHz)
   Minimum input arrival time before clock: 3.430ns
   Maximum output required time after clock: 1.932ns
   Maximum combinational path delay: 0.954ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.645ns (frequency: 274.324MHz)
  Total number of paths / destination ports: 24553 / 69
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 5)
  Source:            FSMReg/s_current_state_sliced_sliced_sliced_1 (FF)
  Destination:       StateReg/s_current_state_50 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FSMReg/s_current_state_sliced_sliced_sliced_1 to StateReg/s_current_state_50
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.361   0.647  FSMReg/s_current_state_sliced_sliced_sliced_1 (FSMReg/s_current_state_sliced_sliced_sliced_1)
     LUT4:I0->O           48   0.097   0.405  FSMSignalsInst/WhiteningKeySel1Inst/Mram_output11 (FSMSignalsInst/WhiteningKeySel1Inst/Mram_output)
     LUT5:I4->O           11   0.097   0.603  AddWhiteningKeyLeftXOR/GEN1[0].GEN2[2].XORInst/Mxor_Q_xo<0>1 (Ciphertext_50_OBUF)
     LUT4:I0->O            8   0.097   0.412  SubCellLeftInst/GEN[0].LFInst/LFInst_1/Mram_output11 (SubCellLeftInst/GEN[0].LFInst/LFInst_1/Mram_output)
     LUT5:I3->O            8   0.097   0.725  MCLeftInst/MC0/r2Inst/GEN1[0].GEN2[2].XORInst/Mxor_Q_xo<0>1 (MixColumnsLeftOutput<6>)
     LUT6:I0->O            1   0.097   0.000  PlaintextMUX/GEN[22].MUXInst/Mmux_Q11 (StateRegInput<22>)
     FD:D                      0.008          StateReg/s_current_state_22
    ----------------------------------------
    Total                      3.645ns (0.854ns logic, 2.791ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9573 / 69
-------------------------------------------------------------------------
Offset:              3.430ns (Levels of Logic = 6)
  Source:            Key<57> (PAD)
  Destination:       StateReg/s_current_state_62 (FF)
  Destination Clock: clk rising

  Data Path: Key<57> to StateReg/s_current_state_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  Key_57_IBUF (Key_57_IBUF)
     LUT5:I0->O            1   0.097   0.511  SubCellLeftInst/GEN[2].LFInst/LFInst_2/Mram_output11_SW0 (N379)
     LUT6:I3->O            5   0.097   0.702  SubCellLeftInst/GEN[2].LFInst/LFInst_2/Mram_output11 (SubCellLeftInst/GEN[2].LFInst/LFInst_2/Mram_output)
     LUT5:I0->O           12   0.097   0.346  MCLeftInst/MC0/r0Inst/GEN1[0].GEN2[3].XORInst/Mxor_Q_xo<0>1 (MixColumnsLeftOutput<15>)
     LUT6:I5->O            1   0.097   0.683  AddKeyLeftXOR/GEN1[3].GEN2[2].XORInst/Mxor_Q_xo<0>_SW3 (N413)
     LUT6:I1->O            1   0.097   0.000  PlaintextMUX/GEN[46].MUXInst/Mmux_Q11 (StateRegInput<46>)
     FD:D                      0.008          StateReg/s_current_state_46
    ----------------------------------------
    Total                      3.430ns (0.494ns logic, 2.936ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 229 / 65
-------------------------------------------------------------------------
Offset:              1.932ns (Levels of Logic = 3)
  Source:            FSMReg/s_current_state_sliced_sliced_sliced_1 (FF)
  Destination:       Ciphertext<62> (PAD)
  Source Clock:      clk rising

  Data Path: FSMReg/s_current_state_sliced_sliced_sliced_1 to Ciphertext<62>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.361   0.647  FSMReg/s_current_state_sliced_sliced_sliced_1 (FSMReg/s_current_state_sliced_sliced_sliced_1)
     LUT4:I0->O           48   0.097   0.405  FSMSignalsInst/WhiteningKeySel1Inst/Mram_output11 (FSMSignalsInst/WhiteningKeySel1Inst/Mram_output)
     LUT5:I4->O           11   0.097   0.326  AddWhiteningKeyRightXOR/GEN1[2].GEN2[2].XORInst/Mxor_Q_xo<0>1 (Ciphertext_26_OBUF)
     OBUF:I->O                 0.000          Ciphertext_26_OBUF (Ciphertext<26>)
    ----------------------------------------
    Total                      1.932ns (0.555ns logic, 1.377ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Delay:               0.954ns (Levels of Logic = 3)
  Source:            Key<126> (PAD)
  Destination:       Ciphertext<62> (PAD)

  Data Path: Key<126> to Ciphertext<62>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.530  Key_126_IBUF (Key_126_IBUF)
     LUT5:I2->O           11   0.097   0.326  AddWhiteningKeyLeftXOR/GEN1[0].GEN2[14].XORInst/Mxor_Q_xo<0>1 (Ciphertext_62_OBUF)
     OBUF:I->O                 0.000          Ciphertext_62_OBUF (Ciphertext<62>)
    ----------------------------------------
    Total                      0.954ns (0.098ns logic, 0.856ns route)
                                       (10.3% logic, 89.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.645|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.18 secs
 
--> 

Total memory usage is 4617596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   20 (   0 filtered)

