$date
	Sun Jul 20 18:55:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! reg_write $end
$var wire 1 " pc_write_cond $end
$var wire 1 # pc_write $end
$var wire 1 $ pc_source $end
$var wire 1 % memory_write $end
$var wire 1 & memory_to_reg $end
$var wire 1 ' memory_read $end
$var wire 1 ( lorD $end
$var wire 1 ) is_immediate $end
$var wire 1 * ir_write $end
$var wire 2 + aluop [1:0] $end
$var wire 2 , alu_src_b [1:0] $end
$var wire 2 - alu_src_a [1:0] $end
$var reg 1 . clk $end
$var reg 2 / expected_alu_src_a [1:0] $end
$var reg 2 0 expected_alu_src_b [1:0] $end
$var reg 2 1 expected_aluop [1:0] $end
$var reg 1 2 expected_ir_write $end
$var reg 1 3 expected_is_immediate $end
$var reg 1 4 expected_lorD $end
$var reg 1 5 expected_memory_read $end
$var reg 1 6 expected_memory_to_reg $end
$var reg 1 7 expected_memory_write $end
$var reg 1 8 expected_pc_source $end
$var reg 1 9 expected_pc_write $end
$var reg 1 : expected_pc_write_cond $end
$var reg 1 ; expected_reg_write $end
$var reg 7 < instruction_opcode [6:0] $end
$var reg 1 = rst_n $end
$var integer 32 > i [31:0] $end
$var integer 32 ? j [31:0] $end
$scope module c_un $end
$var wire 1 . clk $end
$var wire 7 @ instruction_opcode [6:0] $end
$var wire 1 = rst_n $end
$var reg 2 A alu_src_a [1:0] $end
$var reg 2 B alu_src_b [1:0] $end
$var reg 2 C aluop [1:0] $end
$var reg 1 * ir_write $end
$var reg 1 ) is_immediate $end
$var reg 1 ( lorD $end
$var reg 1 ' memory_read $end
$var reg 1 & memory_to_reg $end
$var reg 1 % memory_write $end
$var reg 4 D next_state [3:0] $end
$var reg 1 $ pc_source $end
$var reg 1 # pc_write $end
$var reg 1 " pc_write_cond $end
$var reg 1 ! reg_write $end
$var reg 4 E state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 E
b1 D
b0 C
b1 B
b0 A
b10111 @
b100 ?
bx >
0=
b10111 <
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
bx 0
bx /
0.
b0 -
b1 ,
b0 +
1*
0)
0(
1'
0&
0%
0$
1#
0"
0!
$end
#1000
1.
#2000
0.
#3000
1.
#4000
0.
b1 0
b0 /
b0 1
06
04
0:
07
03
15
0;
08
12
19
b0 >
1=
#5000
b10 -
b10 A
b10 ,
b10 B
0*
0#
0'
b1100 D
b1 E
1.
#6000
0.
b10 0
b10 /
05
02
09
b1 >
#7000
b10 ,
b10 B
b10 -
b10 A
b111 D
b1100 E
1.
#8000
0.
b10 >
#9000
1!
b0 ,
b0 B
b0 -
b0 A
b0 D
b111 E
1.
#10000
0.
b0 0
b0 /
1;
b11 >
#11000
1#
b1 ,
b1 B
1*
1'
0!
b1 D
b0 E
1.
#12000
0.
b100 >
