// Seed: 2363230864
module module_0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri1 id_7
);
  module_0();
  reg id_9;
  always id_9 <= 1;
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    output tri0 id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output wire id_11,
    input supply0 id_12,
    output uwire id_13,
    output wor id_14,
    input tri id_15,
    input tri id_16,
    input tri0 id_17,
    input wand id_18,
    input tri0 id_19
    , id_21
);
  assign id_3 = 1 > 1;
  xnor (id_10, id_12, id_15, id_16, id_17, id_18, id_19, id_2, id_21, id_4, id_8, id_9);
  module_0();
endmodule
