

================================================================
== Vitis HLS Report for 'Mat2Axi_Block_entry24_proc'
================================================================
* Date:           Sat May  4 12:09:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.204 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     19|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  15|   0|   15|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  17|   0|   17|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------+-----+-----+------------+----------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|ap_return    |  out|   15|  ap_ctrl_hs|  Mat2Axi_Block_entry24_proc|  return value|
|axibound_1   |   in|   15|     ap_none|                  axibound_1|       pointer|
+-------------+-----+-----+------------+----------------------------+--------------+

