# compile vhdl design source files
vhdl xil_defaultlib  "../../../and_Gate.srcs/sources_1/new/and_GATE.vhd"
vhdl xil_defaultlib  "../../../and_Gate.srcs/sim_1/new/st_and_GATE.vhd"

# Do not sort compile order
nosort
