============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 22 2025  02:36:19 pm
  Module:                 top_pad
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                                 Leakage  
  Gate    Instances    Area    Power (nW)       Library       
--------------------------------------------------------------
AND2X1           64    950.835      1.889    sclib_tsmc180_tt 
DFFQSRX1        205  20250.719     62.687    sclib_tsmc180_tt 
INVX2            11     90.983      0.184    sclib_tsmc180_tt 
INVX4             2     20.933      0.053    sclib_tsmc180_tt 
MUX2X1          133   2919.616      7.683    sclib_tsmc180_tt 
NAND2X1           6     75.970      0.122    sclib_tsmc180_tt 
NAND3X1           2     34.104      0.036    sclib_tsmc180_tt 
NOR2X1            7     88.631      0.170    sclib_tsmc180_tt 
OR2X1             6     89.141      0.321    sclib_tsmc180_tt 
XOR2X1            2     48.280      0.181    sclib_tsmc180_tt 
--------------------------------------------------------------
total           438  24569.212     73.327                     


                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
sequential           205 20250.719   82.4     62.687    85.5 
inverter              13   111.916    0.5      0.237     0.3 
unresolved             8     0.000    0.0      0.000     0.0 
logic                220  4206.577   17.1     10.403    14.2 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                446 24569.212  100.0     73.327   100.0 

