
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.081009                       # Number of seconds simulated
sim_ticks                                 81009261000                       # Number of ticks simulated
final_tick                                81009261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41091                       # Simulator instruction rate (inst/s)
host_op_rate                                    47640                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16784485                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677620                       # Number of bytes of host memory used
host_seconds                                  4826.44                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1181760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2502336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3631936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7316032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1181760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1181760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2929792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2929792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            39099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              114313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45778                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45778                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14587962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30889505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      44833590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90311057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14587962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14587962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36166137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36166137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36166137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14587962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30889505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     44833590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126477194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      114313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    114313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7201920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2928320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7316032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2929792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1783                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3099                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   81009186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                114313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.937118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.812340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.795672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19190     43.56%     43.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12106     27.48%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4499     10.21%     81.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2335      5.30%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1473      3.34%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          893      2.03%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          635      1.44%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      0.91%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2521      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.097269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.645968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.754338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2672     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.117471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.061690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.424643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1467     54.88%     54.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.87%     56.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              800     29.93%     86.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              211      7.89%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               77      2.88%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      1.38%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.45%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.52%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2673                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4797117571                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6907055071                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  562650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42629.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61379.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30374                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     506019.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                160899900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 85497555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               425301240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              130186800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5168507760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2694872790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            262523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12501094080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7392292320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7590610200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36413828145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            449.502041                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74411278764                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    486320493                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2196666000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27745798000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19250840327                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3914941993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27414694187                       # Time in different power states
system.mem_ctrls_1.actEnergy                153709920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81675990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               378162960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108654300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4913432160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2657171850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            253340640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11621072220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7073057760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8251270800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35493730650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.144111                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74517650294                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    471525738                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2088436000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30613333750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18419451623                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3931648968                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25484864921                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44124344                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25222921                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1987351                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25010317                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19792068                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.135614                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6785978                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             212596                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2222658                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2164460                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            58198                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        95194                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        162018523                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6164896                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      256395191                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44124344                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28742506                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     151373678                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3995868                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 8648                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           380                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        19530                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86812597                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 83162                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159565066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.854880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.082149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17558231     11.00%     11.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 54012668     33.85%     44.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22021104     13.80%     58.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 65973063     41.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159565066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272341                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.582505                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12687020                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              20900783                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117586594                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6422627                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1968042                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18760622                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 30804                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              274874284                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               8040345                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1968042                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21432870                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11793654                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         305426                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 114981222                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9083852                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266900545                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3844760                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2543284                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2004946                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 218057                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2202475                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           356959600                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1260825900                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        354199022                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51199037                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9159                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6185                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12632129                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30328545                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24101720                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1187915                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5797162                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  263173952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11926                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244897700                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2347215                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        33252213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103482674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            411                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159565066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.534783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34980442     21.92%     21.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34493053     21.62%     43.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61389603     38.47%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27182866     17.04%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1518667      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 435      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159565066                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38136405     74.86%     74.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1162      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8184801     16.07%     90.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4618875      9.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                22      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190461464     77.77%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1792621      0.73%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29863074     12.19%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22777547      9.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244897700                       # Type of FU issued
system.cpu.iq.rate                           1.511541                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50941259                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208010                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          702648892                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         296449483                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240329479                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295838905                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           704867                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4717345                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4842                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11524                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2300438                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1069193                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         65561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1968042                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3574386                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                274403                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           263185902                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30328545                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24101720                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6174                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20358                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                238463                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11524                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1202291                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       845869                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2048160                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242318478                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28940679                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2579222                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            24                       # number of nop insts executed
system.cpu.iew.exec_refs                     51355613                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36011142                       # Number of branches executed
system.cpu.iew.exec_stores                   22414934                       # Number of stores executed
system.cpu.iew.exec_rate                     1.495622                       # Inst execution rate
system.cpu.iew.wb_sent                      240491022                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240329495                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155862558                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361636386                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.483346                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.430992                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29628161                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1957471                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154902301                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.484379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.805467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51981477     33.56%     33.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50483517     32.59%     66.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24821686     16.02%     82.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9568820      6.18%     88.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6504625      4.20%     92.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3533641      2.28%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2607271      1.68%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1440128      0.93%     97.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3961136      2.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154902301                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3961136                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    410502028                       # The number of ROB reads
system.cpu.rob.rob_writes                   523793136                       # The number of ROB writes
system.cpu.timesIdled                           30891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2453457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.816946                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.816946                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.224072                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.224072                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                300135244                       # number of integer regfile reads
system.cpu.int_regfile_writes               171862796                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 827391486                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142901453                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48841058                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689485                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.283324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46567924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.439996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.283324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96615929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96615929                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25849028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25849028                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20707175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20707175                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5944                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46556203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46556203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46556203                       # number of overall hits
system.cpu.dcache.overall_hits::total        46556203                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       689652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        689652                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       705132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       705132                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           90                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           90                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1394784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394784                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1394784                       # number of overall misses
system.cpu.dcache.overall_misses::total       1394784                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10195032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10195032000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7904346002                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7904346002                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1056000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1056000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18099378002                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18099378002                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18099378002                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18099378002                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26538680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26538680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47950987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47950987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47950987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47950987                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025987                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032931                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.014915                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.014915                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029088                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14782.864401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14782.864401                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11209.739456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11209.739456                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11733.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11733.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12976.473778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12976.473778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12976.473778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12976.473778                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5808                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       624246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               407                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55980                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.270270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.151233                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689485                       # number of writebacks
system.cpu.dcache.writebacks::total            689485                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       185638                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185638                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       518626                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       518626                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           90                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       704264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       704264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       704264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       704264                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       504014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504014                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186506                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6929339500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6929339500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2572303681                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2572303681                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9501643181                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9501643181                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9501643181                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9501643181                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014401                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014401                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014401                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13748.307587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13748.307587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13792.069322                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13792.069322                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13760.127413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13760.127413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13760.127413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13760.127413                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            301125                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.954878                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86495414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            301381                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.996904                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.954878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         173926334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        173926334                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     86495414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        86495414                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      86495414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         86495414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     86495414                       # number of overall hits
system.cpu.icache.overall_hits::total        86495414                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       317057                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        317057                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       317057                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         317057                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       317057                       # number of overall misses
system.cpu.icache.overall_misses::total        317057                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4510206625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4510206625                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4510206625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4510206625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4510206625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4510206625                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86812471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86812471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86812471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86812471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86812471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86812471                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003652                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003652                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14225.223304                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14225.223304                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14225.223304                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14225.223304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14225.223304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14225.223304                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       432684                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          946                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             18686                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.155517                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   157.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       301125                       # number of writebacks
system.cpu.icache.writebacks::total            301125                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        15664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15664                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        15664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        15664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15664                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       301393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       301393                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       301393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       301393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       301393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       301393                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4028027155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4028027155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4028027155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4028027155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4028027155                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4028027155                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003472                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003472                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003472                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003472                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003472                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13364.700424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13364.700424                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13364.700424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13364.700424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13364.700424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13364.700424                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1426443                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1428826                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 2098                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173414                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103813                       # number of replacements
system.l2.tags.tagsinuse                  3949.175063                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2456000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3666.149027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   283.026036                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964154                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           163                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3869                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.039795                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.944580                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16860348                       # Number of tag accesses
system.l2.tags.data_accesses                 16860348                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536860                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536860                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       448516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           448516                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172785                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          282911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             282911                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         475920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            475920                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                282911                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                648705                       # number of demand (read+write) hits
system.l2.demand_hits::total                   931616                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               282911                       # number of overall hits
system.l2.overall_hits::cpu.data               648705                       # number of overall hits
system.l2.overall_hits::total                  931616                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13722                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18471                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        28082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28082                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18471                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41804                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60275                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18471                       # number of overall misses
system.l2.overall_misses::cpu.data              41804                       # number of overall misses
system.l2.overall_misses::total                 60275                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1142485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1142485500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1865685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1865685000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3058759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3058759500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1865685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4201245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6066930000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1865685000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4201245000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6066930000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       448516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       448516                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       301382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         301382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       504002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        504002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            301382                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               991891                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           301382                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              991891                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073574                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.061288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061288                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055718                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060768                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060768                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83259.400962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83259.400962                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101006.171837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101006.171837                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108922.423617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108922.423617                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101006.171837                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100498.636494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100654.168395                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101006.171837                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100498.636494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100654.168395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11391                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45778                       # number of writebacks
system.l2.writebacks::total                     45778                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2187                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2187                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          519                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2711                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2711                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241238                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241238                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11535                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18466                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27563                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          39098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         39098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298802                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5225578862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5225578862                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       173000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       173000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    990736500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    990736500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1754572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1754572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2859976500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2859976500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1754572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3850713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5605285500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1754572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3850713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5225578862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10830864362                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.061271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054688                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301245                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21661.507980                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21661.507980                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15727.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15727.272727                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85889.596879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85889.596879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95016.381458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95016.381458                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103761.437434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103761.437434                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95016.381458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98488.746227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97374.843652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95016.381458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98488.746227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21661.507980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36247.630076                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        218137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       109030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45778                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58035                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11535                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11535                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102778                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       332450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 332450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10245824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10245824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            114324                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  114324    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              114324                       # Request fanout histogram
system.membus.reqLayer0.occupancy           448842822                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          601424832                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1982523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       990629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5684                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184504                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81009261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            805394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       453750                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58035                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        301393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       504002                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       903899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2070525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2974424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     38560384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88319616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126880000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          366966                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2930496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1358868                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346961                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1168661     86.00%     86.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190207     14.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1358868                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1981871500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         452165844                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1035813411                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
