{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "cpm_qdma_ep_part_versal_cips_0_0",
    "cell_name": "versal_cips_0",
    "component_reference": "xilinx.com:ip:versal_cips:3.4",
    "ip_revision": "0",
    "gen_directory": "../../../../../../versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0",
    "parameters": {
      "component_parameters": {
        "PS_PMC_CONFIG": [ { "value": [
            "AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_CFU_REF_CTRL_DIVISOR0 6 PMC_CRP_CFU_REF_CTRL_FREQMHZ 300 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ",
            " 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 132.049957 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143.054123 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_NPI_REF_CTRL_DIVISOR0 6 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVIS",
            "OR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384 PMC_CRP_PL0_REF_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_FREQMHZ 433 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498 PMC_CRP_PL1_REF_CTRL_DIVISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 250 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 400 PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 400 PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 103 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 3 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIV",
            "ISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL",
            " IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT",
            " 1} {SLEW fast} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
            " PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTIO",
            "N in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTP",
            "UT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCH",
            "MITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassig",
            "ned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECT",
            "ION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE###################################### PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n###################################### PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSP",
            "I_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_FBCLK {{ENABLE 0} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY",
            " 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1349.986450 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_C",
            "TRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600",
            " PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 4 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 4 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 12 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 12 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 6 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL",
            "_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 4 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCS",
            "EL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 16 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL RPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{E",
            "NABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_",
            "TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonS",
            "ecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {",
            "OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMI",
            "TT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M",
            "IO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 1 PS_PCIE_EP_RESET1_IO No",
            "ne PS_PCIE_EP_RESET2_IO {PMC_MIO 39} PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_",
            "MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_",
            "SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AX",
            "I0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{",
            "ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect & Correct} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_INTERFACE_TO_USE None SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALA",
            "RM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_",
            "MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_A",
            "VAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENA",
            "BLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {A",
            "LARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{AL",
            "ARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SU",
            "PPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MOD",
            "E None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_102} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPP",
            "ER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0}",
            " {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALAR",
            "M_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE ",
            "{2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM",
            " 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_102} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00",
            "} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_102} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_205} {SUPPLY_N",
            "UM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERA",
            "GE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} ",
            "{ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_N",
            "UM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {",
            "2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_712} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER ",
            "2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM",
            "_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEA",
            "S73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {",
            "SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE Non",
            "e} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAG",
            "E_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {AL",
            "ARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTM_AVTT-GTM_AVTT_202,GTM_AVTT_203,GTM_AVTT_204,GTM_AVTT_205,GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102,GTYP_AVTT_103,GTYP_AVTT_104,GTYP_AVTT_105,GTYP_AVTT_106,GTYP_AVTT_200,GTYP_AVTT_201#VCC-GTM_AVCC_202,GTM_AVCC_203,GTM_AVCC_204,GTM_AVCC_205,GTM_AVCC_206,GTYP_AVCC_102,GTYP_AVCC_103,GTYP_AVCC_104,GTYP_AVCC_105,GTYP_AVCC_106,GTYP_AVCC_200,GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202,GTM_AVCCAUX_203,GTM_AVCCAUX_204,GTM_AVCCAUX_205,GTM_AVCCAUX_206,GTYP_AVCCAUX_102,GTYP_AVCCAUX_103,GTYP_AVCCAUX_104,GTYP_AVCCAUX_105,GTYP_AVCCAUX_106,GTYP_AVCCAUX_200,GTYP_AVCCAUX_201#VCCO-VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCC",
            "O_711,VCCO_712|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} ",
            "{AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MOD",
            "E {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE ",
            "0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0"
            ], "value_src": "user", "resolve_type": "user", "usage": "all", "data_type": "structured_tcldict" } ],
        "PS_PMC_CONFIG_INTERNAL": [ { "value": [
            "AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom CPM_PCIE0_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE0_TANDEM None CPM_PCIE1_MODES None CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom JTAG_USERCODE 0x0 OT_EAM_RESP SRST PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0",
            "_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {T",
            "HRESHOLD_U 0}} PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0}",
            " {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CL",
            "KA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF",
            "_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_CFU_REF_CTRL_DIVISOR0 6 PMC_CRP_CFU_REF_CTRL_FREQMHZ 300 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL PMC_CRP_HSM1",
            "_REF_CTRL_ACT_FREQMHZ 132.049957 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143.054123 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_NPI_REF_CTRL_DIVISOR0 6 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384 PMC_CRP_PL",
            "0_REF_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_FREQMHZ 433 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498 PMC_CRP_PL1_REF_CTRL_DIVISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 250 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 400 PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 400 PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 103 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 3 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDI",
            "O1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_2 {{ENABL",
            "E 0} {IO None}} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.88}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_GPI_ENABLE 0 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPO_WIDTH 32 PMC_HSM0_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_ENABLE 1 PMC_HSM1_CLK_OUT_ENABLE 0 PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW",
            " fast} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC",
            "_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in",
            "} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DA",
            "TA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMI",
            "TT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}",
            "} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTIO",
            "N in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OU",
            "TPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE###################################### PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n###################################### PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_OT_CHECK {{DELAY 0} {ENABLE 1}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 0} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_RAM_CFU_REF_C",
            "TRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_COHERENCY 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_SPEED_MODE {default speed} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00}",
            " {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 2.0} PMC_SD1_SPEED_MODE {default speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETE",
            "CT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} ",
            "{IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_2 {{ADC_MODE non",
            "e} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1",
            "3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15 {{",
            "ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} P",
            "MC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0}",
            " {VOLTAGE none}} PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLT",
            "AGE none}} PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_",
            "MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW ",
            "0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {T",
            "H_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} ",
            "{SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUP",
            "PLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE ",
            "0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_1 {{ADC_MODE none} {A",
            "VG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_EN",
            "ABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {",
            "IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABL",
            "E 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {E",
            "NABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ENABLE_1 0 PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_",
            "0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_PMC_NOC_AXI3 0 PMC_WDT_PERIOD 100 PMC_WDT_PERIPHERAL {",
            "{ENABLE 0} {IO {PMC_MIO 0}}} POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1349.986450 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489 PS_CRF_FPD_LSBUS_CTRL_",
            "DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 4 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_",
            "CRL_DBG_TSTMP_CTRL_DIVISOR0 4 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 12 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 12 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 6 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094 PS_CRL_LPD_LSBU",
            "S_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 4 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 16 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL RPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF",
            "_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_",
            "LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM0_TSU_INC_CTRL 3 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_T",
            "RAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {",
            "CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO ",
            "0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {O",
            "UTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT",
            " 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_A",
            "CTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 1 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO {PMC_MIO 39} PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PL_PASS_AXPROT_VALUE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}",
            "} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TIE_MJTAG_TCK_TO_GND 1 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TT",
            "C2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0",
            " PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_MJTAG_TCK_TIE_OFF 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS",
            "_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect & Correct} SEM_EVENT_LOG_OPTIONS {Log & Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQM",
            "HZ 99.999 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM0_REF_C",
            "TRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_HI_PERF_MODE 1 SMON_INTERFACE_TO_USE None SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00",
            "} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} ",
            "{ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM ",
            "0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME ",
            "GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_",
            "EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER",
            " 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 ",
            "{{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG",
            "_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} ",
            "{MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_102} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM",
            "_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {",
            "ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE ",
            "{2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{",
            "ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V",
            " unipolar}} {NAME GTYP_AVCC_102} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {A",
            "LARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_102} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipola",
            "r}} {NAME GTYP_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UP",
            "PER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_E",
            "NABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_70",
            "8} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_712} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0}",
            " {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPE",
            "R 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {A",
            "LARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS",
            "78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_10",
            "3} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V ",
            "unipolar}} {NAME GTM_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE",
            "_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTM_AVTT-GTM_AVTT_202,GTM_AVTT_203,GTM_AVTT_204,GTM_AVTT_205,GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102,GTYP_AVTT_103,GTYP_AVTT_104,GTYP_AVTT_105,GTYP_AVTT_106,GTYP_AVTT_200,GTYP_AVTT_201#VCC-GTM_AVCC_202,GTM_AVCC_203,GTM_AVCC_204,GTM_AVCC_205,GTM_AVCC_206,GTYP_AVCC_102,GTYP_AVCC_103,GTYP_AVCC_104,GTYP_AVCC_105,GTYP_AVCC_106,GTYP_AVCC_200,GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202,GTM_AVCCAUX_203,GTM_AVCCAUX_204,GTM_AVCCAUX_205,GTM_AVCCAU",
            "X_206,GTYP_AVCCAUX_102,GTYP_AVCCAUX_103,GTYP_AVCCAUX_104,GTYP_AVCCAUX_105,GTYP_AVCCAUX_106,GTYP_AVCCAUX_200,GTYP_AVCCAUX_201#VCCO-VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711,VCCO_712|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PM",
            "C_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMO",
            "N_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {",
            "ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0 preset None"
            ], "resolve_type": "user", "enabled": false, "usage": "all", "data_type": "structured_tcldict:internal" } ],
        "PS_PMC_CONFIG_APPLIED": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "CPM_CONFIG": [ { "value": [
            "AURORA_LINE_RATE_GPBS 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_",
            "TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_N",
            "on_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION",
            "_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RS",
            "VRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD",
            "_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memor",
            "y_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXI",
            "BAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Al",
            "igned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_R",
            "OOT_PORT 0 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CP",
            "M_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE",
            " 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_",
            "PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0",
            "_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QD",
            "MA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BA",
            "R3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF",
            "0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR",
            "4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDM",
            "A_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE",
            " 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBA",
            "R_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x000000000",
            "0000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM",
            "_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_",
            "PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA",
            "_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_P",
            "F1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_",
            "PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE",
            "0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_B",
            "AR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PC",
            "IE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_",
            "XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OF",
            "FSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x000000000000000",
            "0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PC",
            "IE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_V",
            "F_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_",
            "QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_",
            "SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE",
            " 4 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_M",
            "aster CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM",
            "_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SR",
            "IOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 C",
            "PM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV",
            "_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF",
            "2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_S",
            "RIOV_BAR5_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0",
            " CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes ",
            "CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3",
            "_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_",
            "PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED ",
            "0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE",
            "0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID",
            " 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBA",
            "R2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_A",
            "RI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PR",
            "EFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_",
            "PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_VC0_CAPABILITY_P",
            "OINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX",
            "_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_M",
            "ESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 ",
            "CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_",
            "PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 ",
            "0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_P",
            "CIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 512 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCH",
            "ABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64B",
            "IT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_",
            "BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64",
            "BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE K",
            "ilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0",
            " CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS",
            "_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CA",
            "P_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_P",
            "F0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1",
            "_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Mem",
            "ory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_me",
            "mory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_P",
            "F1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM",
            "_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCI",
            "E1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_X",
            "DMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR",
            "4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_P",
            "CIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILIT",
            "Y_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AX",
            "IBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x00000000000000",
            "00 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SR",
            "IOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZ",
            "E 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 512 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_B",
            "AR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_Q",
            "DMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYP",
            "E AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE ",
            "Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_P",
            "CIE1_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF2_B",
            "AR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CP",
            "M_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_",
            "PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2",
            "_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVIC",
            "E_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_QDMA",
            "_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_P",
            "F3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_",
            "TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SC",
            "ALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_",
            "PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_",
            "PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSIO",
            "N_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x000002080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR",
            "_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFET",
            "CHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE",
            "1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_de",
            "vice CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_P",
            "RI_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR",
            " 0000 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLKDLY_CFG 570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CP",
            "M_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155 CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLKDLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 1048320 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1"
            ], "value_src": "user", "resolve_type": "user", "usage": "all", "data_type": "structured_tcldict" } ],
        "CPM_CONFIG_INTERNAL": [ { "value": [
            "AURORA_LINE_RATE_GPBS 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_4K_VF_EN 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_FREQMHZ 1200 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 119.998802 CPM_AUX1_REF_CTRL_DIVISOR0 15 CPM_AUX1_REF_CTRL_FREQMHZ 120 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_",
            "SLV_XDMA0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA0_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA1_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA1_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_GUI_EN 0 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TY",
            "PE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory C",
            "PM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CC",
            "IX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCI",
            "X_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSV",
            "RD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_",
            "RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_CXS0_MODE CHI_AXI CPM_CXS1_MODE CHI_AXI CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_FUNCTIONAL_MODE_XDMA_EN 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ALL_VFS 64 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CP",
            "M_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_H 0x00000006 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING",
            " 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CC_STRADDLE_SIZE None CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEN",
            "D_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_CQ_STRADDLE_SIZE None CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DPLL_INT_DIVOUT 2 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENAB",
            "LE 0 CPM_PCIE0_MAX_LINK_SPEED 8.0_GT/s CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PCIE_REGION_0_EN 0 CPM_PCIE0_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_0_SIZE 4 CPM_PCIE0_PCIE_REGION_1_EN 0 CPM_PCIE0_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_1_SIZE 4 CPM_PCIE0_PCIE_REGION_2_EN 0 CPM_PCIE0_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_2_SIZE 4 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCI",
            "E_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILI",
            "TE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CP",
            "M_PCIE0_PF0_BAR0_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_STEERING CP",
            "M_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABL",
            "E 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_",
            "QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCI",
            "E0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF",
            "0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PR",
            "EFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCA",
            "CHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_",
            "PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 ",
            "CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x000000000000",
            "0000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCI",
            "E0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIO",
            "V_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_E",
            "NABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobyte",
            "s CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF10_BAR0_64BIT 0 CPM_PCIE0_PF10_BAR0_ENABLED 0 CPM_PCIE0_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_TYPE Memory CPM_PCIE0_PF10_BAR1_64BIT 0 CPM_PCIE0_PF10_BAR1_ENABLED 0 CPM_PCIE0_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10",
            "_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_TYPE Memory CPM_PCIE0_PF10_BAR2_64BIT 0 CPM_PCIE0_PF10_BAR2_ENABLED 0 CPM_PCIE0_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE",
            "0_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_TYPE Memory CPM_PCIE0_PF10_BAR3_64BIT 0 CPM_PCIE0_PF10_BAR3_ENABLED 0 CPM_PCIE0_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_QDM",
            "A_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_TYPE Memory CPM_PCIE0_PF10_BAR4_64BIT 0 CPM_PCIE0_PF10_BAR4_ENABLED 0 CPM_PCIE0_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_",
            "PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_TYPE Memory CPM_PCIE0_PF10_BAR5_64BIT 0 CPM_PCIE0_PF10_BAR5_ENABLED 0 CPM_PCIE0_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5",
            "_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_TYPE Memory CPM_PCIE0_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF10_BASE_CLASS_VALUE 05 CPM_PCIE0_PF10_CAPABILITY_POINTER 80 CPM_PCIE0_PF10_CFG_DEV_ID 0 CPM_PCIE0_PF10_CFG_REV_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF10_CLASS_CODE 0x058000 CPM_PCIE0_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF10_INTERFACE_VALUE 00 CPM_PCIE0_PF10_INTERRUPT_PIN NONE CPM_PCIE0_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF10_M",
            "SIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF10_MSIX_ENABLED 1 CPM_PCIE0_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF10_MSI_ENABLED 0 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_SRI",
            "OV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR4_ENABLED 0 CPM",
            "_PCIE0_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF10_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF10_SRIOV_CAP_VER 1 CPM_PCIE0_PF10_SRIOV_FIRST_VF_OFFSET 34 CPM_PCIE0_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE0_PF10_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF10_SUB_CLASS_VALUE 80 CPM_PCIE0_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF10_VEND_ID 10EE CPM_PCIE0_PF11_BAR0_64BIT 0 CPM_PCIE0_PF11_BAR0_ENABLED 0 CPM_PCIE0_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_QDMA_AXC",
            "ACHE 1 CPM_PCIE0_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_TYPE Memory CPM_PCIE0_PF11_BAR1_64BIT 0 CPM_PCIE0_PF11_BAR1_ENABLED 0 CPM_PCIE0_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF11",
            "_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_TYPE Memory CPM_PCIE0_PF11_BAR2_64BIT 0 CPM_PCIE0_PF11_BAR2_ENABLED 0 CPM_PCIE0_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_SC",
            "ALE Kilobytes CPM_PCIE0_PF11_BAR2_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_TYPE Memory CPM_PCIE0_PF11_BAR3_64BIT 0 CPM_PCIE0_PF11_BAR3_ENABLED 0 CPM_PCIE0_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_B",
            "AR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_TYPE Memory CPM_PCIE0_PF11_BAR4_64BIT 0 CPM_PCIE0_PF11_BAR4_ENABLED 0 CPM_PCIE0_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4",
            "_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_TYPE Memory CPM_PCIE0_PF11_BAR5_64BIT 0 CPM_PCIE0_PF11_BAR5_ENABLED 0 CPM_PCIE0_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0",
            "_PF11_BAR5_TYPE Memory CPM_PCIE0_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF11_BASE_CLASS_VALUE 05 CPM_PCIE0_PF11_CAPABILITY_POINTER 80 CPM_PCIE0_PF11_CFG_DEV_ID 0 CPM_PCIE0_PF11_CFG_REV_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF11_CLASS_CODE 0x058000 CPM_PCIE0_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF11_INTERFACE_VALUE 00 CPM_PCIE0_PF11_INTERRUPT_PIN NONE CPM_PCIE0_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF11_MSIX_ENABLED 1 CPM_PCIE0_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE",
            "0_PF11_MSI_ENABLED 0 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR0_SCALE Kilobytes C",
            "PM_PCIE0_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR5_64BIT 0",
            " CPM_PCIE0_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF11_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF11_SRIOV_CAP_VER 1 CPM_PCIE0_PF11_SRIOV_FIRST_VF_OFFSET 37 CPM_PCIE0_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE0_PF11_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF11_SUB_CLASS_VALUE 80 CPM_PCIE0_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF11_VEND_ID 10EE CPM_PCIE0_PF12_BAR0_64BIT 0 CPM_PCIE0_PF12_BAR0_ENABLED 0 CPM_PCIE0_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_QDMA_STEE",
            "RING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_TYPE Memory CPM_PCIE0_PF12_BAR1_64BIT 0 CPM_PCIE0_PF12_BAR1_ENABLED 0 CPM_PCIE0_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SIZE 4 CPM_PC",
            "IE0_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_TYPE Memory CPM_PCIE0_PF12_BAR2_64BIT 0 CPM_PCIE0_PF12_BAR2_ENABLED 0 CPM_PCIE0_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_SR",
            "IOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_TYPE Memory CPM_PCIE0_PF12_BAR3_64BIT 0 CPM_PCIE0_PF12_BAR3_ENABLED 0 CPM_PCIE0_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QD",
            "MA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_TYPE Memory CPM_PCIE0_PF12_BAR4_64BIT 0 CPM_PCIE0_PF12_BAR4_ENABLED 0 CPM_PCIE0_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_TYPE Memory CPM_PCIE0_PF12_BAR5_64BI",
            "T 0 CPM_PCIE0_PF12_BAR5_ENABLED 0 CPM_PCIE0_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_TYPE Memory CPM_PCIE0_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF12_BASE_CLASS_VALUE 05 CPM_PCIE0_PF12_CAPABILITY_POINTER 80 CPM_PCIE0_PF12_CFG_DEV_ID 0 CPM_PCIE0_PF",
            "12_CFG_REV_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF12_CLASS_CODE 0x058000 CPM_PCIE0_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF12_INTERFACE_VALUE 00 CPM_PCIE0_PF12_INTERRUPT_PIN NONE CPM_PCIE0_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF12_MSIX_ENABLED 1 CPM_PCIE0_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF12_MSI_ENABLED 0 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_1 0x",
            "0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM",
            "_PCIE0_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR5_TYPE ",
            "Memory CPM_PCIE0_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF12_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF12_SRIOV_CAP_VER 1 CPM_PCIE0_PF12_SRIOV_FIRST_VF_OFFSET 40 CPM_PCIE0_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE0_PF12_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF12_SUB_CLASS_VALUE 80 CPM_PCIE0_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF12_VEND_ID 10EE CPM_PCIE0_PF13_BAR0_64BIT 0 CPM_PCIE0_PF13_BAR0_ENABLED 0 CPM_PCIE0_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13",
            "_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_TYPE Memory CPM_PCIE0_PF13_BAR1_64BIT 0 CPM_PCIE0_PF13_BAR1_ENABLED 0 CPM_PCIE0_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_SRI",
            "OV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_TYPE Memory CPM_PCIE0_PF13_BAR2_64BIT 0 CPM_PCIE0_PF13_BAR2_ENABLED 0 CPM_PCIE0_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_",
            "SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_TYPE Memory CPM_PCIE0_PF13_BAR3_64BIT 0 CPM_PCIE0_PF13_BAR3_ENABLED 0 CPM_PCIE0_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_TYPE Memory CPM_PCIE0_PF13_BAR4_64BIT 0 CPM_PCIE0_PF13_BAR4_ENABLED 0 CPM_PCIE0_PF1",
            "3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_TYPE Memory CPM_PCIE0_PF13_BAR5_64BIT 0 CPM_PCIE0_PF13_BAR5_ENABLED 0 CPM_PCIE0_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF",
            "13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_TYPE Memory CPM_PCIE0_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF13_BASE_CLASS_VALUE 05 CPM_PCIE0_PF13_CAPABILITY_POINTER 80 CPM_PCIE0_PF13_CFG_DEV_ID 0 CPM_PCIE0_PF13_CFG_REV_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF13_CLASS_CODE 0x058000 CPM_PCIE0_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_RO",
            "M_QDMA_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF13_INTERFACE_VALUE 00 CPM_PCIE0_PF13_INTERRUPT_PIN NONE CPM_PCIE0_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF13_MSIX_ENABLED 1 CPM_PCIE0_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF13_MSI_ENABLED 0 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000",
            " CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR2_ENABLED 0 CPM_",
            "PCIE0_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF13_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF13_SRIOV_CAP_VER 1 CPM_PCIE0_PF13_SRIOV_FIRST_VF_OFFSET 4",
            "3 CPM_PCIE0_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE0_PF13_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF13_SUB_CLASS_VALUE 80 CPM_PCIE0_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF13_VEND_ID 10EE CPM_PCIE0_PF14_BAR0_64BIT 0 CPM_PCIE0_PF14_BAR0_ENABLED 0 CPM_PCIE0_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SRI",
            "OV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_TYPE Memory CPM_PCIE0_PF14_BAR1_64BIT 0 CPM_PCIE0_PF14_BAR1_ENABLED 0 CPM_PCIE0_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1",
            "4_BAR1_TYPE Memory CPM_PCIE0_PF14_BAR2_64BIT 0 CPM_PCIE0_PF14_BAR2_ENABLED 0 CPM_PCIE0_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_TYPE Memory CPM_PCIE0_PF14_BAR3_64BIT 0 CPM_PCIE0_PF14_BAR3_ENABLED 0 CPM_PCIE0_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_",
            "64BIT 0 CPM_PCIE0_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_TYPE Memory CPM_PCIE0_PF14_BAR4_64BIT 0 CPM_PCIE0_PF14_BAR4_ENABLED 0 CPM_PCIE0_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4",
            "_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_TYPE Memory CPM_PCIE0_PF14_BAR5_64BIT 0 CPM_PCIE0_PF14_BAR5_ENABLED 0 CPM_PCIE0_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_QDMA_TYPE AXI_",
            "Bridge_Master CPM_PCIE0_PF14_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_TYPE Memory CPM_PCIE0_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF14_BASE_CLASS_VALUE 05 CPM_PCIE0_PF14_CAPABILITY_POINTER 80 CPM_PCIE0_PF14_CFG_DEV_ID 0 CPM_PCIE0_PF14_CFG_REV_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF14_CLASS_CODE 0x058000 CPM_PCIE0_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_EXP",
            "ANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF14_INTERFACE_VALUE 00 CPM_PCIE0_PF14_INTERRUPT_PIN NONE CPM_PCIE0_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF14_MSIX_ENABLED 1 CPM_PCIE0_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF14_MSI_ENABLED 0 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM",
            "_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR3_64BIT 0 ",
            "CPM_PCIE0_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF14_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF14_SRIOV_CAP_VER 1 CPM_PCIE0_PF14_SRIOV_FIRST_VF_OFFSET 46 CPM_PCIE0_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE0_PF14_SUB_CLASS_INTF_MENU Other_memory_controller CP",
            "M_PCIE0_PF14_SUB_CLASS_VALUE 80 CPM_PCIE0_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF14_VEND_ID 10EE CPM_PCIE0_PF15_BAR0_64BIT 0 CPM_PCIE0_PF15_BAR0_ENABLED 0 CPM_PCIE0_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_TYPE Memory CPM_PCIE0_PF15_BAR1_64BIT 0 ",
            "CPM_PCIE0_PF15_BAR1_ENABLED 0 CPM_PCIE0_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_TYPE Memory CPM_PCIE0_PF15_BAR2_64BIT 0 CPM_PCIE0_PF15_BAR2_ENABLED 0 CPM_PCIE0_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_QDMA_AXCACHE 1 CPM_",
            "PCIE0_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_TYPE Memory CPM_PCIE0_PF15_BAR3_64BIT 0 CPM_PCIE0_PF15_BAR3_ENABLED 0 CPM_PCIE0_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_QDMA_",
            "SIZE 4 CPM_PCIE0_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_TYPE Memory CPM_PCIE0_PF15_BAR4_64BIT 0 CPM_PCIE0_PF15_BAR4_ENABLED 0 CPM_PCIE0_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_SCALE Kilobyt",
            "es CPM_PCIE0_PF15_BAR4_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_TYPE Memory CPM_PCIE0_PF15_BAR5_64BIT 0 CPM_PCIE0_PF15_BAR5_ENABLED 0 CPM_PCIE0_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_SRIOV_Q",
            "DMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_TYPE Memory CPM_PCIE0_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF15_BASE_CLASS_VALUE 05 CPM_PCIE0_PF15_CAPABILITY_POINTER 80 CPM_PCIE0_PF15_CFG_DEV_ID 0 CPM_PCIE0_PF15_CFG_REV_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF15_CLASS_CODE 0x058000 CPM_PCIE0_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF15_INTERFACE_VALUE 00 CPM_PCIE0_PF15_INTERRUPT_PIN NONE CPM_PCIE0_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF15_",
            "MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF15_MSIX_ENABLED 1 CPM_PCIE0_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF15_MSI_ENABLED 0 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 C",
            "PM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR3_TYPE M",
            "emory CPM_PCIE0_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF15_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF15_SRIOV_CAP_VER 1 CPM_PCIE0_PF15_SRIOV_FIRST_VF_OFFSET 49 CPM_PCIE0_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE0_PF15_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF15_SUB_CLASS_VALUE 80 CPM_PCIE0_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF15_VEND_ID 10EE CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_",
            "AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE ",
            "0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_B",
            "AR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_S",
            "TEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA",
            "_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PC",
            "IE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1",
            "_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_",
            "BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OF",
            "FSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_Q",
            "DMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_",
            "PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_",
            "VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE",
            "0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2",
            "_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_P",
            "F2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_B",
            "AR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PC",
            "IE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIO",
            "V_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_STEERING ",
            "CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_C",
            "FG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR",
            "2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0",
            "x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE0_P",
            "F2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PRE",
            "FETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_P",
            "F3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QD",
            "MA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_",
            "QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CP",
            "M_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0",
            "_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_",
            "PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_STEE",
            "RING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXP",
            "ANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE",
            "0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF",
            "3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SR",
            "IOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF4_BAR0_64BIT 0 CPM_PCIE0_PF4_BAR0_ENABLED 0 CPM_PCIE0_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_QDM",
            "A_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_TYPE Memory CPM_PCIE0_PF4_BAR1_64BIT 0 CPM_PCIE0_PF4_BAR1_ENABLED 0 CPM_PCIE0_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_AXCAC",
            "HE 1 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_TYPE Memory CPM_PCIE0_PF4_BAR2_64BIT 0 CPM_PCIE0_PF4_BAR2_ENABLED 0 CPM_PCIE0_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SRIO",
            "V_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_TYPE Memory CPM_PCIE0_PF4_BAR3_64BIT 0 CPM_PCIE0_PF4_BAR3_ENABLED 0 CPM_PCIE0_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_TYPE Memory CPM_PCI",
            "E0_PF4_BAR4_64BIT 0 CPM_PCIE0_PF4_BAR4_ENABLED 0 CPM_PCIE0_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_TYPE Memory CPM_PCIE0_PF4_BAR5_64BIT 0 CPM_PCIE0_PF4_BAR5_ENABLED 0 CPM_PCIE0_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_",
            "PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_TYPE Memory CPM_PCIE0_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF4_BASE_CLASS_VALUE 05 CPM_PCIE0_PF4_CAPABILITY_POINTER 80 CPM_PCIE0_PF4_CFG_DEV_ID 0 CPM_PCIE0_PF4_CFG_REV_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF4_CLASS_CODE 0x058000 CPM_PCIE0_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF4_EX",
            "PANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF4_INTERFACE_VALUE 00 CPM_PCIE0_PF4_INTERRUPT_PIN NONE CPM_PCIE0_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF4_MSIX_ENABLED 1 CPM_PCIE0_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF4_MSI_ENABLED 0 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_P",
            "F4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR2_PREFETCHABLE ",
            "0 CPM_PCIE0_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF4_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF4_SRIOV_CAP_VER 1 CPM_PCIE0_PF4_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE0_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF4_SRIOV_SUP",
            "PORTED_PAGE_SIZE 553 CPM_PCIE0_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE0_PF4_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF4_SUB_CLASS_VALUE 80 CPM_PCIE0_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF4_VEND_ID 10EE CPM_PCIE0_PF5_BAR0_64BIT 0 CPM_PCIE0_PF5_BAR0_ENABLED 0 CPM_PCIE0_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0",
            "_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_TYPE Memory CPM_PCIE0_PF5_BAR1_64BIT 0 CPM_PCIE0_PF5_BAR1_ENABLED 0 CPM_PCIE0_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_TYPE Memory CPM_PCIE0_PF5_BAR2_64BIT 0 CPM_PCIE0_PF5_BAR2_ENABLED 0 CPM_PCIE0_PF5_BAR2_PREFETCHABLE 0 CPM",
            "_PCIE0_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_TYPE Memory CPM_PCIE0_PF5_BAR3_64BIT 0 CPM_PCIE0_PF5_BAR3_ENABLED 0 CPM_PCIE0_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA",
            "_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_TYPE Memory CPM_PCIE0_PF5_BAR4_64BIT 0 CPM_PCIE0_PF5_BAR4_ENABLED 0 CPM_PCIE0_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BA",
            "R4_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR4_TYPE Memory CPM_PCIE0_PF5_BAR5_64BIT 0 CPM_PCIE0_PF5_BAR5_ENABLED 0 CPM_PCIE0_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_ENABLE",
            "D 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_TYPE Memory CPM_PCIE0_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF5_BASE_CLASS_VALUE 05 CPM_PCIE0_PF5_CAPABILITY_POINTER 80 CPM_PCIE0_PF5_CFG_DEV_ID 0 CPM_PCIE0_PF5_CFG_REV_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF5_CLASS_CODE 0x058000 CPM_PCIE0_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF5_INTERFACE_VALUE 00 CPM_PCIE0_PF5_INTERRUPT_PIN NONE CPM_PCIE0_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF",
            "5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF5_MSIX_ENABLED 1 CPM_PCIE0_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF5_MSI_ENABLED 0 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x00000000000",
            "00000 CPM_PCIE0_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR4_ENABLED 0 CPM_PC",
            "IE0_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF5_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF5_SRIOV_CAP_VER 1 CPM_PCIE0_PF5_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE0_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE0_PF5_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF5_SUB_CLASS_VALUE 80 CPM_PCIE0_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF5_VEND_ID 10EE CPM_PCIE0_PF6_BAR0_64BIT 0 CPM_PCIE0_PF6_BAR0_ENABLED 0 CPM_PCIE0_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_QDMA",
            "_ENABLED 0 CPM_PCIE0_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_TYPE Memory CPM_PCIE0_PF6_BAR1_64BIT 0 CPM_PCIE0_PF6_BAR1_ENABLED 0 CPM_PCIE0_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_QDMA_STEERING CPM_P",
            "CIE_NOC_0 CPM_PCIE0_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_TYPE Memory CPM_PCIE0_PF6_BAR2_64BIT 0 CPM_PCIE0_PF6_BAR2_ENABLED 0 CPM_PCIE0_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_64BIT 0 CPM",
            "_PCIE0_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_TYPE Memory CPM_PCIE0_PF6_BAR3_64BIT 0 CPM_PCIE0_PF6_BAR3_ENABLED 0 CPM_PCIE0_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SCALE K",
            "ilobytes CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_TYPE Memory CPM_PCIE0_PF6_BAR4_64BIT 0 CPM_PCIE0_PF6_BAR4_ENABLED 0 CPM_PCIE0_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PC",
            "IE0_PF6_BAR4_TYPE Memory CPM_PCIE0_PF6_BAR5_64BIT 0 CPM_PCIE0_PF6_BAR5_ENABLED 0 CPM_PCIE0_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_TYPE Memory CPM_PCIE0_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF6_BASE_CLASS_VALUE 05 CPM_PCIE0_PF6_CAPABILITY_POINTER 80 CPM_PCIE0_PF6_CF",
            "G_DEV_ID 0 CPM_PCIE0_PF6_CFG_REV_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF6_CLASS_CODE 0x058000 CPM_PCIE0_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF6_INTERFACE_VALUE 00 CPM_PCIE0_PF6_INTERRUPT_PIN NONE CPM_PCIE0_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF6_MSIX_ENABLED 1 CPM_PCIE0_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF6_MSI_ENABLED 0 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_1 0x00",
            "00000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR1_",
            "SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF6_SRIOV_CAP_ENABLE 0 CPM_PCIE0",
            "_PF6_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF6_SRIOV_CAP_VER 1 CPM_PCIE0_PF6_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE0_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE0_PF6_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF6_SUB_CLASS_VALUE 80 CPM_PCIE0_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF6_VEND_ID 10EE CPM_PCIE0_PF7_BAR0_64BIT 0 CPM_PCIE0_PF7_BAR0_ENABLED 0 CPM_PCIE0_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0",
            "_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_TYPE Memory CPM_PCIE0_PF7_BAR1_64BIT 0 CPM_PCIE0_PF7_BAR1_ENABLED 0 CPM_PCIE0_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_STEERING C",
            "PM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_TYPE Memory CPM_PCIE0_PF7_BAR2_64BIT 0 CPM_PCIE0_PF7_BAR2_ENABLED 0 CPM_PCIE0_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_TYPE Memory CPM_PCIE0_PF7_BAR3_64BIT 0 CPM_PCIE0_PF7_BAR3_ENABLED 0 CPM_P",
            "CIE0_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_TYPE Memory CPM_PCIE0_PF7_BAR4_64BIT 0 CPM_PCIE0_PF7_BAR4_ENABLED 0 CPM_PCIE0_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_QDMA_PREFET",
            "CHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_TYPE Memory CPM_PCIE0_PF7_BAR5_64BIT 0 CPM_PCIE0_PF7_BAR5_ENABLED 0 CPM_PCIE0_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_QDMA_TYPE AX",
            "I_Bridge_Master CPM_PCIE0_PF7_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_TYPE Memory CPM_PCIE0_PF7_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF7_BASE_CLASS_VALUE 05 CPM_PCIE0_PF7_CAPABILITY_POINTER 80 CPM_PCIE0_PF7_CFG_DEV_ID 0 CPM_PCIE0_PF7_CFG_REV_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF7_CLASS_CODE 0x058000 CPM_PCIE0_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_EXPANSION_ROM_SCALE Kiloby",
            "tes CPM_PCIE0_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF7_INTERFACE_VALUE 00 CPM_PCIE0_PF7_INTERRUPT_PIN NONE CPM_PCIE0_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF7_MSIX_ENABLED 1 CPM_PCIE0_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF7_MSI_ENABLED 0 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x000",
            "0000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR3_PREFETCH",
            "ABLE 0 CPM_PCIE0_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF7_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF7_SRIOV_CAP_VER 1 CPM_PCIE0_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE0_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE0_PF7_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF7_SUB_CLASS_VALUE 80 CPM_PCIE0_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF7_V",
            "END_ID 10EE CPM_PCIE0_PF8_BAR0_64BIT 0 CPM_PCIE0_PF8_BAR0_ENABLED 0 CPM_PCIE0_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_TYPE Memory CPM_PCIE0_PF8_BAR1_64BIT 0 CPM_PCIE0_PF8_BAR1_ENABLED 0 CPM_PCIE0_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_QDMA_A",
            "XCACHE 1 CPM_PCIE0_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_TYPE Memory CPM_PCIE0_PF8_BAR2_64BIT 0 CPM_PCIE0_PF8_BAR2_ENABLED 0 CPM_PCIE0_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_QDMA_SIZE 4 CPM_PC",
            "IE0_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_TYPE Memory CPM_PCIE0_PF8_BAR3_64BIT 0 CPM_PCIE0_PF8_BAR3_ENABLED 0 CPM_PCIE0_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SIZE 4 CPM_PCIE0",
            "_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_TYPE Memory CPM_PCIE0_PF8_BAR4_64BIT 0 CPM_PCIE0_PF8_BAR4_ENABLED 0 CPM_PCIE0_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_P",
            "CIE0_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_TYPE Memory CPM_PCIE0_PF8_BAR5_64BIT 0 CPM_PCIE0_PF8_BAR5_ENABLED 0 CPM_PCIE0_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_SRIOV_QD",
            "MA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_TYPE Memory CPM_PCIE0_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF8_BASE_CLASS_VALUE 05 CPM_PCIE0_PF8_CAPABILITY_POINTER 80 CPM_PCIE0_PF8_CFG_DEV_ID 0 CPM_PCIE0_PF8_CFG_REV_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF8_CLASS_CODE 0x058000 CPM_PCIE0_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF8_INTERFACE_VALUE 00 CPM_PCIE0_PF8_INTERRUPT_PIN NONE CPM_PCIE0_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF8_MSIX_ENABLED 1 CPM_PCIE0_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF8_MSI_CAP_PERVECMASKCAP 0",
            " CPM_PCIE0_PF8_MSI_ENABLED 0 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_P",
            "F8_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR5_ENABLED 0 C",
            "PM_PCIE0_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF8_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF8_SRIOV_CAP_VER 1 CPM_PCIE0_PF8_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE0_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE0_PF8_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF8_SUB_CLASS_VALUE 80 CPM_PCIE0_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF8_VEND_ID 10EE CPM_PCIE0_PF9_BAR0_64BIT 0 CPM_PCIE0_PF9_BAR0_ENABLED 0 CPM_PCIE0_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_QDMA_TYPE AXI_Bridge_Mast",
            "er CPM_PCIE0_PF9_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR0_TYPE Memory CPM_PCIE0_PF9_BAR1_64BIT 0 CPM_PCIE0_PF9_BAR1_ENABLED 0 CPM_PCIE0_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR",
            "1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_TYPE Memory CPM_PCIE0_PF9_BAR2_64BIT 0 CPM_PCIE0_PF9_BAR2_ENABLED 0 CPM_PCIE0_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SIZE 4 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE",
            "0_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_TYPE Memory CPM_PCIE0_PF9_BAR3_64BIT 0 CPM_PCIE0_PF9_BAR3_ENABLED 0 CPM_PCIE0_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_TYPE Memory CPM_PCIE0_PF9_BAR4_64BIT 0 CP",
            "M_PCIE0_PF9_BAR4_ENABLED 0 CPM_PCIE0_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_TYPE Memory CPM_PCIE0_PF9_BAR5_64BIT 0 CPM_PCIE0_PF9_BAR5_ENABLED 0 CPM_PCIE0_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_QDMA_ENABLED ",
            "0 CPM_PCIE0_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_TYPE Memory CPM_PCIE0_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF9_BASE_CLASS_VALUE 05 CPM_PCIE0_PF9_CAPABILITY_POINTER 80 CPM_PCIE0_PF9_CFG_DEV_ID 0 CPM_PCIE0_PF9_CFG_REV_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF9_CLASS_CODE 0x058000 CPM_PCIE0_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_ENABL",
            "ED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF9_INTERFACE_VALUE 00 CPM_PCIE0_PF9_INTERRUPT_PIN NONE CPM_PCIE0_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF9_MSIX_ENABLED 1 CPM_PCIE0_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF9_MSI_ENABLED 0 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA",
            "_5 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_",
            "BAR2_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF9_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF9_SRIOV_CAP_VER 1 CPM_PCIE0_PF9_SRIOV_FIRST_VF_OFFSET 31 CPM_PCIE0_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 C",
            "PM_PCIE0_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE0_PF9_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF9_SUB_CLASS_VALUE 80 CPM_PCIE0_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF9_VEND_ID 10EE CPM_PCIE0_PFx_MSI_ENABLED 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_FABDEMUX_OPT 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_RC_STRADDLE_SIZE None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_RQ_STRADDLE_SIZE 2_TLP CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TANDEM None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 C",
            "PM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TOTAL_WINDOWS 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG10_MSIX_C",
            "AP_TABLE_SIZE 1 CPM_PCIE0_VFG10_MSIX_ENABLED 0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG11_MSIX_ENABLED 0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG12_MSIX_ENABLED 0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG13_MSIX_ENABLED 0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG14_MSIX_ENABLED 0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_BIR BAR",
            "_0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG15_MSIX_ENABLED 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED",
            " 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG4_MSIX_ENABLED 0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG5_MSIX_ENABLED 0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG6_MSIX_ENABLED 0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG7_MSIX_ENABLED 0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_OFFSET 50 ",
            "CPM_PCIE0_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG8_MSIX_ENABLED 0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG9_MSIX_ENABLED 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_EDGE_INTERRUPT 0 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ALL_VFS 16 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE1_AXIBAR2PCIE_BASEAD",
            "DR_1_H 0x00000006 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXI",
            "STEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CC_STRADDLE_SIZE None CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED ",
            "0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CQ_STRADDLE_SIZE None CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DPLL_INT_DIVOUT 2 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_P",
            "CIE1_MODE1_FOR_POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PCIE_REGION_0_EN 0 CPM_PCIE1_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_0_SIZE 4 CPM_PCIE1_PCIE_REGION_1_EN 0 CPM_PCIE1_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_1_SIZE 4 CPM_PCIE1_PCIE_REGION_2_EN 0 CPM_PCIE1_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_2_SIZE 4 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BA",
            "SEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXI",
            "ST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 512 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_SRIOV",
            "_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_6",
            "4BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BA",
            "R1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kil",
            "obytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF",
            "0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64B",
            "IT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_STEERING CPM_",
            "PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_Q",
            "DMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID ",
            "B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS",
            "_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE",
            "1_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AX",
            "IBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 C",
            "PM_PCIE1_PF0_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_",
            "VF_OFFSET 16 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF10_BAR0_64BIT 0 CPM_PCIE1_PF10_BAR0_ENABLED 0 CPM_PCIE1_PF10_BAR0_PREFETCHABLE 0 CP",
            "M_PCIE1_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_TYPE Memory CPM_PCIE1_PF10_BAR1_64BIT 0 CPM_PCIE1_PF10_BAR1_ENABLED 0 CPM_PCIE1_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_QDMA_PREFETCHABL",
            "E 0 CPM_PCIE1_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_TYPE Memory CPM_PCIE1_PF10_BAR2_64BIT 0 CPM_PCIE1_PF10_BAR2_ENABLED 0 CPM_PCIE1_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_P",
            "F10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_TYPE Memory CPM_PCIE1_PF10_BAR3_64BIT 0 CPM_PCIE1_PF10_BAR3_ENABLED 0 CPM_PCIE1_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_64BIT ",
            "0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_TYPE Memory CPM_PCIE1_PF10_BAR4_64BIT 0 CPM_PCIE1_PF10_BAR4_ENABLED 0 CPM_PCIE1_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCI",
            "E1_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_TYPE Memory CPM_PCIE1_PF10_BAR5_64BIT 0 CPM_PCIE1_PF10_BAR5_ENABLED 0 CPM_PCIE1_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_",
            "PCIE1_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_TYPE Memory CPM_PCIE1_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF10_BASE_CLASS_VALUE 05 CPM_PCIE1_PF10_CAPABILITY_POINTER 80 CPM_PCIE1_PF10_CFG_DEV_ID 0 CPM_PCIE1_PF10_CFG_REV_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF10_CLASS_CODE 0x058000 CPM_PCIE1_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF10_INTERFACE_VALUE 00 CPM_PCIE1_PF10_INTERRUPT_PIN NONE CPM_PCIE1_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF10_MSIX_ENABLED 1 CPM_PCIE1_PF10_MSI_CAP_MULTIMSGC",
            "AP 1_vector CPM_PCIE1_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF10_MSI_ENABLED 0 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR0",
            "_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF",
            "10_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF10_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_VER 1 CPM_PCIE1_PF10_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE1_PF10_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF10_SUB_CLASS_VALUE 80 CPM_PCIE1_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF10_VEND_ID 0 CPM_PCIE1_PF11_BAR0_64BIT 0 CPM_PCIE1_PF11_BAR0_ENABLED 0 CPM_PCIE1_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_QDMA_",
            "SIZE 4 CPM_PCIE1_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_TYPE Memory CPM_PCIE1_PF11_BAR1_64BIT 0 CPM_PCIE1_PF11_BAR1_ENABLED 0 CPM_PCIE1_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_SCALE Kilobyt",
            "es CPM_PCIE1_PF11_BAR1_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_TYPE Memory CPM_PCIE1_PF11_BAR2_64BIT 0 CPM_PCIE1_PF11_BAR2_ENABLED 0 CPM_PCIE1_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_SRIOV_Q",
            "DMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_TYPE Memory CPM_PCIE1_PF11_BAR3_64BIT 0 CPM_PCIE1_PF11_BAR3_ENABLED 0 CPM_PCIE1_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SRIOV_QDMA",
            "_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_TYPE Memory CPM_PCIE1_PF11_BAR4_64BIT 0 CPM_PCIE1_PF11_BAR4_ENABLED 0 CPM_PCIE1_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_",
            "TYPE Memory CPM_PCIE1_PF11_BAR5_64BIT 0 CPM_PCIE1_PF11_BAR5_ENABLED 0 CPM_PCIE1_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_TYPE Memory CPM_PCIE1_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF11_BASE_CLASS_VALUE 05 CPM_PCIE1_PF11_CAPABILITY_POINTER 80 CPM_",
            "PCIE1_PF11_CFG_DEV_ID 0 CPM_PCIE1_PF11_CFG_REV_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF11_CLASS_CODE 0x058000 CPM_PCIE1_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF11_INTERFACE_VALUE 00 CPM_PCIE1_PF11_INTERRUPT_PIN NONE CPM_PCIE1_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF11_MSIX_ENABLED 1 CPM_PCIE1_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF11_MSI_ENABLED 0 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM",
            "_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE",
            "1_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR5_SI",
            "ZE 2 CPM_PCIE1_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF11_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_VER 1 CPM_PCIE1_PF11_SRIOV_FIRST_VF_OFFSET 21 CPM_PCIE1_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE1_PF11_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF11_SUB_CLASS_VALUE 80 CPM_PCIE1_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF11_VEND_ID 0 CPM_PCIE1_PF12_BAR0_64BIT 0 CPM_PCIE1_PF12_BAR0_ENABLED 0 CPM_PCIE1_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_64BIT 0 C",
            "PM_PCIE1_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_TYPE Memory CPM_PCIE1_PF12_BAR1_64BIT 0 CPM_PCIE1_PF12_BAR1_ENABLED 0 CPM_PCIE1_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_",
            "PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_TYPE Memory CPM_PCIE1_PF12_BAR2_64BIT 0 CPM_PCIE1_PF12_BAR2_ENABLED 0 CPM_PCIE1_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCI",
            "E1_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_TYPE Memory CPM_PCIE1_PF12_BAR3_64BIT 0 CPM_PCIE1_PF12_BAR3_ENABLED 0 CPM_PCIE1_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_TYPE Memory CPM_PCIE1_PF12_BAR4_64BIT 0 CPM_PCIE1_PF12_BAR4_ENABLED 0 ",
            "CPM_PCIE1_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_TYPE Memory CPM_PCIE1_PF12_BAR5_64BIT 0 CPM_PCIE1_PF12_BAR5_ENABLED 0 CPM_PCIE1_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_QDMA_ENABLED 0",
            " CPM_PCIE1_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_TYPE Memory CPM_PCIE1_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF12_BASE_CLASS_VALUE 05 CPM_PCIE1_PF12_CAPABILITY_POINTER 80 CPM_PCIE1_PF12_CFG_DEV_ID 0 CPM_PCIE1_PF12_CFG_REV_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF12_CLASS_CODE 0x058000 CPM_PCIE1_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF12",
            "_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF12_INTERFACE_VALUE 00 CPM_PCIE1_PF12_INTERRUPT_PIN NONE CPM_PCIE1_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF12_MSIX_ENABLED 1 CPM_PCIE1_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF12_MSI_ENABLED 0 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_4 0x000",
            "0000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR2_E",
            "NABLED 0 CPM_PCIE1_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF12_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_VER 1 CPM_PCIE1_PF12_SRIOV_FIRS",
            "T_VF_OFFSET 20 CPM_PCIE1_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE1_PF12_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF12_SUB_CLASS_VALUE 80 CPM_PCIE1_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF12_VEND_ID 0 CPM_PCIE1_PF13_BAR0_64BIT 0 CPM_PCIE1_PF13_BAR0_ENABLED 0 CPM_PCIE1_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SI",
            "ZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_TYPE Memory CPM_PCIE1_PF13_BAR1_64BIT 0 CPM_PCIE1_PF13_BAR1_ENABLED 0 CPM_PCIE1_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_TYP",
            "E Memory CPM_PCIE1_PF13_BAR2_64BIT 0 CPM_PCIE1_PF13_BAR2_ENABLED 0 CPM_PCIE1_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_TYPE Memory CPM_PCIE1_PF13_BAR3_64BIT 0 CPM_PCIE1_PF13_BAR3_ENABLED 0 CPM_PCIE1_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_64BIT 0 CP",
            "M_PCIE1_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_TYPE Memory CPM_PCIE1_PF13_BAR4_64BIT 0 CPM_PCIE1_PF13_BAR4_ENABLED 0 CPM_PCIE1_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_SCAL",
            "E Kilobytes CPM_PCIE1_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_TYPE Memory CPM_PCIE1_PF13_BAR5_64BIT 0 CPM_PCIE1_PF13_BAR5_ENABLED 0 CPM_PCIE1_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_QDMA_TYPE AXI_Bridge_Mas",
            "ter CPM_PCIE1_PF13_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_TYPE Memory CPM_PCIE1_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF13_BASE_CLASS_VALUE 05 CPM_PCIE1_PF13_CAPABILITY_POINTER 80 CPM_PCIE1_PF13_CFG_DEV_ID 0 CPM_PCIE1_PF13_CFG_REV_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF13_CLASS_CODE 0x058000 CPM_PCIE1_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_EXPANSION_ROM",
            "_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF13_INTERFACE_VALUE 00 CPM_PCIE1_PF13_INTERRUPT_PIN NONE CPM_PCIE1_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF13_MSIX_ENABLED 1 CPM_PCIE1_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF13_MSI_ENABLED 0 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1",
            "3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE1_",
            "PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF13_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_VER 1 CPM_PCIE1_PF13_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE1_PF13_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF13_SUB_CLASS_VALUE 8",
            "0 CPM_PCIE1_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF13_VEND_ID 0 CPM_PCIE1_PF14_BAR0_64BIT 0 CPM_PCIE1_PF14_BAR0_ENABLED 0 CPM_PCIE1_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_TYPE Memory CPM_PCIE1_PF14_BAR1_64BIT 0 CPM_PCIE1_PF14_BAR1_ENABLED 0 CPM",
            "_PCIE1_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_TYPE Memory CPM_PCIE1_PF14_BAR2_64BIT 0 CPM_PCIE1_PF14_BAR2_ENABLED 0 CPM_PCIE1_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_QDMA_ENABLED 0 CP",
            "M_PCIE1_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_TYPE Memory CPM_PCIE1_PF14_BAR3_64BIT 0 CPM_PCIE1_PF14_BAR3_ENABLED 0 CPM_PCIE1_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_QDMA_S",
            "TEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_TYPE Memory CPM_PCIE1_PF14_BAR4_64BIT 0 CPM_PCIE1_PF14_BAR4_ENABLED 0 CPM_PCIE1_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SIZE 4 CPM",
            "_PCIE1_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_TYPE Memory CPM_PCIE1_PF14_BAR5_64BIT 0 CPM_PCIE1_PF14_BAR5_ENABLED 0 CPM_PCIE1_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5",
            "_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_TYPE Memory CPM_PCIE1_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF14_BASE_CLASS_VALUE 05 CPM_PCIE1_PF14_CAPABILITY_POINTER 80 CPM_PCIE1_PF14_CFG_DEV_ID 0 CPM_PCIE1_PF14_CFG_REV_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF14_CLASS_CODE 0x058000 CPM_PCIE1_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF14_INTERFACE_VALUE 00 CPM_PCIE1_PF14_INTERRUPT_PIN NONE CPM_PCIE1_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_",
            "PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF14_MSIX_ENABLED 1 CPM_PCIE1_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF14_MSI_ENABLED 0 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIO",
            "V_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR4_6",
            "4BIT 0 CPM_PCIE1_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF14_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_VER 1 CPM_PCIE1_PF14_SRIOV_FIRST_VF_OFFSET 18 CPM_PCIE1_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE1_PF14_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF14_SUB_CLASS_VALUE 80 CPM_PCIE1_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF14_VEND_ID 0 CPM_PCIE1_PF15_BAR0_64BIT 0 CPM_PCIE1_PF15_BAR0_ENABLED 0 CPM_PCIE1_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_64BIT 0 CPM_P",
            "CIE1_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_TYPE Memory CPM_PCIE1_PF15_BAR1_64BIT 0 CPM_PCIE1_PF15_BAR1_ENABLED 0 CPM_PCIE1_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_SCALE K",
            "ilobytes CPM_PCIE1_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_TYPE Memory CPM_PCIE1_PF15_BAR2_64BIT 0 CPM_PCIE1_PF15_BAR2_ENABLED 0 CPM_PCIE1_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master",
            " CPM_PCIE1_PF15_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_TYPE Memory CPM_PCIE1_PF15_BAR3_64BIT 0 CPM_PCIE1_PF15_BAR3_ENABLED 0 CPM_PCIE1_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_AXC",
            "ACHE 1 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_TYPE Memory CPM_PCIE1_PF15_BAR4_64BIT 0 CPM_PCIE1_PF15_BAR4_ENABLED 0 CPM_PCIE1_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SCALE Kiloby",
            "tes CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_TYPE Memory CPM_PCIE1_PF15_BAR5_64BIT 0 CPM_PCIE1_PF15_BAR5_ENABLED 0 CPM_PCIE1_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_TYPE AXI_",
            "Bridge_Master CPM_PCIE1_PF15_BAR5_TYPE Memory CPM_PCIE1_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF15_BASE_CLASS_VALUE 05 CPM_PCIE1_PF15_CAPABILITY_POINTER 80 CPM_PCIE1_PF15_CFG_DEV_ID 0 CPM_PCIE1_PF15_CFG_REV_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF15_CLASS_CODE 0x058000 CPM_PCIE1_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF15_INTERFACE_VALUE 00 CPM_PCIE1_PF15_INTERRUPT_PIN NONE CPM_PCIE1_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF15_MSIX_ENABLED 1 CPM_PCIE1_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF15_MSI_CAP_P",
            "ERVECMASKCAP 0 CPM_PCIE1_PF15_MSI_ENABLED 0 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV",
            "_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE1_",
            "PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF15_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_VER 1 CPM_PCIE1_PF15_SRIOV_FIRST_VF_OFFSET 17 CPM_PCIE1_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE1_PF15_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF15_SUB_CLASS_VALUE 80 CPM_PCIE1_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF15_VEND_ID 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CP",
            "M_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE",
            " 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 C",
            "PM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETC",
            "HABLE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1",
            "_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_",
            "QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR",
            "5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_ME",
            "NU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_",
            "PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_P",
            "CIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED",
            " 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CL",
            "ASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_STEERING",
            " CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 512 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_QD",
            "MA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1",
            "_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_",
            "BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF",
            "2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BA",
            "R4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCI",
            "E1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CP",
            "M_PCIE1_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2",
            "_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0",
            "_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCI",
            "E1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_",
            "MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_",
            "0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM",
            "_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_S",
            "RIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_STEERI",
            "NG CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENAB",
            "LED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_P",
            "F3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5",
            "_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3",
            "_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x000002080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000",
            "000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes",
            " CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_",
            "SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PF4_BAR0_64BIT 0 CPM_PCIE1_PF4_BAR0_ENABLED 0 CPM_PCIE1_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SCALE K",
            "ilobytes CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_TYPE Memory CPM_PCIE1_PF4_BAR1_64BIT 0 CPM_PCIE1_PF4_BAR1_ENABLED 0 CPM_PCIE1_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PC",
            "IE1_PF4_BAR1_TYPE Memory CPM_PCIE1_PF4_BAR2_64BIT 0 CPM_PCIE1_PF4_BAR2_ENABLED 0 CPM_PCIE1_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_TYPE Memory CPM_PCIE1_PF4_BAR3_64BIT 0 CPM_PCIE1_PF4_BAR3_ENABLED 0 CPM_PCIE1_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF",
            "4_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_TYPE Memory CPM_PCIE1_PF4_BAR4_64BIT 0 CPM_PCIE1_PF4_BAR4_ENABLED 0 CPM_PCIE1_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_QDMA_",
            "SIZE 4 CPM_PCIE1_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_TYPE Memory CPM_PCIE1_PF4_BAR5_64BIT 0 CPM_PCIE1_PF4_BAR5_ENABLED 0 CPM_PCIE1_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SIZ",
            "E 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_TYPE Memory CPM_PCIE1_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF4_BASE_CLASS_VALUE 05 CPM_PCIE1_PF4_CAPABILITY_POINTER 80 CPM_PCIE1_PF4_CFG_DEV_ID 0 CPM_PCIE1_PF4_CFG_REV_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF4_CLASS_CODE 0x058000 CPM_PCIE1_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF4_INTERFACE_VALUE 00 C",
            "PM_PCIE1_PF4_INTERRUPT_PIN NONE CPM_PCIE1_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF4_MSIX_ENABLED 1 CPM_PCIE1_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF4_MSI_ENABLED 0 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x000000000000000",
            "0 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR3_",
            "SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF4_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_VER 1 CPM_PCIE1_PF4_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE1_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE1_PF4_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF4_SUB_CLASS_VALUE 80 CPM_PCIE1_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF4_VEND_ID 0 CPM_PCIE1_PF5_BAR0_64BIT 0 CPM_PCIE1_PF5_BAR0_ENABLED 0 CPM_PCIE1_PF5_BAR0_PREFETCHA",
            "BLE 0 CPM_PCIE1_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_TYPE Memory CPM_PCIE1_PF5_BAR1_64BIT 0 CPM_PCIE1_PF5_BAR1_ENABLED 0 CPM_PCIE1_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_",
            "BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_TYPE Memory CPM_PCIE1_PF5_BAR2_64BIT 0 CPM_PCIE1_PF5_BAR2_ENABLED 0 CPM_PCIE1_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCI",
            "E1_PF5_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_TYPE Memory CPM_PCIE1_PF5_BAR3_64BIT 0 CPM_PCIE1_PF5_BAR3_ENABLED 0 CPM_PCIE1_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_SRIOV_QD",
            "MA_ENABLED 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_TYPE Memory CPM_PCIE1_PF5_BAR4_64BIT 0 CPM_PCIE1_PF5_BAR4_ENABLED 0 CPM_PCIE1_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4",
            "_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_TYPE Memory CPM_PCIE1_PF5_BAR5_64BIT 0 CPM_PCIE1_PF5_BAR5_ENABLED 0 CPM_PCIE1_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_TYPE Memory CPM_PCIE1_PF5_BASE_CLASS_MENU Memory_co",
            "ntroller CPM_PCIE1_PF5_BASE_CLASS_VALUE 05 CPM_PCIE1_PF5_CAPABILITY_POINTER 80 CPM_PCIE1_PF5_CFG_DEV_ID 0 CPM_PCIE1_PF5_CFG_REV_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF5_CLASS_CODE 0x058000 CPM_PCIE1_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF5_INTERFACE_VALUE 00 CPM_PCIE1_PF5_INTERRUPT_PIN NONE CPM_PCIE1_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF5_MSIX_ENABLED 1 CPM_PCIE1_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF5_MSI_ENABLED 0 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 ",
            "CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR1_64BIT 0 CPM_P",
            "CIE1_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_SR",
            "IOV_BAR5_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF5_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF5_SRIOV_CAP_VER 1 CPM_PCIE1_PF5_SRIOV_FIRST_VF_OFFSET 27 CPM_PCIE1_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE1_PF5_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF5_SUB_CLASS_VALUE 80 CPM_PCIE1_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF5_VEND_ID 0 CPM_PCIE1_PF6_BAR0_64BIT 0 CPM_PCIE1_PF6_BAR0_ENABLED 0 CPM_PCIE1_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR",
            "0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_TYPE Memory CPM_PCIE1_PF6_BAR1_64BIT 0 CPM_PCIE1_PF6_BAR1_ENABLED 0 CPM_PCIE1_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_P",
            "CIE1_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_TYPE Memory CPM_PCIE1_PF6_BAR2_64BIT 0 CPM_PCIE1_PF6_BAR2_ENABLED 0 CPM_PCIE1_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_T",
            "YPE Memory CPM_PCIE1_PF6_BAR3_64BIT 0 CPM_PCIE1_PF6_BAR3_ENABLED 0 CPM_PCIE1_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_TYPE Memory CPM_PCIE1_PF6_BAR4_64BIT 0 CPM_PCIE1_PF6_BAR4_ENABLED 0 CPM_PCIE1_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_QDMA_AX",
            "CACHE 1 CPM_PCIE1_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_TYPE Memory CPM_PCIE1_PF6_BAR5_64BIT 0 CPM_PCIE1_PF6_BAR5_ENABLED 0 CPM_PCIE1_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_QDMA_SIZE 4 CPM_PCI",
            "E1_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_TYPE Memory CPM_PCIE1_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF6_BASE_CLASS_VALUE 05 CPM_PCIE1_PF6_CAPABILITY_POINTER 80 CPM_PCIE1_PF6_CFG_DEV_ID 0 CPM_PCIE1_PF6_CFG_REV_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF6_CLASS_CODE 0x058000 CPM_PCIE1_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF6_EXPANSION_R",
            "OM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF6_INTERFACE_VALUE 00 CPM_PCIE1_PF6_INTERRUPT_PIN NONE CPM_PCIE1_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF6_MSIX_ENABLED 1 CPM_PCIE1_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF6_MSI_ENABLED 0 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_Q",
            "DMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR3_64BI",
            "T 0 CPM_PCIE1_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF6_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF6_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_VER 1 CPM_PCIE1_PF6_SRIOV_FIRST_VF_OFFSET 26 CPM_PCIE1_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE1_PF6_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF6_SUB_CLASS_VALUE 80 CPM_PCIE1_P",
            "F6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF6_VEND_ID 0 CPM_PCIE1_PF7_BAR0_64BIT 0 CPM_PCIE1_PF7_BAR0_ENABLED 0 CPM_PCIE1_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_TYPE Memory CPM_PCIE1_PF7_BAR1_64BIT 0 CPM_PCIE1_PF7_BAR1_ENABLED 0 CPM_PCIE1_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE",
            "1_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_TYPE Memory CPM_PCIE1_PF7_BAR2_64BIT 0 CPM_PCIE1_PF7_BAR2_ENABLED 0 CPM_PCIE1_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_SCAL",
            "E Kilobytes CPM_PCIE1_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_TYPE Memory CPM_PCIE1_PF7_BAR3_64BIT 0 CPM_PCIE1_PF7_BAR3_ENABLED 0 CPM_PCIE1_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_SC",
            "ALE Kilobytes CPM_PCIE1_PF7_BAR3_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_TYPE Memory CPM_PCIE1_PF7_BAR4_64BIT 0 CPM_PCIE1_PF7_BAR4_ENABLED 0 CPM_PCIE1_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_ENABLED 0 C",
            "PM_PCIE1_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_TYPE Memory CPM_PCIE1_PF7_BAR5_64BIT 0 CPM_PCIE1_PF7_BAR5_ENABLED 0 CPM_PCIE1_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_ST",
            "EERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_TYPE Memory CPM_PCIE1_PF7_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF7_BASE_CLASS_VALUE 05 CPM_PCIE1_PF7_CAPABILITY_POINTER 80 CPM_PCIE1_PF7_CFG_DEV_ID 0 CPM_PCIE1_PF7_CFG_REV_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF7_CLASS_CODE 0x058000 CPM_PCIE1_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF7_INTERFACE_VALUE 00 CPM_PCIE1_PF7_INTERRUPT_PIN NONE CPM_PCIE1_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF7_MSIX_ENABLED 1 CPM_PCIE1_PF7_MSI_CAP_MULTIMSGC",
            "AP 1_vector CPM_PCIE1_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF7_MSI_ENABLED 0 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM",
            "_PCIE1_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF7_SRIOV_",
            "BAR5_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF7_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_VER 1 CPM_PCIE1_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE1_PF7_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF7_SUB_CLASS_VALUE 80 CPM_PCIE1_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF7_VEND_ID 0 CPM_PCIE1_PF8_BAR0_64BIT 0 CPM_PCIE1_PF8_BAR0_ENABLED 0 CPM_PCIE1_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0",
            "_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_TYPE Memory CPM_PCIE1_PF8_BAR1_64BIT 0 CPM_PCIE1_PF8_BAR1_ENABLED 0 CPM_PCIE1_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_A",
            "XCACHE 1 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_TYPE Memory CPM_PCIE1_PF8_BAR2_64BIT 0 CPM_PCIE1_PF8_BAR2_ENABLED 0 CPM_PCIE1_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_",
            "SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_TYPE Memory CPM_PCIE1_PF8_BAR3_64BIT 0 CPM_PCIE1_PF8_BAR3_ENABLED 0 CPM_PCIE1_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_TYPE Memory CPM",
            "_PCIE1_PF8_BAR4_64BIT 0 CPM_PCIE1_PF8_BAR4_ENABLED 0 CPM_PCIE1_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_TYPE Memory CPM_PCIE1_PF8_BAR5_64BIT 0 CPM_PCIE1_PF8_BAR5_ENABLED 0 CPM_PCIE1_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_QDMA_AXCACHE 1 CPM_PC",
            "IE1_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_TYPE Memory CPM_PCIE1_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF8_BASE_CLASS_VALUE 05 CPM_PCIE1_PF8_CAPABILITY_POINTER 80 CPM_PCIE1_PF8_CFG_DEV_ID 0 CPM_PCIE1_PF8_CFG_REV_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF8_CLASS_CODE 0x058000 CPM_PCIE1_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF",
            "8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF8_INTERFACE_VALUE 00 CPM_PCIE1_PF8_INTERRUPT_PIN NONE CPM_PCIE1_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF8_MSIX_ENABLED 1 CPM_PCIE1_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF8_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF8_MSI_ENABLED 0 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCI",
            "E1_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR2_PREFETCHA",
            "BLE 0 CPM_PCIE1_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF8_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_VER 1 CPM_PCIE1_PF8_SRIOV_FIRST_VF_OFFSET 24 CPM_PCIE1_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF8_SRIOV",
            "_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE1_PF8_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF8_SUB_CLASS_VALUE 80 CPM_PCIE1_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF8_VEND_ID 0 CPM_PCIE1_PF9_BAR0_64BIT 0 CPM_PCIE1_PF9_BAR0_ENABLED 0 CPM_PCIE1_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_TYPE AX",
            "I_Bridge_Master CPM_PCIE1_PF9_BAR0_TYPE Memory CPM_PCIE1_PF9_BAR1_64BIT 0 CPM_PCIE1_PF9_BAR1_ENABLED 0 CPM_PCIE1_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_TYPE Memory CPM_PCIE1_PF9_BAR2_64BIT 0 CPM_PCIE1_PF9_BAR2_ENABLED 0 CPM_PCIE1_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDM",
            "A_64BIT 0 CPM_PCIE1_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_TYPE Memory CPM_PCIE1_PF9_BAR3_64BIT 0 CPM_PCIE1_PF9_BAR3_ENABLED 0 CPM_PCIE1_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_SCALE Kilobytes CP",
            "M_PCIE1_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_TYPE Memory CPM_PCIE1_PF9_BAR4_64BIT 0 CPM_PCIE1_PF9_BAR4_ENABLED 0 CPM_PCIE1_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_SCALE Kilobytes ",
            "CPM_PCIE1_PF9_BAR4_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_TYPE Memory CPM_PCIE1_PF9_BAR5_64BIT 0 CPM_PCIE1_PF9_BAR5_ENABLED 0 CPM_PCIE1_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_B",
            "AR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_TYPE Memory CPM_PCIE1_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF9_BASE_CLASS_VALUE 05 CPM_PCIE1_PF9_CAPABILITY_POINTER 80 CPM_PCIE1_PF9_CFG_DEV_ID 0 CPM_PCIE1_PF9_CFG_REV_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF9_CLASS_CODE 0x058000 CPM_PCIE1_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF9_INTERFACE_VALUE 00 CPM_PCIE1_PF9_INTERRUPT_PIN NONE CPM_PCIE1_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF9_MSIX_CAP_TABLE_BI",
            "R BAR_0 CPM_PCIE1_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF9_MSIX_ENABLED 1 CPM_PCIE1_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF9_MSI_ENABLED 0 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9",
            "_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR4_",
            "PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF9_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_VER 1 CPM_PCIE1_PF9_SRIOV_FIRST_VF_OFFSET 23 CPM_PCIE1_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE1_PF9_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF9_SUB_CLASS_VALUE 80 CPM_PCIE1_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF9_VEND_ID 0 CPM_PCIE1_PFx_MSI_ENABLED 0 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENT",
            "RY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_RC_STRADDLE_SIZE 2_TLP CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_RQ_STRADDLE_SIZE 2_TLP CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TANDEM None CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TOTAL_WINDOWS 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 1",
            "56.25_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG10_MSIX_ENABLED 1 CPM_PCIE1_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG11_MSIX_ENABLED 1 CPM_PCIE1_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG12_M",
            "SIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG12_MSIX_ENABLED 1 CPM_PCIE1_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG13_MSIX_ENABLED 1 CPM_PCIE1_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG14_MSIX_ENABLED 1 CPM_PCIE1_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG15_MSIX_ENABLED 1 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG1_MSIX",
            "_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG4_MSIX_ENABLED 1 CPM_PCIE1_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE",
            "1_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG5_MSIX_ENABLED 1 CPM_PCIE1_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG6_MSIX_ENABLED 1 CPM_PCIE1_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG7_MSIX_ENABLED 1 CPM_PCIE1_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG8_MSIX_ENABLED 1 CPM_PCIE1_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG9_MSIX_ENABLED ",
            "1 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_EDGE_INTERRUPT 0 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_PRESET Custom CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_SHARE_GTREFCLK 0 CPM_SRIOV_DMA_BAR_SIZE 256 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XILINX_RP_XILINX_EP 0 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0 CPM_XPI",
            "PE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLKDLY_CFG 570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155 CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLKDLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 1048320 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PMC_REF_CLK_FREQMHZ 33.333 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_",
            "CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_REFCLK_LOC Auto PS_PCIE_RESET_ENABLE 0 PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1"
            ], "resolve_type": "user", "enabled": false, "usage": "all", "data_type": "structured_tcldict:internal" } ],
        "XRAM_CONFIG": [ { "value": "XRAM_USE_S_AXI_XRAM0 0", "resolve_type": "user", "usage": "all", "data_type": "structured_tcldict" } ],
        "XRAM_CONFIG_INTERNAL": [ { "value": "XRAM_USE_S_AXI_XRAM0 0", "resolve_type": "user", "enabled": false, "usage": "all", "data_type": "structured_tcldict:internal" } ],
        "PS_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "DESIGN_MODE": [ { "value": "1", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "BOOT_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "CLOCK_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "DDR_MEMORY_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "DDR_MEMORY_MODE_1": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "DEBUG_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "IO_CONFIG_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "PS_PL_CONNECTIVITY_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "DEVICE_INTEGRITY_MODE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "preset": [ { "value": "None", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "cpm_qdma_ep_part_versal_cips_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "versal" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "CLASSIC_SOC_BOOT": [ { "value": "0", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xcvp1202" } ],
        "PACKAGE": [ { "value": "vsva2785" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-3HP" } ],
        "STATIC_POWER": [ { "value": "S" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "0" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "pl0_ref_clk": [ { "direction": "out" } ],
        "pl1_ref_clk": [ { "direction": "out" } ],
        "pl0_resetn": [ { "direction": "out" } ],
        "m_axi_fpd_aclk": [ { "direction": "in", "driver_value": "0" } ],
        "cpm_pcie_noc_axi0_clk": [ { "direction": "out" } ],
        "cpm_pcie_noc_axi1_clk": [ { "direction": "out" } ],
        "dma1_intrfc_clk": [ { "direction": "in", "driver_value": "0" } ],
        "cpm_misc_irq": [ { "direction": "out" } ],
        "cpm_cor_irq": [ { "direction": "out" } ],
        "cpm_uncor_irq": [ { "direction": "out" } ],
        "cpm_irq0": [ { "direction": "in", "driver_value": "0" } ],
        "cpm_irq1": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_axi_aresetn": [ { "direction": "out" } ],
        "dma1_intrfc_resetn": [ { "direction": "in", "driver_value": "1" } ],
        "M_AXI_FPD_awid": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_awaddr": [ { "direction": "out", "size_left": "43", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_awlen": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_awsize": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "100" } ],
        "M_AXI_FPD_awburst": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "M_AXI_FPD_awlock": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_awcache": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "3" } ],
        "M_AXI_FPD_awprot": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_awvalid": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_awuser": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_awready": [ { "direction": "in", "driver_value": "0" } ],
        "M_AXI_FPD_wlast": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_wvalid": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_wready": [ { "direction": "in", "driver_value": "0" } ],
        "M_AXI_FPD_bid": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_bresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_bvalid": [ { "direction": "in", "driver_value": "0" } ],
        "M_AXI_FPD_bready": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_arid": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_araddr": [ { "direction": "out", "size_left": "43", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_arlen": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_arsize": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "100" } ],
        "M_AXI_FPD_arburst": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "M_AXI_FPD_arlock": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_arcache": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "3" } ],
        "M_AXI_FPD_arprot": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_arvalid": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_aruser": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_arready": [ { "direction": "in", "driver_value": "0" } ],
        "M_AXI_FPD_rid": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_rresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_rlast": [ { "direction": "in", "driver_value": "0" } ],
        "M_AXI_FPD_rvalid": [ { "direction": "in", "driver_value": "0" } ],
        "M_AXI_FPD_rready": [ { "direction": "out", "driver_value": "0" } ],
        "M_AXI_FPD_awqos": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_arqos": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_wdata": [ { "direction": "out", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "M_AXI_FPD_wstrb": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "1" } ],
        "M_AXI_FPD_rdata": [ { "direction": "in", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_araddr": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arburst": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "CPM_PCIE_NOC_0_arcache": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "3" } ],
        "CPM_PCIE_NOC_0_arid": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arlen": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arlock": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arprot": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arqos": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arsize": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "100" } ],
        "CPM_PCIE_NOC_0_aruser": [ { "direction": "out", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arvalid": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awaddr": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awburst": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "CPM_PCIE_NOC_0_awcache": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "3" } ],
        "CPM_PCIE_NOC_0_awid": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awlen": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awlock": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awprot": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awqos": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awsize": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "100" } ],
        "CPM_PCIE_NOC_0_awuser": [ { "direction": "out", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awvalid": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_bready": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_rready": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_wdata": [ { "direction": "out", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_wlast": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_wstrb": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "1" } ],
        "CPM_PCIE_NOC_0_wvalid": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_arready": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_awready": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_bid": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_bresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_bvalid": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_rdata": [ { "direction": "in", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_rid": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_rlast": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_rresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_rvalid": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_ruser": [ { "direction": "in", "size_left": "16", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_wuser": [ { "direction": "out", "size_left": "16", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_0_wready": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_araddr": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arburst": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "CPM_PCIE_NOC_1_arcache": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "3" } ],
        "CPM_PCIE_NOC_1_arid": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arlen": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arlock": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arprot": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arqos": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arsize": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "100" } ],
        "CPM_PCIE_NOC_1_aruser": [ { "direction": "out", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arvalid": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awaddr": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awburst": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "CPM_PCIE_NOC_1_awcache": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "3" } ],
        "CPM_PCIE_NOC_1_awid": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awlen": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awlock": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awprot": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awqos": [ { "direction": "out", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awsize": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "100" } ],
        "CPM_PCIE_NOC_1_awuser": [ { "direction": "out", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awvalid": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_bready": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_rready": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_wdata": [ { "direction": "out", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_wlast": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_wstrb": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "1" } ],
        "CPM_PCIE_NOC_1_wvalid": [ { "direction": "out", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_arready": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_awready": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_bid": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_bresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_bvalid": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_rdata": [ { "direction": "in", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_rid": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_rlast": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_rresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_rvalid": [ { "direction": "in", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_ruser": [ { "direction": "in", "size_left": "16", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_wuser": [ { "direction": "out", "size_left": "16", "size_right": "0", "driver_value": "0" } ],
        "CPM_PCIE_NOC_1_wready": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_mgmt_cpl_vld": [ { "direction": "out" } ],
        "dma1_mgmt_req_rdy": [ { "direction": "out" } ],
        "dma1_mgmt_cpl_rdy": [ { "direction": "in", "driver_value": "1" } ],
        "dma1_mgmt_req_vld": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_mgmt_cpl_sts": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "dma1_mgmt_cpl_dat": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "dma1_mgmt_req_cmd": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "dma1_mgmt_req_fnc": [ { "direction": "in", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "dma1_mgmt_req_msc": [ { "direction": "in", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "dma1_mgmt_req_adr": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "dma1_mgmt_req_dat": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "dma1_st_rx_msg_tlast": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_st_rx_msg_tvalid": [ { "direction": "out" } ],
        "dma1_st_rx_msg_tready": [ { "direction": "in", "driver_value": "1" } ],
        "dma1_st_rx_msg_tdata": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_ready": [ { "direction": "out" } ],
        "dma1_c2h_byp_in_mm_0_sdi": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_error": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_no_dma": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_mrkr_req": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_len": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_func": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_cidx": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_radr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_wadr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_0_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_ready": [ { "direction": "out" } ],
        "dma1_c2h_byp_in_mm_1_sdi": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_error": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_no_dma": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_mrkr_req": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_len": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_func": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_cidx": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_radr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_wadr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_mm_1_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_ready": [ { "direction": "out" } ],
        "dma1_c2h_byp_in_st_csh_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_error": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_func": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_addr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_in_st_csh_pfch_tag": [ { "direction": "in", "size_left": "6", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_out_valid": [ { "direction": "out" } ],
        "dma1_c2h_byp_out_error": [ { "direction": "out" } ],
        "dma1_c2h_byp_out_st_mm": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_c2h_byp_out_mm_chn": [ { "direction": "out" } ],
        "dma1_c2h_byp_out_ready": [ { "direction": "in", "driver_value": "1" } ],
        "dma1_c2h_byp_out_fmt": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_out_qid": [ { "direction": "out", "size_left": "11", "size_right": "0" } ],
        "dma1_c2h_byp_out_dsc": [ { "direction": "out", "size_left": "255", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_out_func": [ { "direction": "out", "size_left": "11", "size_right": "0" } ],
        "dma1_c2h_byp_out_cidx": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_out_dsc_sz": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "dma1_c2h_byp_out_port_id": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "dma1_c2h_byp_out_pfch_tag": [ { "direction": "out", "size_left": "6", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_ready": [ { "direction": "out" } ],
        "dma1_h2c_byp_in_mm_0_sdi": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_error": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_no_dma": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_mrkr_req": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_len": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_func": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_cidx": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_radr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_wadr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_0_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_ready": [ { "direction": "out" } ],
        "dma1_h2c_byp_in_mm_1_sdi": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_error": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_no_dma": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_mrkr_req": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_len": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_func": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_cidx": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_radr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_wadr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_mm_1_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_ready": [ { "direction": "out" } ],
        "dma1_h2c_byp_in_st_eop": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_sdi": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_sop": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_error": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_no_dma": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_mrkr_req": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_len": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_func": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_addr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_cidx": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_in_st_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_out_valid": [ { "direction": "out" } ],
        "dma1_h2c_byp_out_error": [ { "direction": "out" } ],
        "dma1_h2c_byp_out_st_mm": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_h2c_byp_out_mm_chn": [ { "direction": "out" } ],
        "dma1_h2c_byp_out_ready": [ { "direction": "in", "driver_value": "1" } ],
        "dma1_h2c_byp_out_fmt": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_out_qid": [ { "direction": "out", "size_left": "11", "size_right": "0" } ],
        "dma1_h2c_byp_out_dsc": [ { "direction": "out", "size_left": "255", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_out_func": [ { "direction": "out", "size_left": "11", "size_right": "0" } ],
        "dma1_h2c_byp_out_cidx": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_out_dsc_sz": [ { "direction": "out", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "dma1_h2c_byp_out_port_id": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "dma1_axis_c2h_dmawr_cmp": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_axis_c2h_dmawr_target_vch": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_axis_c2h_dmawr_port_id": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_tready": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_s_axis_c2h_tlast": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_tvalid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_tcrc": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_tdata": [ { "direction": "in", "size_left": "511", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_mty": [ { "direction": "in", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_ecc": [ { "direction": "in", "size_left": "6", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_ctrl_marker": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_ctrl_has_cmpt": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_ctrl_len": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_ctrl_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_ctrl_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_marker": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_user_trig": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_size": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_qid": [ { "direction": "in", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_no_wrb_marker": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_port_id": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_col_idx": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_err_idx": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_wait_pld_pkt_id": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_tready": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_tvalid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_dpar": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_data": [ { "direction": "in", "size_left": "511", "size_right": "0", "driver_value": "0" } ],
        "dma1_s_axis_c2h_cmpt_cmpt_type": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "dma1_m_axis_h2c_tlast": [ { "direction": "out" } ],
        "dma1_m_axis_h2c_err": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_m_axis_h2c_tvalid": [ { "direction": "out" } ],
        "dma1_m_axis_h2c_tdata": [ { "direction": "out", "size_left": "511", "size_right": "0" } ],
        "dma1_m_axis_h2c_zero_byte": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_m_axis_h2c_tready": [ { "direction": "in", "driver_value": "1" } ],
        "dma1_m_axis_h2c_tcrc": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "dma1_m_axis_h2c_mty": [ { "direction": "out", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "dma1_m_axis_h2c_qid": [ { "direction": "out", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_m_axis_h2c_mdata": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "dma1_m_axis_h2c_port_id": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_axis_c2h_status_last": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_axis_c2h_status_drop": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_axis_c2h_status_error": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_axis_c2h_status_valid": [ { "direction": "out" } ],
        "dma1_axis_c2h_status_status_cmp": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_axis_c2h_status_qid": [ { "direction": "out", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_qsts_out_vld": [ { "direction": "out", "driver_value": "0" } ],
        "dma1_qsts_out_op": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "dma1_qsts_out_rdy": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_qsts_out_qid": [ { "direction": "out", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "dma1_qsts_out_data": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "dma1_qsts_out_port_id": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "dma1_dsc_crdt_in_rdy": [ { "direction": "out" } ],
        "dma1_dsc_crdt_in_dir": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_dsc_crdt_in_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_dsc_crdt_in_fence": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_dsc_crdt_in_qid": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "dma1_dsc_crdt_in_crdt": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_usr_irq_ack": [ { "direction": "out" } ],
        "dma1_usr_irq_fail": [ { "direction": "out" } ],
        "dma1_usr_irq_valid": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_usr_irq_vec": [ { "direction": "in", "size_left": "10", "size_right": "0", "driver_value": "0" } ],
        "dma1_usr_irq_fnc": [ { "direction": "in", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "dma1_tm_dsc_sts_mm": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_qen": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_byp": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_dir": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_error": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_valid": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_qinv": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_irq_arm": [ { "direction": "out" } ],
        "dma1_tm_dsc_sts_rdy": [ { "direction": "in", "driver_value": "1" } ],
        "dma1_tm_dsc_sts_qid": [ { "direction": "out", "size_left": "11", "size_right": "0" } ],
        "dma1_tm_dsc_sts_avl": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "dma1_tm_dsc_sts_pidx": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "dma1_tm_dsc_sts_port_id": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "dma1_usr_flr_set": [ { "direction": "out" } ],
        "dma1_usr_flr_clear": [ { "direction": "out" } ],
        "dma1_usr_flr_fnc": [ { "direction": "out", "size_left": "12", "size_right": "0" } ],
        "dma1_usr_flr_done_vld": [ { "direction": "in", "driver_value": "0" } ],
        "dma1_usr_flr_done_fnc": [ { "direction": "in", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "PCIE1_GT_grx_n": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "PCIE1_GT_gtx_n": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "PCIE1_GT_grx_p": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "PCIE1_GT_gtx_p": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "gt_refclk1_clk_n": [ { "direction": "in", "driver_value": "0" } ],
        "gt_refclk1_clk_p": [ { "direction": "in", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_0": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_0": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_1": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_1": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_2": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_2": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_3": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_3": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_4": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_4": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_5": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_5": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_6": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_6": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_7": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_7": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_8": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_8": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_9": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_9": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_10": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_10": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_11": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_11": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_12": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_12": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_13": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_13": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_14": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_14": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_tx_15": [ { "direction": "out", "size_left": "41", "size_right": "0" } ],
        "pcie1_pipe_ep_rx_15": [ { "direction": "in", "size_left": "41", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_commands_in": [ { "direction": "in", "size_left": "13", "size_right": "0", "driver_value": "0" } ],
        "pcie1_pipe_ep_commands_out": [ { "direction": "out", "size_left": "13", "size_right": "0" } ]
      },
      "interfaces": {
        "CLK.pl0_ref_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "429162384", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_pl0_ref_clk", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "pl0_ref_clk" } ]
          }
        },
        "CLK.pl1_ref_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "249997498", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_pl1_ref_clk", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "pl1_ref_clk" } ]
          }
        },
        "RST.pl0_resetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "pl0_resetn" } ]
          }
        },
        "CLK.m_axi_fpd_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "429162384", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_pl0_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "M_AXI_FPD", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "m_axi_fpd_aclk" } ]
          }
        },
        "CLK.cpm_pcie_noc_axi0_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "1000000000", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_cpm_pcie_noc_axi0_clk", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "CPM_PCIE_NOC_0", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "PS_PCIE_TO_NOC_NMU", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "cpm_pcie_noc_axi0_clk" } ]
          }
        },
        "CLK.cpm_pcie_noc_axi1_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "1000000000", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_cpm_pcie_noc_axi1_clk", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "CPM_PCIE_NOC_1", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "PS_PCIE_TO_NOC_NMU", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "cpm_pcie_noc_axi1_clk" } ]
          }
        },
        "CLK.dma1_intrfc_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "429162384", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_pl0_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "dma1_m_axis_h2c:dma1_s_axis_c2h:dma1_s_axis_c2h_cmpt:dma1_st_rx_msg", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "dma1_axi_aresetn", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "dma1_intrfc_clk" } ]
          }
        },
        "INTR.cpm_misc_irq": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "PortWidth": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "cpm_misc_irq" } ]
          }
        },
        "INTR.cpm_cor_irq": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "PortWidth": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "cpm_cor_irq" } ]
          }
        },
        "INTR.cpm_uncor_irq": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "PortWidth": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "cpm_uncor_irq" } ]
          }
        },
        "INTR.cpm_irq0": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "PortWidth": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "cpm_irq0" } ]
          }
        },
        "INTR.cpm_irq1": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "PortWidth": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "cpm_irq1" } ]
          }
        },
        "RST.dma1_axi_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "dma1_axi_aresetn" } ]
          }
        },
        "RST.dma1_intrfc_resetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "dma1_intrfc_resetn" } ]
          }
        },
        "M_AXI_FPD": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "master",
          "address_space_ref": "M_AXI_FPD",
          "parameters": {
            "DATA_WIDTH": [ { "value": "128", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "429162384", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "44", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "2", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "2", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_pl0_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "CATEGORY": [ { "value": "pl", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "MY_CATEGORY": [ { "value": "ps", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ]
          },
          "port_maps": {
            "AWID": [ { "physical_name": "M_AXI_FPD_awid" } ],
            "AWADDR": [ { "physical_name": "M_AXI_FPD_awaddr" } ],
            "AWLEN": [ { "physical_name": "M_AXI_FPD_awlen" } ],
            "AWSIZE": [ { "physical_name": "M_AXI_FPD_awsize" } ],
            "AWBURST": [ { "physical_name": "M_AXI_FPD_awburst" } ],
            "AWLOCK": [ { "physical_name": "M_AXI_FPD_awlock" } ],
            "AWCACHE": [ { "physical_name": "M_AXI_FPD_awcache" } ],
            "AWPROT": [ { "physical_name": "M_AXI_FPD_awprot" } ],
            "AWVALID": [ { "physical_name": "M_AXI_FPD_awvalid" } ],
            "AWUSER": [ { "physical_name": "M_AXI_FPD_awuser" } ],
            "AWREADY": [ { "physical_name": "M_AXI_FPD_awready" } ],
            "WLAST": [ { "physical_name": "M_AXI_FPD_wlast" } ],
            "WVALID": [ { "physical_name": "M_AXI_FPD_wvalid" } ],
            "WREADY": [ { "physical_name": "M_AXI_FPD_wready" } ],
            "BID": [ { "physical_name": "M_AXI_FPD_bid" } ],
            "BRESP": [ { "physical_name": "M_AXI_FPD_bresp" } ],
            "BVALID": [ { "physical_name": "M_AXI_FPD_bvalid" } ],
            "BREADY": [ { "physical_name": "M_AXI_FPD_bready" } ],
            "ARID": [ { "physical_name": "M_AXI_FPD_arid" } ],
            "ARADDR": [ { "physical_name": "M_AXI_FPD_araddr" } ],
            "ARLEN": [ { "physical_name": "M_AXI_FPD_arlen" } ],
            "ARSIZE": [ { "physical_name": "M_AXI_FPD_arsize" } ],
            "ARBURST": [ { "physical_name": "M_AXI_FPD_arburst" } ],
            "ARLOCK": [ { "physical_name": "M_AXI_FPD_arlock" } ],
            "ARCACHE": [ { "physical_name": "M_AXI_FPD_arcache" } ],
            "ARPROT": [ { "physical_name": "M_AXI_FPD_arprot" } ],
            "ARVALID": [ { "physical_name": "M_AXI_FPD_arvalid" } ],
            "ARUSER": [ { "physical_name": "M_AXI_FPD_aruser" } ],
            "ARREADY": [ { "physical_name": "M_AXI_FPD_arready" } ],
            "RID": [ { "physical_name": "M_AXI_FPD_rid" } ],
            "RRESP": [ { "physical_name": "M_AXI_FPD_rresp" } ],
            "RLAST": [ { "physical_name": "M_AXI_FPD_rlast" } ],
            "RVALID": [ { "physical_name": "M_AXI_FPD_rvalid" } ],
            "RREADY": [ { "physical_name": "M_AXI_FPD_rready" } ],
            "AWQOS": [ { "physical_name": "M_AXI_FPD_awqos" } ],
            "ARQOS": [ { "physical_name": "M_AXI_FPD_arqos" } ],
            "WDATA": [ { "physical_name": "M_AXI_FPD_wdata" } ],
            "WSTRB": [ { "physical_name": "M_AXI_FPD_wstrb" } ],
            "RDATA": [ { "physical_name": "M_AXI_FPD_rdata" } ]
          }
        },
        "CPM_PCIE_NOC_0": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "master",
          "address_space_ref": "CPM_PCIE_NOC_0",
          "parameters": {
            "DATA_WIDTH": [ { "value": "128", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "1000000000", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "64", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "18", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "18", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "17", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "17", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "64", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "64", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_cpm_pcie_noc_axi0_clk", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "CATEGORY": [ { "value": "noc", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "MY_CATEGORY": [ { "value": "ps_pcie", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "PS_PCIE_TO_NOC_NMU", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "HD_TANDEM": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "INDEX": [ { "value": "0", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "CPM_PCIE_NOC_0_araddr" } ],
            "ARBURST": [ { "physical_name": "CPM_PCIE_NOC_0_arburst" } ],
            "ARCACHE": [ { "physical_name": "CPM_PCIE_NOC_0_arcache" } ],
            "ARID": [ { "physical_name": "CPM_PCIE_NOC_0_arid" } ],
            "ARLEN": [ { "physical_name": "CPM_PCIE_NOC_0_arlen" } ],
            "ARLOCK": [ { "physical_name": "CPM_PCIE_NOC_0_arlock" } ],
            "ARPROT": [ { "physical_name": "CPM_PCIE_NOC_0_arprot" } ],
            "ARQOS": [ { "physical_name": "CPM_PCIE_NOC_0_arqos" } ],
            "ARSIZE": [ { "physical_name": "CPM_PCIE_NOC_0_arsize" } ],
            "ARUSER": [ { "physical_name": "CPM_PCIE_NOC_0_aruser" } ],
            "ARVALID": [ { "physical_name": "CPM_PCIE_NOC_0_arvalid" } ],
            "AWADDR": [ { "physical_name": "CPM_PCIE_NOC_0_awaddr" } ],
            "AWBURST": [ { "physical_name": "CPM_PCIE_NOC_0_awburst" } ],
            "AWCACHE": [ { "physical_name": "CPM_PCIE_NOC_0_awcache" } ],
            "AWID": [ { "physical_name": "CPM_PCIE_NOC_0_awid" } ],
            "AWLEN": [ { "physical_name": "CPM_PCIE_NOC_0_awlen" } ],
            "AWLOCK": [ { "physical_name": "CPM_PCIE_NOC_0_awlock" } ],
            "AWPROT": [ { "physical_name": "CPM_PCIE_NOC_0_awprot" } ],
            "AWQOS": [ { "physical_name": "CPM_PCIE_NOC_0_awqos" } ],
            "AWSIZE": [ { "physical_name": "CPM_PCIE_NOC_0_awsize" } ],
            "AWUSER": [ { "physical_name": "CPM_PCIE_NOC_0_awuser" } ],
            "AWVALID": [ { "physical_name": "CPM_PCIE_NOC_0_awvalid" } ],
            "BREADY": [ { "physical_name": "CPM_PCIE_NOC_0_bready" } ],
            "RREADY": [ { "physical_name": "CPM_PCIE_NOC_0_rready" } ],
            "WDATA": [ { "physical_name": "CPM_PCIE_NOC_0_wdata" } ],
            "WLAST": [ { "physical_name": "CPM_PCIE_NOC_0_wlast" } ],
            "WSTRB": [ { "physical_name": "CPM_PCIE_NOC_0_wstrb" } ],
            "WVALID": [ { "physical_name": "CPM_PCIE_NOC_0_wvalid" } ],
            "ARREADY": [ { "physical_name": "CPM_PCIE_NOC_0_arready" } ],
            "AWREADY": [ { "physical_name": "CPM_PCIE_NOC_0_awready" } ],
            "BID": [ { "physical_name": "CPM_PCIE_NOC_0_bid" } ],
            "BRESP": [ { "physical_name": "CPM_PCIE_NOC_0_bresp" } ],
            "BVALID": [ { "physical_name": "CPM_PCIE_NOC_0_bvalid" } ],
            "RDATA": [ { "physical_name": "CPM_PCIE_NOC_0_rdata" } ],
            "RID": [ { "physical_name": "CPM_PCIE_NOC_0_rid" } ],
            "RLAST": [ { "physical_name": "CPM_PCIE_NOC_0_rlast" } ],
            "RRESP": [ { "physical_name": "CPM_PCIE_NOC_0_rresp" } ],
            "RVALID": [ { "physical_name": "CPM_PCIE_NOC_0_rvalid" } ],
            "RUSER": [ { "physical_name": "CPM_PCIE_NOC_0_ruser" } ],
            "WUSER": [ { "physical_name": "CPM_PCIE_NOC_0_wuser" } ],
            "WREADY": [ { "physical_name": "CPM_PCIE_NOC_0_wready" } ]
          }
        },
        "CPM_PCIE_NOC_1": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "master",
          "address_space_ref": "CPM_PCIE_NOC_1",
          "parameters": {
            "DATA_WIDTH": [ { "value": "128", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "1000000000", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "64", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "18", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "18", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "17", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "17", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "64", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "64", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_cpm_pcie_noc_axi1_clk", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ],
            "CATEGORY": [ { "value": "noc", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "MY_CATEGORY": [ { "value": "ps_pcie", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "PHYSICAL_CHANNEL": [ { "value": "PS_PCIE_TO_NOC_NMU", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "HD_TANDEM": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "INDEX": [ { "value": "1", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "CPM_PCIE_NOC_1_araddr" } ],
            "ARBURST": [ { "physical_name": "CPM_PCIE_NOC_1_arburst" } ],
            "ARCACHE": [ { "physical_name": "CPM_PCIE_NOC_1_arcache" } ],
            "ARID": [ { "physical_name": "CPM_PCIE_NOC_1_arid" } ],
            "ARLEN": [ { "physical_name": "CPM_PCIE_NOC_1_arlen" } ],
            "ARLOCK": [ { "physical_name": "CPM_PCIE_NOC_1_arlock" } ],
            "ARPROT": [ { "physical_name": "CPM_PCIE_NOC_1_arprot" } ],
            "ARQOS": [ { "physical_name": "CPM_PCIE_NOC_1_arqos" } ],
            "ARSIZE": [ { "physical_name": "CPM_PCIE_NOC_1_arsize" } ],
            "ARUSER": [ { "physical_name": "CPM_PCIE_NOC_1_aruser" } ],
            "ARVALID": [ { "physical_name": "CPM_PCIE_NOC_1_arvalid" } ],
            "AWADDR": [ { "physical_name": "CPM_PCIE_NOC_1_awaddr" } ],
            "AWBURST": [ { "physical_name": "CPM_PCIE_NOC_1_awburst" } ],
            "AWCACHE": [ { "physical_name": "CPM_PCIE_NOC_1_awcache" } ],
            "AWID": [ { "physical_name": "CPM_PCIE_NOC_1_awid" } ],
            "AWLEN": [ { "physical_name": "CPM_PCIE_NOC_1_awlen" } ],
            "AWLOCK": [ { "physical_name": "CPM_PCIE_NOC_1_awlock" } ],
            "AWPROT": [ { "physical_name": "CPM_PCIE_NOC_1_awprot" } ],
            "AWQOS": [ { "physical_name": "CPM_PCIE_NOC_1_awqos" } ],
            "AWSIZE": [ { "physical_name": "CPM_PCIE_NOC_1_awsize" } ],
            "AWUSER": [ { "physical_name": "CPM_PCIE_NOC_1_awuser" } ],
            "AWVALID": [ { "physical_name": "CPM_PCIE_NOC_1_awvalid" } ],
            "BREADY": [ { "physical_name": "CPM_PCIE_NOC_1_bready" } ],
            "RREADY": [ { "physical_name": "CPM_PCIE_NOC_1_rready" } ],
            "WDATA": [ { "physical_name": "CPM_PCIE_NOC_1_wdata" } ],
            "WLAST": [ { "physical_name": "CPM_PCIE_NOC_1_wlast" } ],
            "WSTRB": [ { "physical_name": "CPM_PCIE_NOC_1_wstrb" } ],
            "WVALID": [ { "physical_name": "CPM_PCIE_NOC_1_wvalid" } ],
            "ARREADY": [ { "physical_name": "CPM_PCIE_NOC_1_arready" } ],
            "AWREADY": [ { "physical_name": "CPM_PCIE_NOC_1_awready" } ],
            "BID": [ { "physical_name": "CPM_PCIE_NOC_1_bid" } ],
            "BRESP": [ { "physical_name": "CPM_PCIE_NOC_1_bresp" } ],
            "BVALID": [ { "physical_name": "CPM_PCIE_NOC_1_bvalid" } ],
            "RDATA": [ { "physical_name": "CPM_PCIE_NOC_1_rdata" } ],
            "RID": [ { "physical_name": "CPM_PCIE_NOC_1_rid" } ],
            "RLAST": [ { "physical_name": "CPM_PCIE_NOC_1_rlast" } ],
            "RRESP": [ { "physical_name": "CPM_PCIE_NOC_1_rresp" } ],
            "RVALID": [ { "physical_name": "CPM_PCIE_NOC_1_rvalid" } ],
            "RUSER": [ { "physical_name": "CPM_PCIE_NOC_1_ruser" } ],
            "WUSER": [ { "physical_name": "CPM_PCIE_NOC_1_wuser" } ],
            "WREADY": [ { "physical_name": "CPM_PCIE_NOC_1_wready" } ]
          }
        },
        "dma1_mgmt": {
          "vlnv": "xilinx.com:interface:cpm_dma_mgmt:1.0",
          "abstraction_type": "xilinx.com:interface:cpm_dma_mgmt_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "cpl_vld": [ { "physical_name": "dma1_mgmt_cpl_vld" } ],
            "req_rdy": [ { "physical_name": "dma1_mgmt_req_rdy" } ],
            "cpl_rdy": [ { "physical_name": "dma1_mgmt_cpl_rdy" } ],
            "req_vld": [ { "physical_name": "dma1_mgmt_req_vld" } ],
            "cpl_sts": [ { "physical_name": "dma1_mgmt_cpl_sts" } ],
            "cpl_dat": [ { "physical_name": "dma1_mgmt_cpl_dat" } ],
            "req_cmd": [ { "physical_name": "dma1_mgmt_req_cmd" } ],
            "req_fnc": [ { "physical_name": "dma1_mgmt_req_fnc" } ],
            "req_msc": [ { "physical_name": "dma1_mgmt_req_msc" } ],
            "req_adr": [ { "physical_name": "dma1_mgmt_req_adr" } ],
            "req_dat": [ { "physical_name": "dma1_mgmt_req_dat" } ]
          }
        },
        "dma1_st_rx_msg": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "4", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "429162384", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_a532_pspmc_0_0_pl0_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "TLAST": [ { "physical_name": "dma1_st_rx_msg_tlast" } ],
            "TVALID": [ { "physical_name": "dma1_st_rx_msg_tvalid" } ],
            "TREADY": [ { "physical_name": "dma1_st_rx_msg_tready" } ],
            "TDATA": [ { "physical_name": "dma1_st_rx_msg_tdata" } ]
          }
        },
        "dma1_c2h_byp_in_mm_0": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ready": [ { "physical_name": "dma1_c2h_byp_in_mm_0_ready" } ],
            "sdi": [ { "physical_name": "dma1_c2h_byp_in_mm_0_sdi" } ],
            "valid": [ { "physical_name": "dma1_c2h_byp_in_mm_0_valid" } ],
            "error": [ { "physical_name": "dma1_c2h_byp_in_mm_0_error" } ],
            "no_dma": [ { "physical_name": "dma1_c2h_byp_in_mm_0_no_dma" } ],
            "mrkr_req": [ { "physical_name": "dma1_c2h_byp_in_mm_0_mrkr_req" } ],
            "len": [ { "physical_name": "dma1_c2h_byp_in_mm_0_len" } ],
            "qid": [ { "physical_name": "dma1_c2h_byp_in_mm_0_qid" } ],
            "func": [ { "physical_name": "dma1_c2h_byp_in_mm_0_func" } ],
            "cidx": [ { "physical_name": "dma1_c2h_byp_in_mm_0_cidx" } ],
            "radr": [ { "physical_name": "dma1_c2h_byp_in_mm_0_radr" } ],
            "wadr": [ { "physical_name": "dma1_c2h_byp_in_mm_0_wadr" } ],
            "port_id": [ { "physical_name": "dma1_c2h_byp_in_mm_0_port_id" } ]
          }
        },
        "dma1_c2h_byp_in_mm_1": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ready": [ { "physical_name": "dma1_c2h_byp_in_mm_1_ready" } ],
            "sdi": [ { "physical_name": "dma1_c2h_byp_in_mm_1_sdi" } ],
            "valid": [ { "physical_name": "dma1_c2h_byp_in_mm_1_valid" } ],
            "error": [ { "physical_name": "dma1_c2h_byp_in_mm_1_error" } ],
            "no_dma": [ { "physical_name": "dma1_c2h_byp_in_mm_1_no_dma" } ],
            "mrkr_req": [ { "physical_name": "dma1_c2h_byp_in_mm_1_mrkr_req" } ],
            "len": [ { "physical_name": "dma1_c2h_byp_in_mm_1_len" } ],
            "qid": [ { "physical_name": "dma1_c2h_byp_in_mm_1_qid" } ],
            "func": [ { "physical_name": "dma1_c2h_byp_in_mm_1_func" } ],
            "cidx": [ { "physical_name": "dma1_c2h_byp_in_mm_1_cidx" } ],
            "radr": [ { "physical_name": "dma1_c2h_byp_in_mm_1_radr" } ],
            "wadr": [ { "physical_name": "dma1_c2h_byp_in_mm_1_wadr" } ],
            "port_id": [ { "physical_name": "dma1_c2h_byp_in_mm_1_port_id" } ]
          }
        },
        "dma1_c2h_byp_in_st_csh": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ready": [ { "physical_name": "dma1_c2h_byp_in_st_csh_ready" } ],
            "valid": [ { "physical_name": "dma1_c2h_byp_in_st_csh_valid" } ],
            "error": [ { "physical_name": "dma1_c2h_byp_in_st_csh_error" } ],
            "qid": [ { "physical_name": "dma1_c2h_byp_in_st_csh_qid" } ],
            "func": [ { "physical_name": "dma1_c2h_byp_in_st_csh_func" } ],
            "addr": [ { "physical_name": "dma1_c2h_byp_in_st_csh_addr" } ],
            "port_id": [ { "physical_name": "dma1_c2h_byp_in_st_csh_port_id" } ],
            "pfch_tag": [ { "physical_name": "dma1_c2h_byp_in_st_csh_pfch_tag" } ]
          }
        },
        "dma1_c2h_byp_out": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "valid": [ { "physical_name": "dma1_c2h_byp_out_valid" } ],
            "error": [ { "physical_name": "dma1_c2h_byp_out_error" } ],
            "st_mm": [ { "physical_name": "dma1_c2h_byp_out_st_mm" } ],
            "mm_chn": [ { "physical_name": "dma1_c2h_byp_out_mm_chn" } ],
            "ready": [ { "physical_name": "dma1_c2h_byp_out_ready" } ],
            "fmt": [ { "physical_name": "dma1_c2h_byp_out_fmt" } ],
            "qid": [ { "physical_name": "dma1_c2h_byp_out_qid" } ],
            "dsc": [ { "physical_name": "dma1_c2h_byp_out_dsc" } ],
            "func": [ { "physical_name": "dma1_c2h_byp_out_func" } ],
            "cidx": [ { "physical_name": "dma1_c2h_byp_out_cidx" } ],
            "dsc_sz": [ { "physical_name": "dma1_c2h_byp_out_dsc_sz" } ],
            "port_id": [ { "physical_name": "dma1_c2h_byp_out_port_id" } ],
            "pfch_tag": [ { "physical_name": "dma1_c2h_byp_out_pfch_tag" } ]
          }
        },
        "dma1_h2c_byp_in_mm_0": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ready": [ { "physical_name": "dma1_h2c_byp_in_mm_0_ready" } ],
            "sdi": [ { "physical_name": "dma1_h2c_byp_in_mm_0_sdi" } ],
            "valid": [ { "physical_name": "dma1_h2c_byp_in_mm_0_valid" } ],
            "error": [ { "physical_name": "dma1_h2c_byp_in_mm_0_error" } ],
            "no_dma": [ { "physical_name": "dma1_h2c_byp_in_mm_0_no_dma" } ],
            "mrkr_req": [ { "physical_name": "dma1_h2c_byp_in_mm_0_mrkr_req" } ],
            "len": [ { "physical_name": "dma1_h2c_byp_in_mm_0_len" } ],
            "qid": [ { "physical_name": "dma1_h2c_byp_in_mm_0_qid" } ],
            "func": [ { "physical_name": "dma1_h2c_byp_in_mm_0_func" } ],
            "cidx": [ { "physical_name": "dma1_h2c_byp_in_mm_0_cidx" } ],
            "radr": [ { "physical_name": "dma1_h2c_byp_in_mm_0_radr" } ],
            "wadr": [ { "physical_name": "dma1_h2c_byp_in_mm_0_wadr" } ],
            "port_id": [ { "physical_name": "dma1_h2c_byp_in_mm_0_port_id" } ]
          }
        },
        "dma1_h2c_byp_in_mm_1": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ready": [ { "physical_name": "dma1_h2c_byp_in_mm_1_ready" } ],
            "sdi": [ { "physical_name": "dma1_h2c_byp_in_mm_1_sdi" } ],
            "valid": [ { "physical_name": "dma1_h2c_byp_in_mm_1_valid" } ],
            "error": [ { "physical_name": "dma1_h2c_byp_in_mm_1_error" } ],
            "no_dma": [ { "physical_name": "dma1_h2c_byp_in_mm_1_no_dma" } ],
            "mrkr_req": [ { "physical_name": "dma1_h2c_byp_in_mm_1_mrkr_req" } ],
            "len": [ { "physical_name": "dma1_h2c_byp_in_mm_1_len" } ],
            "qid": [ { "physical_name": "dma1_h2c_byp_in_mm_1_qid" } ],
            "func": [ { "physical_name": "dma1_h2c_byp_in_mm_1_func" } ],
            "cidx": [ { "physical_name": "dma1_h2c_byp_in_mm_1_cidx" } ],
            "radr": [ { "physical_name": "dma1_h2c_byp_in_mm_1_radr" } ],
            "wadr": [ { "physical_name": "dma1_h2c_byp_in_mm_1_wadr" } ],
            "port_id": [ { "physical_name": "dma1_h2c_byp_in_mm_1_port_id" } ]
          }
        },
        "dma1_h2c_byp_in_st": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ready": [ { "physical_name": "dma1_h2c_byp_in_st_ready" } ],
            "eop": [ { "physical_name": "dma1_h2c_byp_in_st_eop" } ],
            "sdi": [ { "physical_name": "dma1_h2c_byp_in_st_sdi" } ],
            "sop": [ { "physical_name": "dma1_h2c_byp_in_st_sop" } ],
            "valid": [ { "physical_name": "dma1_h2c_byp_in_st_valid" } ],
            "error": [ { "physical_name": "dma1_h2c_byp_in_st_error" } ],
            "no_dma": [ { "physical_name": "dma1_h2c_byp_in_st_no_dma" } ],
            "mrkr_req": [ { "physical_name": "dma1_h2c_byp_in_st_mrkr_req" } ],
            "len": [ { "physical_name": "dma1_h2c_byp_in_st_len" } ],
            "qid": [ { "physical_name": "dma1_h2c_byp_in_st_qid" } ],
            "func": [ { "physical_name": "dma1_h2c_byp_in_st_func" } ],
            "addr": [ { "physical_name": "dma1_h2c_byp_in_st_addr" } ],
            "cidx": [ { "physical_name": "dma1_h2c_byp_in_st_cidx" } ],
            "port_id": [ { "physical_name": "dma1_h2c_byp_in_st_port_id" } ]
          }
        },
        "dma1_h2c_byp_out": {
          "vlnv": "xilinx.com:interface:qdma_dsc_byp:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "valid": [ { "physical_name": "dma1_h2c_byp_out_valid" } ],
            "error": [ { "physical_name": "dma1_h2c_byp_out_error" } ],
            "st_mm": [ { "physical_name": "dma1_h2c_byp_out_st_mm" } ],
            "mm_chn": [ { "physical_name": "dma1_h2c_byp_out_mm_chn" } ],
            "ready": [ { "physical_name": "dma1_h2c_byp_out_ready" } ],
            "fmt": [ { "physical_name": "dma1_h2c_byp_out_fmt" } ],
            "qid": [ { "physical_name": "dma1_h2c_byp_out_qid" } ],
            "dsc": [ { "physical_name": "dma1_h2c_byp_out_dsc" } ],
            "func": [ { "physical_name": "dma1_h2c_byp_out_func" } ],
            "cidx": [ { "physical_name": "dma1_h2c_byp_out_cidx" } ],
            "dsc_sz": [ { "physical_name": "dma1_h2c_byp_out_dsc_sz" } ],
            "port_id": [ { "physical_name": "dma1_h2c_byp_out_port_id" } ]
          }
        },
        "dma1_axis_c2h_dmawr": {
          "vlnv": "xilinx.com:display_eqdma:axis_c2h_dmawr:1.0",
          "abstraction_type": "xilinx.com:display_eqdma:axis_c2h_dmawr_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "cmp": [ { "physical_name": "dma1_axis_c2h_dmawr_cmp" } ],
            "target_vch": [ { "physical_name": "dma1_axis_c2h_dmawr_target_vch" } ],
            "port_id": [ { "physical_name": "dma1_axis_c2h_dmawr_port_id" } ]
          }
        },
        "dma1_s_axis_c2h": {
          "vlnv": "xilinx.com:display_eqdma:s_axis_c2h:1.0",
          "abstraction_type": "xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "tready": [ { "physical_name": "dma1_s_axis_c2h_tready" } ],
            "tlast": [ { "physical_name": "dma1_s_axis_c2h_tlast" } ],
            "tvalid": [ { "physical_name": "dma1_s_axis_c2h_tvalid" } ],
            "tcrc": [ { "physical_name": "dma1_s_axis_c2h_tcrc" } ],
            "tdata": [ { "physical_name": "dma1_s_axis_c2h_tdata" } ],
            "mty": [ { "physical_name": "dma1_s_axis_c2h_mty" } ],
            "ecc": [ { "physical_name": "dma1_s_axis_c2h_ecc" } ],
            "ctrl_marker": [ { "physical_name": "dma1_s_axis_c2h_ctrl_marker" } ],
            "ctrl_has_cmpt": [ { "physical_name": "dma1_s_axis_c2h_ctrl_has_cmpt" } ],
            "ctrl_len": [ { "physical_name": "dma1_s_axis_c2h_ctrl_len" } ],
            "ctrl_qid": [ { "physical_name": "dma1_s_axis_c2h_ctrl_qid" } ],
            "ctrl_port_id": [ { "physical_name": "dma1_s_axis_c2h_ctrl_port_id" } ]
          }
        },
        "dma1_s_axis_c2h_cmpt": {
          "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0",
          "abstraction_type": "xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "marker": [ { "physical_name": "dma1_s_axis_c2h_cmpt_marker" } ],
            "user_trig": [ { "physical_name": "dma1_s_axis_c2h_cmpt_user_trig" } ],
            "size": [ { "physical_name": "dma1_s_axis_c2h_cmpt_size" } ],
            "qid": [ { "physical_name": "dma1_s_axis_c2h_cmpt_qid" } ],
            "no_wrb_marker": [ { "physical_name": "dma1_s_axis_c2h_cmpt_no_wrb_marker" } ],
            "port_id": [ { "physical_name": "dma1_s_axis_c2h_cmpt_port_id" } ],
            "col_idx": [ { "physical_name": "dma1_s_axis_c2h_cmpt_col_idx" } ],
            "err_idx": [ { "physical_name": "dma1_s_axis_c2h_cmpt_err_idx" } ],
            "wait_pld_pkt_id": [ { "physical_name": "dma1_s_axis_c2h_cmpt_wait_pld_pkt_id" } ],
            "tready": [ { "physical_name": "dma1_s_axis_c2h_cmpt_tready" } ],
            "tvalid": [ { "physical_name": "dma1_s_axis_c2h_cmpt_tvalid" } ],
            "dpar": [ { "physical_name": "dma1_s_axis_c2h_cmpt_dpar" } ],
            "data": [ { "physical_name": "dma1_s_axis_c2h_cmpt_data" } ],
            "cmpt_type": [ { "physical_name": "dma1_s_axis_c2h_cmpt_cmpt_type" } ]
          }
        },
        "dma1_m_axis_h2c": {
          "vlnv": "xilinx.com:display_eqdma:m_axis_h2c:1.0",
          "abstraction_type": "xilinx.com:display_eqdma:m_axis_h2c_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "tlast": [ { "physical_name": "dma1_m_axis_h2c_tlast" } ],
            "err": [ { "physical_name": "dma1_m_axis_h2c_err" } ],
            "tvalid": [ { "physical_name": "dma1_m_axis_h2c_tvalid" } ],
            "tdata": [ { "physical_name": "dma1_m_axis_h2c_tdata" } ],
            "zero_byte": [ { "physical_name": "dma1_m_axis_h2c_zero_byte" } ],
            "tready": [ { "physical_name": "dma1_m_axis_h2c_tready" } ],
            "tcrc": [ { "physical_name": "dma1_m_axis_h2c_tcrc" } ],
            "mty": [ { "physical_name": "dma1_m_axis_h2c_mty" } ],
            "qid": [ { "physical_name": "dma1_m_axis_h2c_qid" } ],
            "mdata": [ { "physical_name": "dma1_m_axis_h2c_mdata" } ],
            "port_id": [ { "physical_name": "dma1_m_axis_h2c_port_id" } ]
          }
        },
        "dma1_axis_c2h_status": {
          "vlnv": "xilinx.com:interface:qdma_c2h_status:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_c2h_status_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "last": [ { "physical_name": "dma1_axis_c2h_status_last" } ],
            "drop": [ { "physical_name": "dma1_axis_c2h_status_drop" } ],
            "error": [ { "physical_name": "dma1_axis_c2h_status_error" } ],
            "valid": [ { "physical_name": "dma1_axis_c2h_status_valid" } ],
            "status_cmp": [ { "physical_name": "dma1_axis_c2h_status_status_cmp" } ],
            "qid": [ { "physical_name": "dma1_axis_c2h_status_qid" } ]
          }
        },
        "dma1_qsts_out": {
          "vlnv": "xilinx.com:interface:eqdma_qsts:1.0",
          "abstraction_type": "xilinx.com:interface:eqdma_qsts_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "vld": [ { "physical_name": "dma1_qsts_out_vld" } ],
            "op": [ { "physical_name": "dma1_qsts_out_op" } ],
            "rdy": [ { "physical_name": "dma1_qsts_out_rdy" } ],
            "qid": [ { "physical_name": "dma1_qsts_out_qid" } ],
            "data": [ { "physical_name": "dma1_qsts_out_data" } ],
            "port_id": [ { "physical_name": "dma1_qsts_out_port_id" } ]
          }
        },
        "dma1_dsc_crdt_in": {
          "vlnv": "xilinx.com:interface:qdma_dsc_crdt_in:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_dsc_crdt_in_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "rdy": [ { "physical_name": "dma1_dsc_crdt_in_rdy" } ],
            "dir": [ { "physical_name": "dma1_dsc_crdt_in_dir" } ],
            "valid": [ { "physical_name": "dma1_dsc_crdt_in_valid" } ],
            "fence": [ { "physical_name": "dma1_dsc_crdt_in_fence" } ],
            "qid": [ { "physical_name": "dma1_dsc_crdt_in_qid" } ],
            "crdt": [ { "physical_name": "dma1_dsc_crdt_in_crdt" } ]
          }
        },
        "dma1_usr_irq": {
          "vlnv": "xilinx.com:interface:qdma_usr_irq:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_usr_irq_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "ack": [ { "physical_name": "dma1_usr_irq_ack" } ],
            "fail": [ { "physical_name": "dma1_usr_irq_fail" } ],
            "valid": [ { "physical_name": "dma1_usr_irq_valid" } ],
            "vec": [ { "physical_name": "dma1_usr_irq_vec" } ],
            "fnc": [ { "physical_name": "dma1_usr_irq_fnc" } ]
          }
        },
        "dma1_tm_dsc_sts": {
          "vlnv": "xilinx.com:interface:qdma_tm_dsc_sts:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_tm_dsc_sts_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "mm": [ { "physical_name": "dma1_tm_dsc_sts_mm" } ],
            "qen": [ { "physical_name": "dma1_tm_dsc_sts_qen" } ],
            "byp": [ { "physical_name": "dma1_tm_dsc_sts_byp" } ],
            "dir": [ { "physical_name": "dma1_tm_dsc_sts_dir" } ],
            "error": [ { "physical_name": "dma1_tm_dsc_sts_error" } ],
            "valid": [ { "physical_name": "dma1_tm_dsc_sts_valid" } ],
            "qinv": [ { "physical_name": "dma1_tm_dsc_sts_qinv" } ],
            "irq_arm": [ { "physical_name": "dma1_tm_dsc_sts_irq_arm" } ],
            "rdy": [ { "physical_name": "dma1_tm_dsc_sts_rdy" } ],
            "qid": [ { "physical_name": "dma1_tm_dsc_sts_qid" } ],
            "avl": [ { "physical_name": "dma1_tm_dsc_sts_avl" } ],
            "pidx": [ { "physical_name": "dma1_tm_dsc_sts_pidx" } ],
            "port_id": [ { "physical_name": "dma1_tm_dsc_sts_port_id" } ]
          }
        },
        "dma1_usr_flr": {
          "vlnv": "xilinx.com:interface:qdma_usr_flr:1.0",
          "abstraction_type": "xilinx.com:interface:qdma_usr_flr_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "set": [ { "physical_name": "dma1_usr_flr_set" } ],
            "clear": [ { "physical_name": "dma1_usr_flr_clear" } ],
            "fnc": [ { "physical_name": "dma1_usr_flr_fnc" } ],
            "done_vld": [ { "physical_name": "dma1_usr_flr_done_vld" } ],
            "done_fnc": [ { "physical_name": "dma1_usr_flr_done_fnc" } ]
          }
        },
        "PCIE1_GT": {
          "vlnv": "xilinx.com:interface:gt:1.0",
          "abstraction_type": "xilinx.com:interface:gt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "CAN_DEBUG": [ { "value": "false", "value_permission": "bd", "resolve_type": "generated", "format": "bool", "is_static_object": false } ]
          },
          "port_maps": {
            "GRX_N": [ { "physical_name": "PCIE1_GT_grx_n" } ],
            "GTX_N": [ { "physical_name": "PCIE1_GT_gtx_n" } ],
            "GRX_P": [ { "physical_name": "PCIE1_GT_grx_p" } ],
            "GTX_P": [ { "physical_name": "PCIE1_GT_gtx_p" } ]
          }
        },
        "gt_refclk1": {
          "vlnv": "xilinx.com:interface:diff_clock:1.0",
          "abstraction_type": "xilinx.com:interface:diff_clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CAN_DEBUG": [ { "value": "false", "value_permission": "bd", "resolve_type": "generated", "format": "bool", "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK_N": [ { "physical_name": "gt_refclk1_clk_n" } ],
            "CLK_P": [ { "physical_name": "gt_refclk1_clk_p" } ]
          }
        },
        "pcie1_pipe_ep": {
          "vlnv": "xilinx.com:interface:pcie_ext_pipe:1.0",
          "abstraction_type": "xilinx.com:interface:pcie_ext_pipe_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CONNECTIONS": [ { "value": "", "resolve_type": "user", "is_static_object": false } ]
          },
          "port_maps": {
            "TX_0": [ { "physical_name": "pcie1_pipe_ep_tx_0" } ],
            "RX_0": [ { "physical_name": "pcie1_pipe_ep_rx_0" } ],
            "TX_1": [ { "physical_name": "pcie1_pipe_ep_tx_1" } ],
            "RX_1": [ { "physical_name": "pcie1_pipe_ep_rx_1" } ],
            "TX_2": [ { "physical_name": "pcie1_pipe_ep_tx_2" } ],
            "RX_2": [ { "physical_name": "pcie1_pipe_ep_rx_2" } ],
            "TX_3": [ { "physical_name": "pcie1_pipe_ep_tx_3" } ],
            "RX_3": [ { "physical_name": "pcie1_pipe_ep_rx_3" } ],
            "TX_4": [ { "physical_name": "pcie1_pipe_ep_tx_4" } ],
            "RX_4": [ { "physical_name": "pcie1_pipe_ep_rx_4" } ],
            "TX_5": [ { "physical_name": "pcie1_pipe_ep_tx_5" } ],
            "RX_5": [ { "physical_name": "pcie1_pipe_ep_rx_5" } ],
            "TX_6": [ { "physical_name": "pcie1_pipe_ep_tx_6" } ],
            "RX_6": [ { "physical_name": "pcie1_pipe_ep_rx_6" } ],
            "TX_7": [ { "physical_name": "pcie1_pipe_ep_tx_7" } ],
            "RX_7": [ { "physical_name": "pcie1_pipe_ep_rx_7" } ],
            "TX_8": [ { "physical_name": "pcie1_pipe_ep_tx_8" } ],
            "RX_8": [ { "physical_name": "pcie1_pipe_ep_rx_8" } ],
            "TX_9": [ { "physical_name": "pcie1_pipe_ep_tx_9" } ],
            "RX_9": [ { "physical_name": "pcie1_pipe_ep_rx_9" } ],
            "TX_10": [ { "physical_name": "pcie1_pipe_ep_tx_10" } ],
            "RX_10": [ { "physical_name": "pcie1_pipe_ep_rx_10" } ],
            "TX_11": [ { "physical_name": "pcie1_pipe_ep_tx_11" } ],
            "RX_11": [ { "physical_name": "pcie1_pipe_ep_rx_11" } ],
            "TX_12": [ { "physical_name": "pcie1_pipe_ep_tx_12" } ],
            "RX_12": [ { "physical_name": "pcie1_pipe_ep_rx_12" } ],
            "TX_13": [ { "physical_name": "pcie1_pipe_ep_tx_13" } ],
            "RX_13": [ { "physical_name": "pcie1_pipe_ep_rx_13" } ],
            "TX_14": [ { "physical_name": "pcie1_pipe_ep_tx_14" } ],
            "RX_14": [ { "physical_name": "pcie1_pipe_ep_rx_14" } ],
            "TX_15": [ { "physical_name": "pcie1_pipe_ep_tx_15" } ],
            "RX_15": [ { "physical_name": "pcie1_pipe_ep_rx_15" } ],
            "COMMANDS_IN": [ { "physical_name": "pcie1_pipe_ep_commands_in" } ],
            "COMMANDS_OUT": [ { "physical_name": "pcie1_pipe_ep_commands_out" } ]
          }
        }
      },
      "address_spaces": {
        "M_AXI_FPD": {
          "range": "0x100000000000",
          "width": "44",
          "apertures": {
            "M_AXI_FPD:APERTURE_0": [ { "offset": "0xA4000000", "range": "0x1C000000", "display_name": "APERTURE_0", "description": "register" } ],
            "M_AXI_FPD:APERTURE_1": [ { "offset": "0x400000000", "range": "0x200000000", "display_name": "APERTURE_1", "description": "register" } ],
            "M_AXI_FPD:APERTURE_2": [ { "offset": "0x40000000000", "range": "0x010000000000", "display_name": "APERTURE_2", "description": "register" } ]
          }
        },
        "CPM_PCIE_NOC_0": {
          "range": "0x10000000000000000",
          "width": "64",
          "apertures": {
            "CPM_PCIE_NOC_0:APERTURE_0": [ { "offset": "0x00000000000", "range": "0x100000000000", "display_name": "APERTURE_0", "description": "register" } ]
          }
        },
        "CPM_PCIE_NOC_1": {
          "range": "0x10000000000000000",
          "width": "64",
          "apertures": {
            "CPM_PCIE_NOC_1:APERTURE_0": [ { "offset": "0x00000000000", "range": "0x100000000000", "display_name": "APERTURE_0", "description": "register" } ]
          }
        }
      }
    }
  }
}