// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Wed Nov 19 00:08:22 2025
// Host        : alina running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               d:/laborator/ALU_project/ALU_project.gen/sources_1/bd/design_alu/ip/design_alu_ALU_0_1/design_alu_ALU_0_1_stub.v
// Design      : design_alu_ALU_0_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ALU,Vivado 2024.1" *)
module design_alu_ALU_0_1(A, B, opcode, RESULT)
/* synthesis syn_black_box black_box_pad_pin="A[7:0],B[7:0],opcode[1:0],RESULT[15:0]" */;
  input [7:0]A;
  input [7:0]B;
  input [1:0]opcode;
  output [15:0]RESULT;
endmodule
