Source Block: hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@306:316@HdlStmAssign
      sync_valid <= 1'b0;
    end
  end
end

assign sync = cmd_d1[7:0];

always @(posedge clk) begin
  if (resetn == 1'b0)
    sdo_data_ready <= 1'b0;
  else if (sdo_enabled == 1'b1 && first_bit == 1'b1 && trigger_tx == 1'b1 && transfer_active == 1'b1)

Diff Content:
- 311 assign sync = cmd_d1[7:0];

Clone Blocks:
