OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      38347.3 u
average displacement        1.2 u
max displacement            8.9 u
original HPWL          198384.2 u
legalized HPWL         236057.7 u
delta HPWL                   19 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 31687 cells, 71 terminals, 31093 edges and 99781 pins.
[INFO DPO-0109] Network stats: inst 31758, edges 31093, pins 99781
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 805 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30953 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (690460, 688800)
[INFO DPO-0310] Assigned 30953 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.756050e+08.
[INFO DPO-0302] End of matching; objective is 4.732047e+08, improvement is 0.50 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.545103e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.503367e+08.
[INFO DPO-0307] End of global swaps; objective is 4.503367e+08, improvement is 4.83 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.479227e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.479227e+08, improvement is 0.54 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.452317e+08.
[INFO DPO-0305] End of reordering; objective is 4.452317e+08, improvement is 0.60 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 619060 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 619060, swaps 98682, moves 160017 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.361171e+08, Scratch cost 4.282465e+08, Incremental cost 4.282465e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.282465e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.80 percent.
[INFO DPO-0332] End of pass, Generator displacement called 619060 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1238120, swaps 194513, moves 320496 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.282465e+08, Scratch cost 4.251752e+08, Incremental cost 4.251752e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.251752e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.72 percent.
[INFO DPO-0328] End of random improver; improvement is 2.508935 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15454 cell orientations for row compatibility.
[INFO DPO-0383] Performed 10001 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.278860e+08, improvement is 1.48 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           236057.7 u
Final HPWL              210766.9 u
Delta HPWL                 -10.7 %

[INFO DPL-0020] Mirrored 892 instances
[INFO DPL-0021] HPWL before          210766.9 u
[INFO DPL-0022] HPWL after           210665.7 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[7].sub_unit_i/_2403_/G ^
   0.46
_596_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _606_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.12                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  250.97                           net11 (net)
                  0.05    0.04    0.36 ^ _606_/RN (DFFR_X1)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _606_/CK (DFFR_X1)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2718_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[0].sub_unit_i/_2718_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2718_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _657_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _657_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _657_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _657_/Q (DFFR_X1)
     2    2.72                           net44 (net)
                  0.01    0.00    0.09 v _533_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _533_/ZN (NAND2_X1)
     1    1.65                           _213_ (net)
                  0.01    0.00    0.10 ^ _535_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _535_/ZN (NAND2_X1)
     1    1.23                           _069_ (net)
                  0.01    0.00    0.11 v _657_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _657_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _606_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.12                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  250.97                           net11 (net)
                  0.05    0.04    0.36 ^ _606_/RN (DFFR_X1)
                                  0.36   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _606_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.68                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2858_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.13    0.24    0.24 ^ lut/_213_/Q (DFFR_X2)
    60  122.65                           lut/wdata_a_q[8] (net)
                  0.13    0.02    0.27 ^ max_cap135/A (BUF_X16)
                  0.01    0.03    0.30 ^ max_cap135/Z (BUF_X16)
    37   87.69                           net135 (net)
                  0.03    0.02    0.32 ^ max_cap134/A (BUF_X16)
                  0.01    0.03    0.35 ^ max_cap134/Z (BUF_X16)
    34   77.09                           net134 (net)
                  0.02    0.01    0.36 ^ max_cap131/A (BUF_X16)
                  0.01    0.03    0.39 ^ max_cap131/Z (BUF_X16)
    57  122.13                           net131 (net)
                  0.02    0.01    0.40 ^ max_length129/A (BUF_X16)
                  0.01    0.02    0.42 ^ max_length129/Z (BUF_X16)
    53   80.79                           net129 (net)
                  0.04    0.03    0.45 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2858_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2858_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _606_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.12                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  250.97                           net11 (net)
                  0.05    0.04    0.36 ^ _606_/RN (DFFR_X1)
                                  0.36   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _606_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.68                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2858_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.13    0.24    0.24 ^ lut/_213_/Q (DFFR_X2)
    60  122.65                           lut/wdata_a_q[8] (net)
                  0.13    0.02    0.27 ^ max_cap135/A (BUF_X16)
                  0.01    0.03    0.30 ^ max_cap135/Z (BUF_X16)
    37   87.69                           net135 (net)
                  0.03    0.02    0.32 ^ max_cap134/A (BUF_X16)
                  0.01    0.03    0.35 ^ max_cap134/Z (BUF_X16)
    34   77.09                           net134 (net)
                  0.02    0.01    0.36 ^ max_cap131/A (BUF_X16)
                  0.01    0.03    0.39 ^ max_cap131/Z (BUF_X16)
    57  122.13                           net131 (net)
                  0.02    0.01    0.40 ^ max_length129/A (BUF_X16)
                  0.01    0.02    0.42 ^ max_length129/Z (BUF_X16)
    53   80.79                           net129 (net)
                  0.04    0.03    0.45 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2858_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2858_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  122.65   -1.80 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05629226565361023

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2835

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.7977697849273682

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0149

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4489

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.58e-03   3.48e-04   2.75e-04   1.02e-02  45.9%
Combinational          2.78e-03   8.72e-03   5.39e-04   1.20e-02  54.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.24e-02   9.07e-03   8.14e-04   2.22e-02 100.0%
                          55.6%      40.8%       3.7%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 46532 u^2 40% utilization.

Elapsed time: 0:30.44[h:]min:sec. CPU time: user 30.23 sys 0.19 (99%). Peak memory: 280916KB.
