Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7aa70013a0354ca6af2d1a80c7995d68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'yy' on this module [C:/Users/madha/OneDrive/Desktop/computer-architecture-practical/Practical-1/practical-1a/practical-1a.srcs/sim_1/new/tb.v:30]
ERROR: [VRFC 10-3180] cannot find port 'xx' on this module [C:/Users/madha/OneDrive/Desktop/computer-architecture-practical/Practical-1/practical-1a/practical-1a.srcs/sim_1/new/tb.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
