Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 14:09:16 2019
| Host         : Dhyey running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./vivado_run/Timing/post_synth_timing_summary.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a/divided_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.374     -104.053                     16                  956        0.117        0.000                      0                  956        4.500        0.000                       0                   389  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.374     -104.053                     16                  956        0.117        0.000                      0                  956        4.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -7.374ns,  Total Violation     -104.053ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.374ns  (required time - arrival time)
  Source:                 ab_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.223ns  (logic 4.394ns (25.512%)  route 12.829ns (74.488%))
  Logic Levels:           28  (LUT5=2 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, unplaced)       0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  ab_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  ab_reg[4]/Q
                         net (fo=7, unplaced)         1.000     4.394    ab_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.689 f  AB[5]_i_21/O
                         net (fo=4, unplaced)         0.473     5.162    AB[5]_i_21_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.286 r  AB[10]_i_18/O
                         net (fo=1, unplaced)         0.449     5.735    AB[10]_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.859 f  AB[10]_i_15/O
                         net (fo=2, unplaced)         0.460     6.319    AB[10]_i_15_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  AB[1]_i_29/O
                         net (fo=1, unplaced)         0.449     6.892    AB[1]_i_29_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  AB[1]_i_23/O
                         net (fo=1, unplaced)         0.449     7.465    AB[1]_i_23_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.589 f  AB[1]_i_19/O
                         net (fo=2, unplaced)         0.460     8.049    AB[1]_i_19_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.173 r  AB[8]_i_20/O
                         net (fo=1, unplaced)         0.449     8.622    AB[8]_i_20_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.746 f  AB[8]_i_17/O
                         net (fo=2, unplaced)         0.460     9.206    AB[8]_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.330 r  AB[13]_i_24/O
                         net (fo=1, unplaced)         0.449     9.779    AB[13]_i_24_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.903 f  AB[13]_i_21/O
                         net (fo=2, unplaced)         0.460    10.363    AB[13]_i_21_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.487 r  AB[4]_i_23/O
                         net (fo=1, unplaced)         0.449    10.936    AB[4]_i_23_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.060 f  AB[4]_i_20/O
                         net (fo=2, unplaced)         0.460    11.520    AB[4]_i_20_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.644 r  AB[7]_i_23/O
                         net (fo=1, unplaced)         0.449    12.093    AB[7]_i_23_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.217 f  AB[7]_i_20/O
                         net (fo=2, unplaced)         0.460    12.677    AB[7]_i_20_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    12.801 r  AB[14]_i_25/O
                         net (fo=1, unplaced)         0.449    13.250    AB[14]_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.374 f  AB[14]_i_22/O
                         net (fo=2, unplaced)         0.460    13.834    AB[14]_i_22_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.958 r  AB[1]_i_26/O
                         net (fo=1, unplaced)         0.449    14.407    AB[1]_i_26_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    14.531 f  AB[1]_i_21/O
                         net (fo=1, unplaced)         0.449    14.980    AB[1]_i_21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.104 f  AB[1]_i_17/O
                         net (fo=2, unplaced)         0.460    15.564    AB[1]_i_17_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    15.688 r  AB[11]_i_25/O
                         net (fo=1, unplaced)         0.449    16.137    AB[11]_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    16.261 f  AB[11]_i_22/O
                         net (fo=2, unplaced)         0.460    16.721    AB[11]_i_22_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    16.845 r  AB[0]_i_22/O
                         net (fo=1, unplaced)         0.449    17.294    AB[0]_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.418 f  AB[0]_i_17/O
                         net (fo=2, unplaced)         0.460    17.878    AB[0]_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    18.002 r  AB[0]_i_11/O
                         net (fo=1, unplaced)         0.449    18.451    AB[0]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    18.575 r  AB[0]_i_6/O
                         net (fo=3, unplaced)         0.467    19.042    AB[0]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    19.166 r  AB[14]_i_7/O
                         net (fo=1, unplaced)         0.000    19.166    AB[14]_i_7_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    19.411 r  AB_reg[14]_i_4/O
                         net (fo=1, unplaced)         0.452    19.863    AB_reg[14]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298    20.161 r  AB[14]_i_1/O
                         net (fo=1, unplaced)         0.000    20.161    AB[14]
                         FDRE                                         r  AB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, unplaced)       0.439    12.678    clk_IBUF_BUFG
                         FDRE                                         r  AB_reg[14]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    AB_reg[14]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                 -7.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 a/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, unplaced)       0.114     0.704    a/clk_IBUF_BUFG
                         FDRE                                         r  a/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  a/divided_clk_reg/Q
                         net (fo=3, unplaced)         0.114     0.959    a/CLK
                         LUT5 (Prop_lut5_I4_O)        0.098     1.057 r  a/divided_clk_i_1/O
                         net (fo=1, unplaced)         0.000     1.057    a/divided_clk_i_1_n_0
                         FDRE                                         r  a/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, unplaced)       0.259     1.057    a/clk_IBUF_BUFG
                         FDRE                                         r  a/divided_clk_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    a/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ab_reg[49]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ab_reg[49]/C



