{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683639274169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683639274169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  9 07:34:34 2023 " "Processing started: Tue May  9 07:34:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683639274169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639274169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba_vgamaybe -c prueba_vgamaybe " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba_vgamaybe -c prueba_vgamaybe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639274169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683639274516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683639274517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/random_number.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_tb " "Found entity 1: mov_tb" {  } { { "mov_tb.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mov_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_tb " "Found entity 1: matrix_tb" {  } { { "matrix_tb.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/matrix_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_4_4 " "Found entity 1: matrix_4_4" {  } { { "matrix_4_4.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/matrix_4_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextosseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hextosseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hextosseg " "Found entity 1: hextosseg" {  } { { "hextosseg.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/hextosseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_up MOVE_UP game2048.sv(4) " "Verilog HDL Declaration information at game2048.sv(4): object \"move_up\" differs only in case from object \"MOVE_UP\" in the same scope" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683639280465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN game2048.sv(5) " "Verilog HDL Declaration information at game2048.sv(5): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683639280465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_left MOVE_LEFT game2048.sv(6) " "Verilog HDL Declaration information at game2048.sv(6): object \"move_left\" differs only in case from object \"MOVE_LEFT\" in the same scope" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683639280465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT game2048.sv(7) " "Verilog HDL Declaration information at game2048.sv(7): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683639280465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game2048.sv 1 1 " "Found 1 design units, including 1 entities, in source file game2048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game2048 " "Found entity 1: game2048" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_game " "Found entity 1: controller_game" {  } { { "controller_game.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_loss.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_loss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_loss " "Found entity 1: check_loss" {  } { { "check_loss.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintosseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintosseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bintosseg " "Found entity 1: bintosseg" {  } { { "bintosseg.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/bintosseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file addandmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addAndmov " "Found entity 1: addAndmov" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla " "Found entity 1: Pantalla" {  } { { "Pantalla.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorVGA " "Found entity 1: ControladorVGA" {  } { { "ControladorVGA.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/ControladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckPos " "Found entity 1: CheckPos" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280474 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "prueba_vgamaybe.sv " "Can't analyze file -- file prueba_vgamaybe.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683639280477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dibujar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_dibujar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dibujar " "Found entity 1: mux_dibujar" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SyncXY.sv(4) " "Verilog HDL information at SyncXY.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "SyncXY.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/SyncXY.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683639280480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file syncxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyncXY " "Found entity 1: SyncXY" {  } { { "SyncXY.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/SyncXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_space.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_space.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_space " "Found entity 1: mux_space" {  } { { "mux_space.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_space.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file pruebaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaclock " "Found entity 1: pruebaclock" {  } { { "pruebaclock.v" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/pruebaclock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaclock/pruebaclock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pruebaclock/pruebaclock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaclock_0002 " "Found entity 1: pruebaclock_0002" {  } { { "pruebaclock/pruebaclock_0002.v" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/pruebaclock/pruebaclock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file tablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tablero " "Found entity 1: tablero" {  } { { "tablero.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/tablero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683639280485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683639280510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280514 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game2048 game2048:mde " "Elaborating entity \"game2048\" for hierarchy \"game2048:mde\"" {  } { { "main.sv" "mde" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(41) " "Verilog HDL assignment warning at game2048.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280523 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(47) " "Verilog HDL assignment warning at game2048.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280523 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(48) " "Verilog HDL assignment warning at game2048.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280523 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(49) " "Verilog HDL assignment warning at game2048.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280523 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(50) " "Verilog HDL assignment warning at game2048.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(53) " "Verilog HDL assignment warning at game2048.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(54) " "Verilog HDL assignment warning at game2048.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(55) " "Verilog HDL assignment warning at game2048.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(56) " "Verilog HDL assignment warning at game2048.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(59) " "Verilog HDL assignment warning at game2048.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(60) " "Verilog HDL assignment warning at game2048.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(61) " "Verilog HDL assignment warning at game2048.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(62) " "Verilog HDL assignment warning at game2048.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(65) " "Verilog HDL assignment warning at game2048.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(66) " "Verilog HDL assignment warning at game2048.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(67) " "Verilog HDL assignment warning at game2048.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(68) " "Verilog HDL assignment warning at game2048.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(71) " "Verilog HDL assignment warning at game2048.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(72) " "Verilog HDL assignment warning at game2048.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(73) " "Verilog HDL assignment warning at game2048.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(74) " "Verilog HDL assignment warning at game2048.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280524 "|main|game2048:mde"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_game controller_game:game " "Elaborating entity \"controller_game\" for hierarchy \"controller_game:game\"" {  } { { "main.sv" "game" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "auxmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"auxmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addAndmov controller_game:game\|addAndmov:mov " "Elaborating entity \"addAndmov\" for hierarchy \"controller_game:game\|addAndmov:mov\"" {  } { { "controller_game.sv" "mov" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(35) " "Verilog HDL assignment warning at addAndmov.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(36) " "Verilog HDL assignment warning at addAndmov.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(39) " "Verilog HDL assignment warning at addAndmov.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(46) " "Verilog HDL assignment warning at addAndmov.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(65) " "Verilog HDL assignment warning at addAndmov.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(66) " "Verilog HDL assignment warning at addAndmov.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(69) " "Verilog HDL assignment warning at addAndmov.sv(69): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(76) " "Verilog HDL assignment warning at addAndmov.sv(76): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(95) " "Verilog HDL assignment warning at addAndmov.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280550 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(96) " "Verilog HDL assignment warning at addAndmov.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(99) " "Verilog HDL assignment warning at addAndmov.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(106) " "Verilog HDL assignment warning at addAndmov.sv(106): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(125) " "Verilog HDL assignment warning at addAndmov.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(126) " "Verilog HDL assignment warning at addAndmov.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(129) " "Verilog HDL assignment warning at addAndmov.sv(129): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(136) " "Verilog HDL assignment warning at addAndmov.sv(136): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 "|main|controller_game:game|addAndmov:mov"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number controller_game:game\|random_number:newnum " "Elaborating entity \"random_number\" for hierarchy \"controller_game:game\|random_number:newnum\"" {  } { { "controller_game.sv" "newnum" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280552 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280555 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280555 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "auxmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"auxmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280555 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280555 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win controller_game:game\|win:win_2 " "Elaborating entity \"win\" for hierarchy \"controller_game:game\|win:win_2\"" {  } { { "controller_game.sv" "win_2" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280555 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winflag win.sv(9) " "Verilog HDL Always Construct warning at win.sv(9): inferring latch(es) for variable \"winflag\", which holds its previous value in one or more paths through the always construct" {  } { { "win.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683639280556 "|main|controller_game:game|win:win_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winflag win.sv(9) " "Inferred latch for \"winflag\" at win.sv(9)" {  } { { "win.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280556 "|main|controller_game:game|win:win_2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280556 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_loss controller_game:game\|check_loss:check_loss_2 " "Elaborating entity \"check_loss\" for hierarchy \"controller_game:game\|check_loss:check_loss_2\"" {  } { { "controller_game.sv" "check_loss_2" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280557 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_loss check_loss.sv(8) " "Verilog HDL Always Construct warning at check_loss.sv(8): inferring latch(es) for variable \"check_loss\", which holds its previous value in one or more paths through the always construct" {  } { { "check_loss.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683639280558 "|main|controller_game:game|check_loss:check_loss_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_loss check_loss.sv(8) " "Inferred latch for \"check_loss\" at check_loss.sv(8)" {  } { { "check_loss.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639280558 "|main|controller_game:game|check_loss:check_loss_2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280558 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hextosseg hextosseg:conscore " "Elaborating entity \"hextosseg\" for hierarchy \"hextosseg:conscore\"" {  } { { "main.sv" "conscore" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintosseg hextosseg:conscore\|bintosseg:seg0 " "Elaborating entity \"bintosseg\" for hierarchy \"hextosseg:conscore\|bintosseg:seg0\"" {  } { { "hextosseg.sv" "seg0" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/hextosseg.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga1 " "Elaborating entity \"vga\" for hierarchy \"vga:vga1\"" {  } { { "main.sv" "vga1" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280560 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280561 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv vga:vga1\|clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"vga:vga1\|clkdiv:div\"" {  } { { "vga.sv" "div" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorVGA vga:vga1\|ControladorVGA:cvga " "Elaborating entity \"ControladorVGA\" for hierarchy \"vga:vga1\|ControladorVGA:cvga\"" {  } { { "vga.sv" "cvga" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla vga:vga1\|Pantalla:pintor " "Elaborating entity \"Pantalla\" for hierarchy \"vga:vga1\|Pantalla:pintor\"" {  } { { "vga.sv" "pintor" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280565 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablero vga:vga1\|Pantalla:pintor\|tablero:tb " "Elaborating entity \"tablero\" for hierarchy \"vga:vga1\|Pantalla:pintor\|tablero:tb\"" {  } { { "Pantalla.sv" "tb" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280565 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280566 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683639280566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckPos vga:vga1\|Pantalla:pintor\|CheckPos:check " "Elaborating entity \"CheckPos\" for hierarchy \"vga:vga1\|Pantalla:pintor\|CheckPos:check\"" {  } { { "Pantalla.sv" "check" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(5) " "Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(6) " "Verilog HDL assignment warning at CheckPos.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(7) " "Verilog HDL assignment warning at CheckPos.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(8) " "Verilog HDL assignment warning at CheckPos.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(9) " "Verilog HDL assignment warning at CheckPos.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(10) " "Verilog HDL assignment warning at CheckPos.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(11) " "Verilog HDL assignment warning at CheckPos.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(12) " "Verilog HDL assignment warning at CheckPos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(13) " "Verilog HDL assignment warning at CheckPos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(14) " "Verilog HDL assignment warning at CheckPos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(15) " "Verilog HDL assignment warning at CheckPos.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(16) " "Verilog HDL assignment warning at CheckPos.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(17) " "Verilog HDL assignment warning at CheckPos.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(18) " "Verilog HDL assignment warning at CheckPos.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(19) " "Verilog HDL assignment warning at CheckPos.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(20) " "Verilog HDL assignment warning at CheckPos.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683639280567 "|prueba_vgamaybe|PintarPantalla:pintor|CheckPos:check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_space vga:vga1\|Pantalla:pintor\|mux_space:space0 " "Elaborating entity \"mux_space\" for hierarchy \"vga:vga1\|Pantalla:pintor\|mux_space:space0\"" {  } { { "Pantalla.sv" "space0" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dibujar vga:vga1\|Pantalla:pintor\|mux_dibujar:mux_dib " "Elaborating entity \"mux_dibujar\" for hierarchy \"vga:vga1\|Pantalla:pintor\|mux_dibujar:mux_dib\"" {  } { { "Pantalla.sv" "mux_dib" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639280571 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mux_dibujar.sv(18) " "Verilog HDL Case Statement warning at mux_dibujar.sv(18): case item expression never matches the case expression" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1683639280572 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_dibujar.sv(19) " "Verilog HDL Always Construct warning at mux_dibujar.sv(19): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280572 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_dibujar.sv(20) " "Verilog HDL Always Construct warning at mux_dibujar.sv(20): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280572 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_dibujar.sv(21) " "Verilog HDL Always Construct warning at mux_dibujar.sv(21): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280572 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_dibujar.sv(22) " "Verilog HDL Always Construct warning at mux_dibujar.sv(22): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280572 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_dibujar.sv(23) " "Verilog HDL Always Construct warning at mux_dibujar.sv(23): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280572 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_dibujar.sv(24) " "Verilog HDL Always Construct warning at mux_dibujar.sv(24): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_dibujar.sv(25) " "Verilog HDL Always Construct warning at mux_dibujar.sv(25): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_dibujar.sv(26) " "Verilog HDL Always Construct warning at mux_dibujar.sv(26): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_dibujar.sv(27) " "Verilog HDL Always Construct warning at mux_dibujar.sv(27): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 mux_dibujar.sv(28) " "Verilog HDL Always Construct warning at mux_dibujar.sv(28): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 mux_dibujar.sv(29) " "Verilog HDL Always Construct warning at mux_dibujar.sv(29): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 mux_dibujar.sv(30) " "Verilog HDL Always Construct warning at mux_dibujar.sv(30): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 mux_dibujar.sv(31) " "Verilog HDL Always Construct warning at mux_dibujar.sv(31): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 mux_dibujar.sv(32) " "Verilog HDL Always Construct warning at mux_dibujar.sv(32): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 mux_dibujar.sv(33) " "Verilog HDL Always Construct warning at mux_dibujar.sv(33): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 mux_dibujar.sv(34) " "Verilog HDL Always Construct warning at mux_dibujar.sv(34): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683639280573 "|vga|Pantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock 16 " "Ignored 16 assignments for entity \"pruebaclock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1683639282596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1683639282596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1683639282596 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1683639282595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock_0002 317 " "Ignored 317 assignments for entity \"pruebaclock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1683639282596 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock 16 " "Ignored 16 assignments for entity \"pruebaclock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1683639282618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1683639282618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1683639282618 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1683639282618 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock_0002 317 " "Ignored 317 assignments for entity \"pruebaclock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1683639282618 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock 16 " "Ignored 16 assignments for entity \"pruebaclock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1683639282666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1683639282666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1683639282666 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1683639282666 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock_0002 317 " "Ignored 317 assignments for entity \"pruebaclock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1683639282666 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock 16 " "Ignored 16 assignments for entity \"pruebaclock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1683639286071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1683639286071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1683639286071 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1683639286071 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock_0002 317 " "Ignored 317 assignments for entity \"pruebaclock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1683639286071 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "win VCC " "Pin \"win\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683639296493 "|main|win"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683639296493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683639296715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock 16 " "Ignored 16 assignments for entity \"pruebaclock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683639318706 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683639318706 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683639318706 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683639318706 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pruebaclock_0002 317 " "Ignored 317 assignments for entity \"pruebaclock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683639318706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/output_files/prueba_vgamaybe.map.smsg " "Generated suppressed messages file C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/output_files/prueba_vgamaybe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639318741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683639319057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683639319057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8248 " "Implemented 8248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683639319360 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683639319360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8183 " "Implemented 8183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683639319360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683639319360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683639319385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  9 07:35:19 2023 " "Processing ended: Tue May  9 07:35:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683639319385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683639319385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683639319385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683639319385 ""}
