--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/data_drive1/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
xem6310.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" 
TS_okHostClk PHASE -1.24         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48955 paths analyzed, 7888 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.308ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_6 (SLICE_X66Y52.C6), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/iob_regs[6].regin0 (FF)
  Destination:          host/core0/core0/ti_addr_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.334ns (Levels of Logic = 2)
  Clock Path Skew:      -0.839ns (0.919 - 1.758)
  Source Clock:         okHE<40> rising at -1.240ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/iob_regs[6].regin0 to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y0.Q4       Tickq                 1.778   host/okHC<11>
                                                       host/iob_regs[6].regin0
    SLICE_X36Y26.A5      net (fanout=4)        3.786   host/okHC<11>
    SLICE_X36Y26.A       Tilo                  0.254   host/core0/N8
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<6>_SW0
    SLICE_X66Y52.C6      net (fanout=1)        3.167   host/core0/N8
    SLICE_X66Y52.CLK     Tas                   0.349   okHE<38>
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<6>
                                                       host/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      9.334ns (2.381ns logic, 6.953ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/cmd_mode_1 (FF)
  Destination:          host/core0/core0/ti_addr_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      7.170ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.919 - 1.043)
  Source Clock:         okHE<40> rising at -1.240ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/cmd_mode_1 to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.BQ      Tcko                  0.430   host/core0/core0/cmd_mode<3>
                                                       host/core0/core0/cmd_mode_1
    SLICE_X51Y29.C4      net (fanout=8)        1.431   host/core0/core0/cmd_mode<1>
    SLICE_X51Y29.CMUX    Tilo                  0.337   host/core0/core0/cmd_mode<3>
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<0>21
    SLICE_X36Y26.A6      net (fanout=8)        1.202   host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<0>2
    SLICE_X36Y26.A       Tilo                  0.254   host/core0/N8
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<6>_SW0
    SLICE_X66Y52.C6      net (fanout=1)        3.167   host/core0/N8
    SLICE_X66Y52.CLK     Tas                   0.349   okHE<38>
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<6>
                                                       host/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (1.370ns logic, 5.800ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/state_FSM_FFd11 (FF)
  Destination:          host/core0/core0/ti_addr_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      7.075ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.919 - 1.046)
  Source Clock:         okHE<40> rising at -1.240ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/state_FSM_FFd11 to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y30.BQ      Tcko                  0.525   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd11
    SLICE_X56Y32.A2      net (fanout=15)       0.785   host/core0/core0/state_FSM_FFd11
    SLICE_X56Y32.A       Tilo                  0.254   host/core0/core0/state[5]_pipe_blockcount[15]_select_167_OUT<0>12
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<0>11
    SLICE_X36Y26.A3      net (fanout=2)        1.741   host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<0>1
    SLICE_X36Y26.A       Tilo                  0.254   host/core0/N8
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<6>_SW0
    SLICE_X66Y52.C6      net (fanout=1)        3.167   host/core0/N8
    SLICE_X66Y52.CLK     Tas                   0.349   okHE<38>
                                                       host/core0/core0/state[5]_ti_addr[7]_select_146_OUT<6>
                                                       host/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (1.382ns logic, 5.693ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point ti45/eptrig_0 (SLICE_X102Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_dataout_0 (FF)
  Destination:          ti45/eptrig_0 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.358ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (0.863 - 0.958)
  Source Clock:         okHE<40> rising at -1.240ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_dataout_0 to ti45/eptrig_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y36.AQ      Tcko                  0.430   okHE<2>
                                                       host/core0/core0/ti_dataout_0
    SLICE_X102Y87.A3     net (fanout=40)       8.579   okHE<0>
    SLICE_X102Y87.CLK    Tas                   0.349   ti45/eptrig<1>
                                                       ti45/Mxor_eptrig[31]_ti_datain[31]_xor_13_OUT_0_xo<0>1
                                                       ti45/eptrig_0
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (0.779ns logic, 8.579ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addrstop_7 (SLICE_X67Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/iob_regs[15].regin0 (FF)
  Destination:          host/core0/core0/ti_addrstop_7 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.797ns (Levels of Logic = 0)
  Clock Path Skew:      -0.650ns (0.920 - 1.570)
  Source Clock:         okHE<40> rising at -1.240ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/iob_regs[15].regin0 to host/core0/core0/ti_addrstop_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y1.Q4      Tickq                 1.778   host/okHC<20>
                                                       host/iob_regs[15].regin0
    SLICE_X67Y41.DX      net (fanout=4)        6.905   host/okHC<20>
    SLICE_X67Y41.CLK     Tdick                 0.114   host/core0/core0/ti_addrstop<7>
                                                       host/core0/core0/ti_addrstop_7
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (1.892ns logic, 6.905ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -1.24
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/stack_ram_high_RAMA (SLICE_X40Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[4].pc_flop (FF)
  Destination:          host/core0/core0/a0/pc0/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         okHE<40> rising at 8.680ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[4].pc_flop to host/core0/core0/a0/pc0/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.AQ      Tcko                  0.234   host/core0/core0/a0/pc0/KCPSM6_PC1
                                                       host/core0/core0/a0/pc0/address_loop[4].pc_flop
    SLICE_X40Y49.AX      net (fanout=3)        0.250   host/core0/core0/a0/pico_addr<4>
    SLICE_X40Y49.CLK     Tdh         (-Th)     0.120   host/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       host/core0/core0/a0/pc0/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.114ns logic, 0.250ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point ti43/trigff1_6 (SLICE_X66Y131.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ti43/trigff0_6 (FF)
  Destination:          ti43/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         okHE<40> rising at 8.680ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ti43/trigff0_6 to ti43/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.CQ     Tcko                  0.200   ti43/trigff0<7>
                                                       ti43/trigff0_6
    SLICE_X66Y131.C5     net (fanout=2)        0.067   ti43/trigff0<6>
    SLICE_X66Y131.CLK    Tah         (-Th)    -0.121   ti43/trigff0<7>
                                                       ti43/trigff0<6>_rt
                                                       ti43/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.321ns logic, 0.067ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point ti46/trigff1_6 (SLICE_X110Y95.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ti46/trigff0_6 (FF)
  Destination:          ti46/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         okHE<40> rising at 8.680ns
  Destination Clock:    okHE<40> rising at 8.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ti46/trigff0_6 to ti46/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y95.CQ     Tcko                  0.200   ti46/trigff0<7>
                                                       ti46/trigff0_6
    SLICE_X110Y95.C5     net (fanout=2)        0.067   ti46/trigff0<6>
    SLICE_X110Y95.CLK    Tah         (-Th)    -0.121   ti46/trigff0<7>
                                                       ti46/trigff0<6>_rt
                                                       ti46/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.321ns logic, 0.067ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -1.24
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.930ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y10.PSCLK
  Clock network: okHE<40>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: okHE<40>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y22.CLKA
  Clock network: okHE<40>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X22Y112.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y44.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y76.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y22.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X5Y46.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD     
    TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13303 paths analyzed, 1289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.982ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (SLICE_X27Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.504ns (2.102 - 2.606)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y115.AQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X23Y112.A4     net (fanout=1)        0.700   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X23Y112.A      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X27Y132.SR     net (fanout=55)       2.195   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X27Y132.CLK    Trck                  0.295   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (0.984ns logic, 2.895ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.919 - 1.039)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X23Y112.A6     net (fanout=4)        0.163   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X23Y112.A      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X27Y132.SR     net (fanout=55)       2.195   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X27Y132.CLK    Trck                  0.295   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.984ns logic, 2.358ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (SLICE_X27Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.504ns (2.102 - 2.606)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y115.AQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X23Y112.A4     net (fanout=1)        0.700   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X23Y112.A      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X27Y132.SR     net (fanout=55)       2.195   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X27Y132.CLK    Trck                  0.270   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (0.959ns logic, 2.895ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.919 - 1.039)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X23Y112.A6     net (fanout=4)        0.163   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X23Y112.A      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X27Y132.SR     net (fanout=55)       2.195   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X27Y132.CLK    Trck                  0.270   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.959ns logic, 2.358ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5 (SLICE_X27Y132.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.504ns (2.102 - 2.606)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y115.AQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X23Y112.A4     net (fanout=1)        0.700   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X23Y112.A      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X27Y132.SR     net (fanout=55)       2.195   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X27Y132.CLK    Trck                  0.267   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (0.956ns logic, 2.895ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.314ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.919 - 1.039)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X23Y112.A6     net (fanout=4)        0.163   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X23Y112.A      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X27Y132.SR     net (fanout=55)       2.195   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X27Y132.CLK    Trck                  0.267   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.956ns logic, 2.358ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIDRPUPDATE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.083 - 0.080)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y114.AQ      Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    MCB_X0Y1.UIDRPUPDATE net (fanout=2)        0.132   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    MCB_X0Y1.UICLK       Tmcbckd_UIDRPUPDATE(-Th)     0.000   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.198ns logic, 0.132ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X13Y119.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.CQ     Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X13Y119.C5     net (fanout=3)        0.065   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X13Y119.CLK    Tah         (-Th)    -0.155   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE (SLICE_X23Y112.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.BQ     Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    SLICE_X23Y112.B5     net (fanout=1)        0.068   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    SLICE_X23Y112.CLK    Tah         (-Th)    -0.155   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X22Y112.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 
= PERIOD TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3         
/ 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4298 paths analyzed, 2021 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 5632.640ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X35Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -17.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -15.893ns (4.678 - 20.571)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.AQ      Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X35Y85.AX      net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
    SLICE_X35Y85.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X33Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -17.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.281ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -15.890ns (4.688 - 20.578)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.AMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X33Y80.AX      net (fanout=1)        0.649   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X33Y80.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.632ns logic, 0.649ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X32Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -17.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -15.891ns (4.687 - 20.578)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.DMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X32Y81.DX      net (fanout=1)        0.458   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X32Y81.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.632ns logic, 0.458ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24 (SLICE_X62Y115.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23 to SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y115.CQ     Tcko                  0.200   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<24>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23
    SLICE_X62Y115.DX     net (fanout=1)        0.137   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<23>
    SLICE_X62Y115.CLK    Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<24>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X0Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.CQ       Tcko                  0.200   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X0Y60.DX       net (fanout=2)        0.144   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X0Y60.CLK      Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (SLICE_X13Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 to SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y69.CQ      Tcko                  0.198   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<5>
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    SLICE_X13Y69.C5      net (fanout=1)        0.052   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
    SLICE_X13Y69.CLK     Tah         (-Th)    -0.155   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<5>
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>_rt
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y44.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 
0.84 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18282342 paths analyzed, 7564 endpoints analyzed, 254 failing endpoints
 254 timing errors detected. (245 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  17.737ns.
--------------------------------------------------------------------------------

Paths for end point DAC_output_7/DAC_DIN (SLICE_X90Y116.A5), 1993568 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_3 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.485ns (Levels of Logic = 19)
  Clock Path Skew:      -0.217ns (0.818 - 1.035)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_3 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.DQ     Tcko                  0.525   DAC_register_7<3>
                                                       DAC_register_7_3
    SLICE_X38Y127.BX     net (fanout=4)        0.879   DAC_register_7<3>
    SLICE_X38Y127.COUT   Tbxcy                 0.197   DAC_register_7<8>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y128.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y128.COUT   Tbyp                  0.091   DAC_register_7<2>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y129.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y129.COUT   Tbyp                  0.091   DAC_register_7<13>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y130.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y130.BMUX   Tcinb                 0.277   DAC_output_7/Mmux_HPF_output71
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X37Y127.C5     net (fanout=15)       0.971   DAC_output_7/n0206<17>
    SLICE_X37Y127.C      Tilo                  0.259   DAC_output_7/HPF_output<4>
                                                       DAC_output_7/Mmux_HPF_output181
    SLICE_X39Y126.C6     net (fanout=37)       0.659   DAC_output_7/Mmux_HPF_output18
    SLICE_X39Y126.C      Tilo                  0.259   DAC_register_7<1>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X40Y127.AX     net (fanout=3)        0.752   DAC_output_7/HPF_output<8>
    SLICE_X40Y127.COUT   Taxcy                 0.248   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y128.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y128.DMUX   Tcind                 0.320   DAC_register_7<6>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X39Y130.A4     net (fanout=29)       0.860   DAC_output_7/subtract_result<15>
    SLICE_X39Y130.A      Tilo                  0.259   DAC_output_7/DAC_input_suppressed<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11
    SLICE_X39Y131.B1     net (fanout=25)       0.801   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1
    SLICE_X39Y131.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X41Y130.D4     net (fanout=21)       0.606   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X41Y130.D      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o51
    SLICE_X38Y131.B3     net (fanout=4)        0.655   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
    SLICE_X38Y131.B      Tilo                  0.235   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_624_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o121
    SLICE_X36Y131.C3     net (fanout=1)        0.700   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[2]_MUX_627_o
    SLICE_X36Y131.CMUX   Tilo                  0.430   DAC_output_7/DAC_input_suppressed<7>
                                                       DAC_output_7/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X41Y131.C4     net (fanout=1)        0.752   DAC_output_7/DAC_input_scaled<7>
    SLICE_X41Y131.C      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52
    SLICE_X41Y131.B4     net (fanout=1)        0.352   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o51
    SLICE_X41Y131.B      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o53
    SLICE_X41Y131.A5     net (fanout=1)        0.230   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52
    SLICE_X41Y131.A      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X43Y126.A6     net (fanout=1)        0.613   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o55
    SLICE_X43Y126.A      Tilo                  0.259   DAC_output_7/HPF_output<1>
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X43Y126.B6     net (fanout=1)        0.143   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X43Y126.B      Tilo                  0.259   DAC_output_7/HPF_output<1>
                                                       DAC_output_7/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X90Y116.A5     net (fanout=1)        3.157   DAC_output_7/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X90Y116.CLK    Tas                   0.339   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     17.485ns (5.343ns logic, 12.142ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_1 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.466ns (Levels of Logic = 20)
  Clock Path Skew:      -0.218ns (0.818 - 1.036)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_1 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y126.DQ     Tcko                  0.430   DAC_register_7<1>
                                                       DAC_register_7_1
    SLICE_X38Y126.D2     net (fanout=5)        0.768   DAC_register_7<1>
    SLICE_X38Y126.COUT   Topcyd                0.290   DAC_register_7<7>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<3>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<3>
    SLICE_X38Y127.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<3>
    SLICE_X38Y127.COUT   Tbyp                  0.091   DAC_register_7<8>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y128.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y128.COUT   Tbyp                  0.091   DAC_register_7<2>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y129.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y129.COUT   Tbyp                  0.091   DAC_register_7<13>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y130.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y130.BMUX   Tcinb                 0.277   DAC_output_7/Mmux_HPF_output71
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X37Y127.C5     net (fanout=15)       0.971   DAC_output_7/n0206<17>
    SLICE_X37Y127.C      Tilo                  0.259   DAC_output_7/HPF_output<4>
                                                       DAC_output_7/Mmux_HPF_output181
    SLICE_X39Y126.C6     net (fanout=37)       0.659   DAC_output_7/Mmux_HPF_output18
    SLICE_X39Y126.C      Tilo                  0.259   DAC_register_7<1>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X40Y127.AX     net (fanout=3)        0.752   DAC_output_7/HPF_output<8>
    SLICE_X40Y127.COUT   Taxcy                 0.248   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y128.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y128.DMUX   Tcind                 0.320   DAC_register_7<6>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X39Y130.A4     net (fanout=29)       0.860   DAC_output_7/subtract_result<15>
    SLICE_X39Y130.A      Tilo                  0.259   DAC_output_7/DAC_input_suppressed<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11
    SLICE_X39Y131.B1     net (fanout=25)       0.801   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1
    SLICE_X39Y131.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X41Y130.D4     net (fanout=21)       0.606   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X41Y130.D      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o51
    SLICE_X38Y131.B3     net (fanout=4)        0.655   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
    SLICE_X38Y131.B      Tilo                  0.235   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_624_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o121
    SLICE_X36Y131.C3     net (fanout=1)        0.700   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[2]_MUX_627_o
    SLICE_X36Y131.CMUX   Tilo                  0.430   DAC_output_7/DAC_input_suppressed<7>
                                                       DAC_output_7/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X41Y131.C4     net (fanout=1)        0.752   DAC_output_7/DAC_input_scaled<7>
    SLICE_X41Y131.C      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52
    SLICE_X41Y131.B4     net (fanout=1)        0.352   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o51
    SLICE_X41Y131.B      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o53
    SLICE_X41Y131.A5     net (fanout=1)        0.230   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52
    SLICE_X41Y131.A      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X43Y126.A6     net (fanout=1)        0.613   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o55
    SLICE_X43Y126.A      Tilo                  0.259   DAC_output_7/HPF_output<1>
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X43Y126.B6     net (fanout=1)        0.143   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X43Y126.B      Tilo                  0.259   DAC_output_7/HPF_output<1>
                                                       DAC_output_7/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X90Y116.A5     net (fanout=1)        3.157   DAC_output_7/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X90Y116.CLK    Tas                   0.339   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     17.466ns (5.432ns logic, 12.034ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_3 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.423ns (Levels of Logic = 19)
  Clock Path Skew:      -0.217ns (0.818 - 1.035)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_3 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.DQ     Tcko                  0.525   DAC_register_7<3>
                                                       DAC_register_7_3
    SLICE_X38Y127.BX     net (fanout=4)        0.879   DAC_register_7<3>
    SLICE_X38Y127.COUT   Tbxcy                 0.197   DAC_register_7<8>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y128.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y128.COUT   Tbyp                  0.091   DAC_register_7<2>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y129.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y129.COUT   Tbyp                  0.091   DAC_register_7<13>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y130.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y130.BMUX   Tcinb                 0.277   DAC_output_7/Mmux_HPF_output71
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X37Y127.C5     net (fanout=15)       0.971   DAC_output_7/n0206<17>
    SLICE_X37Y127.C      Tilo                  0.259   DAC_output_7/HPF_output<4>
                                                       DAC_output_7/Mmux_HPF_output181
    SLICE_X39Y126.C6     net (fanout=37)       0.659   DAC_output_7/Mmux_HPF_output18
    SLICE_X39Y126.C      Tilo                  0.259   DAC_register_7<1>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X40Y127.AX     net (fanout=3)        0.752   DAC_output_7/HPF_output<8>
    SLICE_X40Y127.COUT   Taxcy                 0.248   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y128.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y128.CMUX   Tcinc                 0.279   DAC_register_7<6>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X39Y130.A3     net (fanout=12)       0.839   DAC_output_7/subtract_result<14>
    SLICE_X39Y130.A      Tilo                  0.259   DAC_output_7/DAC_input_suppressed<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11
    SLICE_X39Y131.B1     net (fanout=25)       0.801   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1
    SLICE_X39Y131.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X41Y130.D4     net (fanout=21)       0.606   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X41Y130.D      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o51
    SLICE_X38Y131.B3     net (fanout=4)        0.655   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
    SLICE_X38Y131.B      Tilo                  0.235   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_624_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o121
    SLICE_X36Y131.C3     net (fanout=1)        0.700   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[2]_MUX_627_o
    SLICE_X36Y131.CMUX   Tilo                  0.430   DAC_output_7/DAC_input_suppressed<7>
                                                       DAC_output_7/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X41Y131.C4     net (fanout=1)        0.752   DAC_output_7/DAC_input_scaled<7>
    SLICE_X41Y131.C      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52
    SLICE_X41Y131.B4     net (fanout=1)        0.352   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o51
    SLICE_X41Y131.B      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o53
    SLICE_X41Y131.A5     net (fanout=1)        0.230   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52
    SLICE_X41Y131.A      Tilo                  0.259   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X43Y126.A6     net (fanout=1)        0.613   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o55
    SLICE_X43Y126.A      Tilo                  0.259   DAC_output_7/HPF_output<1>
                                                       DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X43Y126.B6     net (fanout=1)        0.143   DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X43Y126.B      Tilo                  0.259   DAC_output_7/HPF_output<1>
                                                       DAC_output_7/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X90Y116.A5     net (fanout=1)        3.157   DAC_output_7/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X90Y116.CLK    Tas                   0.339   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     17.423ns (5.302ns logic, 12.121ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_3/DAC_DIN (SLICE_X83Y147.C5), 1993568 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_6 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.904ns (Levels of Logic = 17)
  Clock Path Skew:      -0.010ns (0.295 - 0.305)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_6 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y150.CQ     Tcko                  0.476   DAC_register_3<2>
                                                       DAC_register_3_6
    SLICE_X86Y150.AX     net (fanout=5)        0.762   DAC_register_3<6>
    SLICE_X86Y150.COUT   Taxcy                 0.281   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X86Y151.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X86Y151.COUT   Tbyp                  0.091   DAC_register_3<11>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X86Y152.CIN    net (fanout=1)        0.082   DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X86Y152.BMUX   Tcinb                 0.277   DAC_register_3<12>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X85Y149.C5     net (fanout=15)       0.927   DAC_output_3/n0206<17>
    SLICE_X85Y149.C      Tilo                  0.259   DAC_register_3<3>
                                                       DAC_output_3/Mmux_HPF_output171
    SLICE_X87Y149.C4     net (fanout=37)       0.644   DAC_output_3/Mmux_HPF_output17
    SLICE_X87Y149.C      Tilo                  0.259   DAC_output_3/HPF_output<6>
                                                       DAC_output_3/Mmux_HPF_output151
    SLICE_X84Y149.AX     net (fanout=3)        0.924   DAC_output_3/HPF_output<8>
    SLICE_X84Y149.COUT   Taxcy                 0.248   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X84Y150.CIN    net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X84Y150.CMUX   Tcinc                 0.279   DAC_register_3<7>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X87Y152.C2     net (fanout=12)       1.073   DAC_output_3/subtract_result<14>
    SLICE_X87Y152.C      Tilo                  0.259   DAC_output_3/Mmux_DAC_input_suppressed17
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11
    SLICE_X84Y152.A5     net (fanout=25)       0.557   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1
    SLICE_X84Y152.A      Tilo                  0.254   DAC_register_3<15>
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11
    SLICE_X85Y154.B5     net (fanout=15)       0.644   DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_616_o
    SLICE_X85Y154.B      Tilo                  0.259   DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_630_o11
    SLICE_X84Y152.C4     net (fanout=2)        0.553   DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_630_o
    SLICE_X84Y152.C      Tilo                  0.255   DAC_register_3<15>
                                                       DAC_output_3/Mmux_DAC_input_scaled<0>_3
    SLICE_X104Y154.B5    net (fanout=2)        1.747   DAC_output_3/Mmux_DAC_input_scaled<0>_3
    SLICE_X104Y154.BMUX  Tilo                  0.326   DAC_output_4/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<0>_2_f71
    SLICE_X91Y151.B6     net (fanout=1)        1.303   DAC_output_3/DAC_input_scaled<0>
    SLICE_X91Y151.B      Tilo                  0.259   DAC_output_3/DAC_input_scaled<1>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X91Y151.A5     net (fanout=1)        0.230   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X91Y151.A      Tilo                  0.259   DAC_output_3/DAC_input_scaled<1>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o58
    SLICE_X83Y149.A3     net (fanout=1)        0.961   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X83Y149.A      Tilo                  0.259   DAC_output_3/HPF_output<13>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X83Y149.B6     net (fanout=1)        0.143   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X83Y149.B      Tilo                  0.259   DAC_output_3/HPF_output<13>
                                                       DAC_output_3/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y147.C5     net (fanout=1)        0.416   DAC_output_3/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y147.CLK    Tas                   0.373   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.904ns (4.932ns logic, 10.972ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_0 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.894ns (Levels of Logic = 19)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_0 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y148.AQ     Tcko                  0.430   DAC_register_3<4>
                                                       DAC_register_3_0
    SLICE_X86Y148.C1     net (fanout=4)        0.566   DAC_register_3<0>
    SLICE_X86Y148.COUT   Topcyc                0.325   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_lut<2>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<3>
    SLICE_X86Y149.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<3>
    SLICE_X86Y149.COUT   Tbyp                  0.091   DAC_register_3<5>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X86Y150.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X86Y150.COUT   Tbyp                  0.091   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X86Y151.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X86Y151.COUT   Tbyp                  0.091   DAC_register_3<11>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X86Y152.CIN    net (fanout=1)        0.082   DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X86Y152.BMUX   Tcinb                 0.277   DAC_register_3<12>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X85Y149.C5     net (fanout=15)       0.927   DAC_output_3/n0206<17>
    SLICE_X85Y149.C      Tilo                  0.259   DAC_register_3<3>
                                                       DAC_output_3/Mmux_HPF_output171
    SLICE_X87Y149.C4     net (fanout=37)       0.644   DAC_output_3/Mmux_HPF_output17
    SLICE_X87Y149.C      Tilo                  0.259   DAC_output_3/HPF_output<6>
                                                       DAC_output_3/Mmux_HPF_output151
    SLICE_X84Y149.AX     net (fanout=3)        0.924   DAC_output_3/HPF_output<8>
    SLICE_X84Y149.COUT   Taxcy                 0.248   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X84Y150.CIN    net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X84Y150.CMUX   Tcinc                 0.279   DAC_register_3<7>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X87Y152.C2     net (fanout=12)       1.073   DAC_output_3/subtract_result<14>
    SLICE_X87Y152.C      Tilo                  0.259   DAC_output_3/Mmux_DAC_input_suppressed17
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11
    SLICE_X84Y152.A5     net (fanout=25)       0.557   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1
    SLICE_X84Y152.A      Tilo                  0.254   DAC_register_3<15>
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11
    SLICE_X85Y154.B5     net (fanout=15)       0.644   DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_616_o
    SLICE_X85Y154.B      Tilo                  0.259   DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_630_o11
    SLICE_X84Y152.C4     net (fanout=2)        0.553   DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_630_o
    SLICE_X84Y152.C      Tilo                  0.255   DAC_register_3<15>
                                                       DAC_output_3/Mmux_DAC_input_scaled<0>_3
    SLICE_X104Y154.B5    net (fanout=2)        1.747   DAC_output_3/Mmux_DAC_input_scaled<0>_3
    SLICE_X104Y154.BMUX  Tilo                  0.326   DAC_output_4/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<0>_2_f71
    SLICE_X91Y151.B6     net (fanout=1)        1.303   DAC_output_3/DAC_input_scaled<0>
    SLICE_X91Y151.B      Tilo                  0.259   DAC_output_3/DAC_input_scaled<1>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X91Y151.A5     net (fanout=1)        0.230   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X91Y151.A      Tilo                  0.259   DAC_output_3/DAC_input_scaled<1>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o58
    SLICE_X83Y149.A3     net (fanout=1)        0.961   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X83Y149.A      Tilo                  0.259   DAC_output_3/HPF_output<13>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X83Y149.B6     net (fanout=1)        0.143   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X83Y149.B      Tilo                  0.259   DAC_output_3/HPF_output<13>
                                                       DAC_output_3/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y147.C5     net (fanout=1)        0.416   DAC_output_3/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y147.CLK    Tas                   0.373   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.894ns (5.112ns logic, 10.782ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_0 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.874ns (Levels of Logic = 19)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_0 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y148.AQ     Tcko                  0.430   DAC_register_3<4>
                                                       DAC_register_3_0
    SLICE_X86Y148.CX     net (fanout=4)        0.737   DAC_register_3<0>
    SLICE_X86Y148.COUT   Tcxcy                 0.134   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<3>
    SLICE_X86Y149.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<3>
    SLICE_X86Y149.COUT   Tbyp                  0.091   DAC_register_3<5>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X86Y150.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X86Y150.COUT   Tbyp                  0.091   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X86Y151.CIN    net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X86Y151.COUT   Tbyp                  0.091   DAC_register_3<11>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X86Y152.CIN    net (fanout=1)        0.082   DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X86Y152.BMUX   Tcinb                 0.277   DAC_register_3<12>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X85Y149.C5     net (fanout=15)       0.927   DAC_output_3/n0206<17>
    SLICE_X85Y149.C      Tilo                  0.259   DAC_register_3<3>
                                                       DAC_output_3/Mmux_HPF_output171
    SLICE_X87Y149.C4     net (fanout=37)       0.644   DAC_output_3/Mmux_HPF_output17
    SLICE_X87Y149.C      Tilo                  0.259   DAC_output_3/HPF_output<6>
                                                       DAC_output_3/Mmux_HPF_output151
    SLICE_X84Y149.AX     net (fanout=3)        0.924   DAC_output_3/HPF_output<8>
    SLICE_X84Y149.COUT   Taxcy                 0.248   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X84Y150.CIN    net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X84Y150.CMUX   Tcinc                 0.279   DAC_register_3<7>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X87Y152.C2     net (fanout=12)       1.073   DAC_output_3/subtract_result<14>
    SLICE_X87Y152.C      Tilo                  0.259   DAC_output_3/Mmux_DAC_input_suppressed17
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11
    SLICE_X84Y152.A5     net (fanout=25)       0.557   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1
    SLICE_X84Y152.A      Tilo                  0.254   DAC_register_3<15>
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11
    SLICE_X85Y154.B5     net (fanout=15)       0.644   DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_616_o
    SLICE_X85Y154.B      Tilo                  0.259   DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_630_o11
    SLICE_X84Y152.C4     net (fanout=2)        0.553   DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_630_o
    SLICE_X84Y152.C      Tilo                  0.255   DAC_register_3<15>
                                                       DAC_output_3/Mmux_DAC_input_scaled<0>_3
    SLICE_X104Y154.B5    net (fanout=2)        1.747   DAC_output_3/Mmux_DAC_input_scaled<0>_3
    SLICE_X104Y154.BMUX  Tilo                  0.326   DAC_output_4/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<0>_2_f71
    SLICE_X91Y151.B6     net (fanout=1)        1.303   DAC_output_3/DAC_input_scaled<0>
    SLICE_X91Y151.B      Tilo                  0.259   DAC_output_3/DAC_input_scaled<1>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X91Y151.A5     net (fanout=1)        0.230   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X91Y151.A      Tilo                  0.259   DAC_output_3/DAC_input_scaled<1>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o58
    SLICE_X83Y149.A3     net (fanout=1)        0.961   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X83Y149.A      Tilo                  0.259   DAC_output_3/HPF_output<13>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X83Y149.B6     net (fanout=1)        0.143   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X83Y149.B      Tilo                  0.259   DAC_output_3/HPF_output<13>
                                                       DAC_output_3/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y147.C5     net (fanout=1)        0.416   DAC_output_3/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y147.CLK    Tas                   0.373   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.874ns (4.921ns logic, 10.953ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_5/DAC_DIN (SLICE_X83Y158.C6), 1993568 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_5_2 (FF)
  Destination:          DAC_output_5/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.588ns (Levels of Logic = 19)
  Clock Path Skew:      -0.109ns (0.749 - 0.858)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_5_2 to DAC_output_5/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y165.DQ     Tcko                  0.476   DAC_register_5<2>
                                                       DAC_register_5_2
    SLICE_X72Y165.A4     net (fanout=4)        0.539   DAC_register_5<2>
    SLICE_X72Y165.COUT   Topcya                0.474   DAC_register_5<6>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_lut<4>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X72Y166.CIN    net (fanout=1)        0.003   DAC_output_5/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X72Y166.COUT   Tbyp                  0.093   DAC_register_5<1>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X72Y167.CIN    net (fanout=1)        0.003   DAC_output_5/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X72Y167.COUT   Tbyp                  0.093   DAC_register_5<11>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X72Y168.CIN    net (fanout=1)        0.082   DAC_output_5/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X72Y168.BMUX   Tcinb                 0.310   DAC_register_5<13>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X71Y167.A3     net (fanout=15)       0.719   DAC_output_5/n0206<17>
    SLICE_X71Y167.A      Tilo                  0.259   DAC_register_5<12>
                                                       DAC_output_5/Mmux_HPF_output171
    SLICE_X69Y165.C5     net (fanout=37)       0.739   DAC_output_5/Mmux_HPF_output17
    SLICE_X69Y165.C      Tilo                  0.259   DAC_output_5/HPF_output<4>
                                                       DAC_output_5/Mmux_HPF_output111
    SLICE_X70Y166.AX     net (fanout=3)        0.724   DAC_output_5/HPF_output<4>
    SLICE_X70Y166.COUT   Taxcy                 0.281   DAC_output_5/Msub_subtract_result_cy<7>
                                                       DAC_output_5/Msub_subtract_result_cy<7>
    SLICE_X70Y167.CIN    net (fanout=1)        0.003   DAC_output_5/Msub_subtract_result_cy<7>
    SLICE_X70Y167.COUT   Tbyp                  0.091   DAC_output_5/Msub_subtract_result_cy<11>
                                                       DAC_output_5/Msub_subtract_result_cy<11>
    SLICE_X70Y168.CIN    net (fanout=1)        0.082   DAC_output_5/Msub_subtract_result_cy<11>
    SLICE_X70Y168.DMUX   Tcind                 0.289   DAC_register_5<14>
                                                       DAC_output_5/Msub_subtract_result_xor<15>
    SLICE_X70Y165.B6     net (fanout=29)       0.871   DAC_output_5/subtract_result<15>
    SLICE_X70Y165.B      Tilo                  0.235   DAC_register_5<4>
                                                       DAC_output_5/Mmux_DAC_input_suppressed31
    SLICE_X76Y167.A5     net (fanout=7)        0.866   DAC_output_5/DAC_input_suppressed<11>
    SLICE_X76Y167.A      Tilo                  0.254   DAC_output_5/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11
    SLICE_X75Y167.B3     net (fanout=15)       0.657   DAC_output_5/DAC_input_suppressed[15]_GND_63_o_MUX_616_o
    SLICE_X75Y167.BMUX   Tilo                  0.337   DAC_register_5<10>
                                                       DAC_output_5/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_644_o11
    SLICE_X76Y167.C3     net (fanout=6)        0.628   DAC_output_5/DAC_input_suppressed[15]_GND_63_o_MUX_644_o
    SLICE_X76Y167.C      Tilo                  0.255   DAC_output_5/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_scaled<0>_3
    SLICE_X68Y153.B5     net (fanout=2)        1.427   DAC_output_5/Mmux_DAC_input_scaled<0>_3
    SLICE_X68Y153.BMUX   Tilo                  0.326   DAC_output_6/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_scaled<0>_2_f71
    SLICE_X72Y162.C6     net (fanout=1)        1.054   DAC_output_5/DAC_input_scaled<0>
    SLICE_X72Y162.C      Tilo                  0.255   DAC_output_5/DAC_input_scaled<1>
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X72Y162.B4     net (fanout=1)        0.309   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X72Y162.B      Tilo                  0.254   DAC_output_5/DAC_input_scaled<1>
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o58
    SLICE_X77Y162.A5     net (fanout=1)        0.497   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X77Y162.A      Tilo                  0.259   DAC_output_5/main_state[31]_GND_63_o_Select_51_o3
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X77Y162.B6     net (fanout=1)        0.143   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X77Y162.B      Tilo                  0.259   DAC_output_5/main_state[31]_GND_63_o_Select_51_o3
                                                       DAC_output_5/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y158.C6     net (fanout=1)        0.810   DAC_output_5/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y158.CLK    Tas                   0.373   DAC_output_5/DAC_DIN
                                                       DAC_output_5/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_5/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.588ns (5.432ns logic, 10.156ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_5_6 (FF)
  Destination:          DAC_output_5/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.570ns (Levels of Logic = 18)
  Clock Path Skew:      -0.109ns (0.749 - 0.858)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_5_6 to DAC_output_5/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y165.DQ     Tcko                  0.525   DAC_register_5<6>
                                                       DAC_register_5_6
    SLICE_X72Y166.AX     net (fanout=5)        0.794   DAC_register_5<6>
    SLICE_X72Y166.COUT   Taxcy                 0.248   DAC_register_5<1>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X72Y167.CIN    net (fanout=1)        0.003   DAC_output_5/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X72Y167.COUT   Tbyp                  0.093   DAC_register_5<11>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X72Y168.CIN    net (fanout=1)        0.082   DAC_output_5/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X72Y168.BMUX   Tcinb                 0.310   DAC_register_5<13>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X71Y167.A3     net (fanout=15)       0.719   DAC_output_5/n0206<17>
    SLICE_X71Y167.A      Tilo                  0.259   DAC_register_5<12>
                                                       DAC_output_5/Mmux_HPF_output171
    SLICE_X69Y165.C5     net (fanout=37)       0.739   DAC_output_5/Mmux_HPF_output17
    SLICE_X69Y165.C      Tilo                  0.259   DAC_output_5/HPF_output<4>
                                                       DAC_output_5/Mmux_HPF_output111
    SLICE_X70Y166.AX     net (fanout=3)        0.724   DAC_output_5/HPF_output<4>
    SLICE_X70Y166.COUT   Taxcy                 0.281   DAC_output_5/Msub_subtract_result_cy<7>
                                                       DAC_output_5/Msub_subtract_result_cy<7>
    SLICE_X70Y167.CIN    net (fanout=1)        0.003   DAC_output_5/Msub_subtract_result_cy<7>
    SLICE_X70Y167.COUT   Tbyp                  0.091   DAC_output_5/Msub_subtract_result_cy<11>
                                                       DAC_output_5/Msub_subtract_result_cy<11>
    SLICE_X70Y168.CIN    net (fanout=1)        0.082   DAC_output_5/Msub_subtract_result_cy<11>
    SLICE_X70Y168.DMUX   Tcind                 0.289   DAC_register_5<14>
                                                       DAC_output_5/Msub_subtract_result_xor<15>
    SLICE_X70Y165.B6     net (fanout=29)       0.871   DAC_output_5/subtract_result<15>
    SLICE_X70Y165.B      Tilo                  0.235   DAC_register_5<4>
                                                       DAC_output_5/Mmux_DAC_input_suppressed31
    SLICE_X76Y167.A5     net (fanout=7)        0.866   DAC_output_5/DAC_input_suppressed<11>
    SLICE_X76Y167.A      Tilo                  0.254   DAC_output_5/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11
    SLICE_X75Y167.B3     net (fanout=15)       0.657   DAC_output_5/DAC_input_suppressed[15]_GND_63_o_MUX_616_o
    SLICE_X75Y167.BMUX   Tilo                  0.337   DAC_register_5<10>
                                                       DAC_output_5/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_644_o11
    SLICE_X76Y167.C3     net (fanout=6)        0.628   DAC_output_5/DAC_input_suppressed[15]_GND_63_o_MUX_644_o
    SLICE_X76Y167.C      Tilo                  0.255   DAC_output_5/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_scaled<0>_3
    SLICE_X68Y153.B5     net (fanout=2)        1.427   DAC_output_5/Mmux_DAC_input_scaled<0>_3
    SLICE_X68Y153.BMUX   Tilo                  0.326   DAC_output_6/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_scaled<0>_2_f71
    SLICE_X72Y162.C6     net (fanout=1)        1.054   DAC_output_5/DAC_input_scaled<0>
    SLICE_X72Y162.C      Tilo                  0.255   DAC_output_5/DAC_input_scaled<1>
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X72Y162.B4     net (fanout=1)        0.309   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X72Y162.B      Tilo                  0.254   DAC_output_5/DAC_input_scaled<1>
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o58
    SLICE_X77Y162.A5     net (fanout=1)        0.497   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X77Y162.A      Tilo                  0.259   DAC_output_5/main_state[31]_GND_63_o_Select_51_o3
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X77Y162.B6     net (fanout=1)        0.143   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X77Y162.B      Tilo                  0.259   DAC_output_5/main_state[31]_GND_63_o_Select_51_o3
                                                       DAC_output_5/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y158.C6     net (fanout=1)        0.810   DAC_output_5/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y158.CLK    Tas                   0.373   DAC_output_5/DAC_DIN
                                                       DAC_output_5/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_5/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.570ns (5.162ns logic, 10.408ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_5_2 (FF)
  Destination:          DAC_output_5/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.560ns (Levels of Logic = 19)
  Clock Path Skew:      -0.109ns (0.749 - 0.858)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_5_2 to DAC_output_5/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y165.DQ     Tcko                  0.476   DAC_register_5<2>
                                                       DAC_register_5_2
    SLICE_X72Y165.AX     net (fanout=4)        0.737   DAC_register_5<2>
    SLICE_X72Y165.COUT   Taxcy                 0.248   DAC_register_5<6>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X72Y166.CIN    net (fanout=1)        0.003   DAC_output_5/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X72Y166.COUT   Tbyp                  0.093   DAC_register_5<1>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X72Y167.CIN    net (fanout=1)        0.003   DAC_output_5/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X72Y167.COUT   Tbyp                  0.093   DAC_register_5<11>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X72Y168.CIN    net (fanout=1)        0.082   DAC_output_5/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X72Y168.BMUX   Tcinb                 0.310   DAC_register_5<13>
                                                       DAC_output_5/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X71Y167.A3     net (fanout=15)       0.719   DAC_output_5/n0206<17>
    SLICE_X71Y167.A      Tilo                  0.259   DAC_register_5<12>
                                                       DAC_output_5/Mmux_HPF_output171
    SLICE_X69Y165.C5     net (fanout=37)       0.739   DAC_output_5/Mmux_HPF_output17
    SLICE_X69Y165.C      Tilo                  0.259   DAC_output_5/HPF_output<4>
                                                       DAC_output_5/Mmux_HPF_output111
    SLICE_X70Y166.AX     net (fanout=3)        0.724   DAC_output_5/HPF_output<4>
    SLICE_X70Y166.COUT   Taxcy                 0.281   DAC_output_5/Msub_subtract_result_cy<7>
                                                       DAC_output_5/Msub_subtract_result_cy<7>
    SLICE_X70Y167.CIN    net (fanout=1)        0.003   DAC_output_5/Msub_subtract_result_cy<7>
    SLICE_X70Y167.COUT   Tbyp                  0.091   DAC_output_5/Msub_subtract_result_cy<11>
                                                       DAC_output_5/Msub_subtract_result_cy<11>
    SLICE_X70Y168.CIN    net (fanout=1)        0.082   DAC_output_5/Msub_subtract_result_cy<11>
    SLICE_X70Y168.DMUX   Tcind                 0.289   DAC_register_5<14>
                                                       DAC_output_5/Msub_subtract_result_xor<15>
    SLICE_X70Y165.B6     net (fanout=29)       0.871   DAC_output_5/subtract_result<15>
    SLICE_X70Y165.B      Tilo                  0.235   DAC_register_5<4>
                                                       DAC_output_5/Mmux_DAC_input_suppressed31
    SLICE_X76Y167.A5     net (fanout=7)        0.866   DAC_output_5/DAC_input_suppressed<11>
    SLICE_X76Y167.A      Tilo                  0.254   DAC_output_5/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11
    SLICE_X75Y167.B3     net (fanout=15)       0.657   DAC_output_5/DAC_input_suppressed[15]_GND_63_o_MUX_616_o
    SLICE_X75Y167.BMUX   Tilo                  0.337   DAC_register_5<10>
                                                       DAC_output_5/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_644_o11
    SLICE_X76Y167.C3     net (fanout=6)        0.628   DAC_output_5/DAC_input_suppressed[15]_GND_63_o_MUX_644_o
    SLICE_X76Y167.C      Tilo                  0.255   DAC_output_5/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_scaled<0>_3
    SLICE_X68Y153.B5     net (fanout=2)        1.427   DAC_output_5/Mmux_DAC_input_scaled<0>_3
    SLICE_X68Y153.BMUX   Tilo                  0.326   DAC_output_6/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_5/Mmux_DAC_input_scaled<0>_2_f71
    SLICE_X72Y162.C6     net (fanout=1)        1.054   DAC_output_5/DAC_input_scaled<0>
    SLICE_X72Y162.C      Tilo                  0.255   DAC_output_5/DAC_input_scaled<1>
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X72Y162.B4     net (fanout=1)        0.309   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o56
    SLICE_X72Y162.B      Tilo                  0.254   DAC_output_5/DAC_input_scaled<1>
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o58
    SLICE_X77Y162.A5     net (fanout=1)        0.497   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o57
    SLICE_X77Y162.A      Tilo                  0.259   DAC_output_5/main_state[31]_GND_63_o_Select_51_o3
                                                       DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o510
    SLICE_X77Y162.B6     net (fanout=1)        0.143   DAC_output_5/Mmux_channel[5]_DAC_DIN_Mux_43_o4
    SLICE_X77Y162.B      Tilo                  0.259   DAC_output_5/main_state[31]_GND_63_o_Select_51_o3
                                                       DAC_output_5/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y158.C6     net (fanout=1)        0.810   DAC_output_5/main_state[31]_GND_63_o_Select_51_o5
    SLICE_X83Y158.CLK    Tas                   0.373   DAC_output_5/DAC_DIN
                                                       DAC_output_5/main_state[31]_GND_63_o_Select_51_o6
                                                       DAC_output_5/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.560ns (5.206ns logic, 10.354ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X38Y85.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -9.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      15.896ns (20.572 - 4.676)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.BQ      Tcko                  0.449   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X38Y85.DX      net (fanout=1)        0.416   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X38Y85.CLK     Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.356ns logic, 0.416ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X39Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -9.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      15.893ns (20.569 - 4.676)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.CMUX    Tshcko                0.505   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X39Y86.AX      net (fanout=1)        0.270   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>
    SLICE_X39Y86.CLK     Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.551ns logic, 0.270ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X39Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -9.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      15.893ns (20.569 - 4.676)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.CQ      Tcko                  0.449   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X39Y86.BX      net (fanout=1)        0.445   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
    SLICE_X39Y86.CLK     Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.495ns logic, 0.445ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y76.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y22.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X5Y46.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.723ns.
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[14].regin0 (ILOGIC_X28Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<14> (PAD)
  Destination:          host/iob_regs[14].regin0 (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     3.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<14> to host/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U14.I                Tiopi                 1.397   okUHU<14>
                                                       okUHU<14>
                                                       host/iob_regs[14].iobf0/IBUF
                                                       ProtoComp540.IMUX.21
    ILOGIC_X28Y1.D       net (fanout=1)        0.303   host/iobf0_o<14>
    ILOGIC_X28Y1.CLK0    Tidock                1.723   host/okHC<19>
                                                       ProtoComp604.D2OFFBYP_SRC.4
                                                       host/iob_regs[14].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X28Y1.CLK0    net (fanout=640)      2.012   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (-3.710ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[4].regin0 (ILOGIC_X27Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<4> (PAD)
  Destination:          host/iob_regs[4].regin0 (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     3.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<4> to host/iob_regs[4].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA18.I               Tiopi                 1.397   okUHU<4>
                                                       okUHU<4>
                                                       host/iob_regs[4].iobf0/IBUF
                                                       ProtoComp540.IMUX.29
    ILOGIC_X27Y1.D       net (fanout=1)        0.303   host/iobf0_o<4>
    ILOGIC_X27Y1.CLK0    Tidock                1.723   host/okHC<9>
                                                       ProtoComp604.D2OFFBYP_SRC.14
                                                       host/iob_regs[4].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[4].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X27Y1.CLK0    net (fanout=640)      2.012   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (-3.710ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[15].regin0 (ILOGIC_X33Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          host/iob_regs[15].regin0 (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     3.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       host/iob_regs[15].iobf0/IBUF
                                                       ProtoComp540.IMUX.22
    ILOGIC_X33Y1.D       net (fanout=1)        0.303   host/iobf0_o<15>
    ILOGIC_X33Y1.CLK0    Tidock                1.723   host/okHC<20>
                                                       ProtoComp604.D2OFFBYP_SRC.5
                                                       host/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X33Y1.CLK0    net (fanout=640)      2.015   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (-3.710ns logic, 6.928ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[11].regin0 (ILOGIC_X9Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.062ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<11> (PAD)
  Destination:          host/iob_regs[11].regin0 (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<11> to host/iob_regs[11].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 0.627   okUHU<11>
                                                       okUHU<11>
                                                       host/iob_regs[11].iobf0/IBUF
                                                       ProtoComp540.IMUX.18
    ILOGIC_X9Y2.D        net (fanout=1)        0.095   host/iobf0_o<11>
    ILOGIC_X9Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<16>
                                                       ProtoComp604.D2OFFBYP_SRC.1
                                                       host/iob_regs[11].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[11].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X9Y2.CLK0     net (fanout=640)      1.113   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[12].regin0 (ILOGIC_X9Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<12> (PAD)
  Destination:          host/iob_regs[12].regin0 (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<12> to host/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 0.627   okUHU<12>
                                                       okUHU<12>
                                                       host/iob_regs[12].iobf0/IBUF
                                                       ProtoComp540.IMUX.19
    ILOGIC_X9Y3.D        net (fanout=1)        0.124   host/iobf0_o<12>
    ILOGIC_X9Y3.CLK0     Tiockd      (-Th)    -0.630   host/okHC<17>
                                                       ProtoComp604.D2OFFBYP_SRC.2
                                                       host/iob_regs[12].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.257ns logic, 0.124ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X9Y3.CLK0     net (fanout=640)      1.113   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[6].regin0 (ILOGIC_X1Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.118ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<6> (PAD)
  Destination:          host/iob_regs[6].regin0 (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     2.260ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<6> to host/iob_regs[6].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 0.627   okUHU<6>
                                                       okUHU<6>
                                                       host/iob_regs[6].iobf0/IBUF
                                                       ProtoComp540.IMUX.31
    ILOGIC_X1Y0.D        net (fanout=1)        0.156   host/iobf0_o<6>
    ILOGIC_X1Y0.CLK0     Tiockd      (-Th)    -0.630   host/okHC<11>
                                                       ProtoComp604.D2OFFBYP_SRC.16
                                                       host/iob_regs[6].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[6].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X1Y0.CLK0     net (fanout=640)      1.118   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (-1.211ns logic, 3.471ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.288ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<31> (U8.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.712ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[31].regout0 (FF)
  Destination:          okUHU<31> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[31].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X8Y2.CLK0     net (fanout=640)      2.624   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (-5.575ns logic, 8.268ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[31].regout0 to okUHU<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 1.080   host/regout0_q<31>
                                                       host/iob_regs[31].regout0
    U8.O                 net (fanout=1)        0.438   host/regout0_q<31>
    U8.PAD               Tioop                 2.042   okUHU<31>
                                                       host/iob_regs[31].iobf0/OBUFT
                                                       okUHU<31>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.093ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[31].regvalid (FF)
  Destination:          okUHU<31> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[31].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X8Y2.CLK0     net (fanout=640)      2.624   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (-5.575ns logic, 8.268ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[31].regvalid to okUHU<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.TQ       Tockq                 0.699   host/regout0_q<31>
                                                       host/iob_regs[31].regvalid
    U8.T                 net (fanout=1)        0.438   host/regvalid_q<31>
    U8.PAD               Tiotp                 2.042   okUHU<31>
                                                       host/iob_regs[31].iobf0/OBUFT
                                                       okUHU<31>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.713ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[11].regout0 (FF)
  Destination:          okUHU<11> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[11].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X9Y2.CLK0     net (fanout=640)      2.623   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[11].regout0 to okUHU<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.OQ       Tockq                 1.080   host/regout0_q<11>
                                                       host/iob_regs[11].regout0
    AB6.O                net (fanout=1)        0.438   host/regout0_q<11>
    AB6.PAD              Tioop                 2.042   okUHU<11>
                                                       host/iob_regs[11].iobf0/OBUFT
                                                       okUHU<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[11].regvalid (FF)
  Destination:          okUHU<11> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[11].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X9Y2.CLK0     net (fanout=640)      2.623   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[11].regvalid to okUHU<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.TQ       Tockq                 0.699   host/regout0_q<11>
                                                       host/iob_regs[11].regvalid
    AB6.T                net (fanout=1)        0.438   host/regvalid_q<11>
    AB6.PAD              Tiotp                 2.042   okUHU<11>
                                                       host/iob_regs[11].iobf0/OBUFT
                                                       okUHU<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.713ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[12].regout0 (FF)
  Destination:          okUHU<12> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[12].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X9Y3.CLK0     net (fanout=640)      2.623   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[12].regout0 to okUHU<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   host/regout0_q<12>
                                                       host/iob_regs[12].regout0
    AA6.O                net (fanout=1)        0.438   host/regout0_q<12>
    AA6.PAD              Tioop                 2.042   okUHU<12>
                                                       host/iob_regs[12].iobf0/OBUFT
                                                       okUHU<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[12].regvalid (FF)
  Destination:          okUHU<12> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[12].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X9Y3.CLK0     net (fanout=640)      2.623   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[12].regvalid to okUHU<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   host/regout0_q<12>
                                                       host/iob_regs[12].regvalid
    AA6.T                net (fanout=1)        0.438   host/regvalid_q<12>
    AA6.PAD              Tiotp                 2.042   okUHU<12>
                                                       host/iob_regs[12].iobf0/OBUFT
                                                       okUHU<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<22> (AA14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.346ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[22].regout0 (FF)
  Destination:          okUHU<22> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.501ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[22].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X26Y1.CLK0    net (fanout=640)      0.746   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (-1.434ns logic, 2.935ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[22].regout0 to okUHU<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y1.OQ      Tockq                 0.336   host/regout0_q<22>
                                                       host/iob_regs[22].regout0
    AA14.O               net (fanout=1)        0.268   host/regout0_q<22>
    AA14.PAD             Tioop                 0.756   okUHU<22>
                                                       host/iob_regs[22].iobf0/OBUFT
                                                       okUHU<22>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.238ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[22].regvalid (FF)
  Destination:          okUHU<22> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.501ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[22].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X26Y1.CLK0    net (fanout=640)      0.746   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (-1.434ns logic, 2.935ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[22].regvalid to okUHU<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y1.TQ      Tockq                 0.228   host/regout0_q<22>
                                                       host/iob_regs[22].regvalid
    AA14.T               net (fanout=1)        0.268   host/regvalid_q<22>
    AA14.PAD             Tiotp                 0.756   okUHU<22>
                                                       host/iob_regs[22].iobf0/OBUFT
                                                       okUHU<22>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.347ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[3].regout0 (FF)
  Destination:          okUHU<3> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[3].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X27Y0.CLK0    net (fanout=640)      0.747   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[3].regout0 to okUHU<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.OQ      Tockq                 0.336   host/regout0_q<3>
                                                       host/iob_regs[3].regout0
    AB18.O               net (fanout=1)        0.268   host/regout0_q<3>
    AB18.PAD             Tioop                 0.756   okUHU<3>
                                                       host/iob_regs[3].iobf0/OBUFT
                                                       okUHU<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.239ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[3].regvalid (FF)
  Destination:          okUHU<3> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[3].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X27Y0.CLK0    net (fanout=640)      0.747   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[3].regvalid to okUHU<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.TQ      Tockq                 0.228   host/regout0_q<3>
                                                       host/iob_regs[3].regvalid
    AB18.T               net (fanout=1)        0.268   host/regvalid_q<3>
    AB18.PAD             Tiotp                 0.756   okUHU<3>
                                                       host/iob_regs[3].iobf0/OBUFT
                                                       okUHU<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<4> (AA18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.347ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[4].regout0 (FF)
  Destination:          okUHU<4> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[4].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X27Y1.CLK0    net (fanout=640)      0.747   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[4].regout0 to okUHU<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.OQ      Tockq                 0.336   host/regout0_q<4>
                                                       host/iob_regs[4].regout0
    AA18.O               net (fanout=1)        0.268   host/regout0_q<4>
    AA18.PAD             Tioop                 0.756   okUHU<4>
                                                       host/iob_regs[4].iobf0/OBUFT
                                                       okUHU<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.239ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[4].regvalid (FF)
  Destination:          okUHU<4> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[4].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X27Y1.CLK0    net (fanout=640)      0.747   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[4].regvalid to okUHU<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.TQ      Tockq                 0.228   host/regout0_q<4>
                                                       host/iob_regs[4].regvalid
    AA18.T               net (fanout=1)        0.268   host/regvalid_q<4>
    AA18.PAD             Tiotp                 0.756   okUHU<4>
                                                       host/iob_regs[4].iobf0/OBUFT
                                                       okUHU<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.286ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.714ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.691ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X11Y3.CLK0    net (fanout=640)      2.622   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (-5.575ns logic, 8.266ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X11Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.762ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 1)
  Clock Path Delay:     2.694ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y0.CLK0     net (fanout=640)      2.625   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (-5.575ns logic, 8.269ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y0.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.387   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (3.122ns logic, 0.387ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.535ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y0.CLK0     net (fanout=640)      0.935   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (-1.434ns logic, 3.124ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y0.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.268   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.583ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okHE<40> rising at -1.240ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X11Y3.CLK0    net (fanout=640)      0.932   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (-1.434ns logic, 3.121ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X11Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.590ns.
--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X34Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     3.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp547.IMUX.4
    ILOGIC_X34Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X34Y2.CLK0    Tidock                1.723   host/okHC<4>
                                                       ProtoComp604.D2OFFBYP_SRC.9
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X34Y2.CLK0    net (fanout=640)      2.014   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (-3.710ns logic, 6.927ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin0a (ILOGIC_X5Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          host/regctrlin0a (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Delay:     3.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp547.IMUX.1
    ILOGIC_X5Y3.D        net (fanout=1)        0.242   okUH_1_IBUF
    ILOGIC_X5Y3.CLK0     Tidock                1.723   host/okHC<1>
                                                       ProtoComp604.D2OFFBYP_SRC.6
                                                       host/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (3.120ns logic, 0.242ns route)
                                                       (92.8% logic, 7.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y3.CLK0     net (fanout=640)      2.198   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (-3.710ns logic, 7.111ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin1a (ILOGIC_X4Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<2> (PAD)
  Destination:          host/regctrlin1a (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.404ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<2> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.397   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp547.IMUX.2
    ILOGIC_X4Y0.D        net (fanout=1)        0.233   okUH_2_IBUF
    ILOGIC_X4Y0.CLK0     Tidock                1.723   host/okHC<2>
                                                       ProtoComp604.D2OFFBYP_SRC.7
                                                       host/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y0.CLK0     net (fanout=640)      2.201   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (-3.710ns logic, 7.114ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp547.IMUX.3
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   okUH_3_IBUF
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<3>
                                                       ProtoComp604.D2OFFBYP_SRC.8
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=640)      1.113   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin0a (ILOGIC_X5Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<1> (PAD)
  Destination:          host/regctrlin0a (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          0.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<1> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.627   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp547.IMUX.1
    ILOGIC_X5Y3.D        net (fanout=1)        0.124   okUH_1_IBUF
    ILOGIC_X5Y3.CLK0     Tiockd      (-Th)    -0.630   host/okHC<1>
                                                       ProtoComp604.D2OFFBYP_SRC.6
                                                       host/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.257ns logic, 0.124ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y3.CLK0     net (fanout=640)      1.113   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin1a (ILOGIC_X4Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          host/regctrlin1a (FF)
  Destination Clock:    okHE<40> rising at -1.240ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     2.258ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp547.IMUX.2
    ILOGIC_X4Y0.D        net (fanout=1)        0.156   okUH_2_IBUF
    ILOGIC_X4Y0.CLK0     Tiockd      (-Th)    -0.630   host/okHC<2>
                                                       ProtoComp604.D2OFFBYP_SRC.7
                                                       host/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp547.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y0.CLK0     net (fanout=640)      1.116   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (-1.211ns logic, 3.469ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|     10.308ns|            0|            1|            0|        48955|
| TS_host_dcm0_clk0             |      9.920ns|     10.308ns|          N/A|            1|            0|        48955|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|      9.994ns|            0|            0|            0|            0|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|      2.666ns|          N/A|            0|            0|            0|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|      3.570ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|      3.570ns|          N/A|            0|            0|            0|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      5.340ns|   8801.000ns|            0|          263|            0|     18299943|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|      9.982ns|          N/A|            0|            0|        13303|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in_0                        |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   5632.640ns|          N/A|            9|            0|         4298|            0|
| structure_inst_clk0_bufg_in_0 |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     17.737ns|          N/A|          254|            0|     18282342|            0|
| _inst_clkout_i_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.476(R)|      SLOW  |   -0.091(R)|      FAST  |okHE<40>          |  -1.240|
okUH<2>     |    1.464(R)|      SLOW  |   -0.120(R)|      FAST  |okHE<40>          |  -1.240|
okUH<3>     |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |okHE<40>          |  -1.240|
okUH<4>     |    1.590(R)|      SLOW  |   -0.246(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<0>    |    1.470(R)|      SLOW  |   -0.126(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<1>    |    1.540(R)|      SLOW  |   -0.155(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<2>    |    1.666(R)|      SLOW  |   -0.281(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<3>    |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<4>    |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<5>    |    1.593(R)|      SLOW  |   -0.249(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<6>    |    1.462(R)|      SLOW  |   -0.118(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<7>    |    1.532(R)|      SLOW  |   -0.147(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<8>    |    1.537(R)|      SLOW  |   -0.152(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<9>    |    1.463(R)|      SLOW  |   -0.119(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<10>   |    1.533(R)|      SLOW  |   -0.148(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<11>   |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<12>   |    1.476(R)|      SLOW  |   -0.091(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<13>   |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<14>   |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<15>   |    1.720(R)|      SLOW  |   -0.335(R)|      FAST  |okHE<40>          |  -1.240|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         5.286(R)|      SLOW  |         1.583(R)|      FAST  |okHE<40>          |  -1.240|
okHU<2>     |         5.238(R)|      SLOW  |         1.535(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<0>    |         5.233(R)|      SLOW  |         1.422(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<1>    |         5.233(R)|      SLOW  |         1.422(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<2>    |         5.097(R)|      SLOW  |         1.286(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<3>    |         5.050(R)|      SLOW  |         1.239(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<4>    |         5.050(R)|      SLOW  |         1.239(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<5>    |         5.101(R)|      SLOW  |         1.290(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<6>    |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<7>    |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<8>    |         5.237(R)|      SLOW  |         1.426(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<9>    |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<10>   |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<11>   |         5.287(R)|      SLOW  |         1.476(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<12>   |         5.287(R)|      SLOW  |         1.476(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<13>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<14>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<15>   |         5.053(R)|      SLOW  |         1.242(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<16>   |         5.103(R)|      SLOW  |         1.292(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<17>   |         5.283(R)|      SLOW  |         1.472(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<18>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<19>   |         5.097(R)|      SLOW  |         1.286(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<20>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<21>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<22>   |         5.049(R)|      SLOW  |         1.238(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<23>   |         5.103(R)|      SLOW  |         1.292(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<24>   |         5.237(R)|      SLOW  |         1.426(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<25>   |         5.101(R)|      SLOW  |         1.290(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<26>   |         5.099(R)|      SLOW  |         1.288(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<27>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<28>   |         5.237(R)|      SLOW  |         1.426(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<29>   |         5.097(R)|      SLOW  |         1.286(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<30>   |         5.238(R)|      SLOW  |         1.427(R)|      FAST  |okHE<40>          |  -1.240|
okUHU<31>   |         5.288(R)|      SLOW  |         1.477(R)|      FAST  |okHE<40>          |  -1.240|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in_n      |   17.737|         |         |         |
clk1_in_p      |   17.737|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in_n      |   17.737|         |         |         |
clk1_in_p      |   17.737|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |   10.308|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.661; Ideal Clock Offset To Actual Clock 0.892; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.470(R)|      SLOW  |   -0.126(R)|      FAST  |    0.530|    2.126|       -0.798|
okUHU<1>          |    1.540(R)|      SLOW  |   -0.155(R)|      FAST  |    0.460|    2.155|       -0.848|
okUHU<2>          |    1.666(R)|      SLOW  |   -0.281(R)|      FAST  |    0.334|    2.281|       -0.974|
okUHU<3>          |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |    0.347|    2.309|       -0.981|
okUHU<4>          |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |    0.277|    2.338|       -1.031|
okUHU<5>          |    1.593(R)|      SLOW  |   -0.249(R)|      FAST  |    0.407|    2.249|       -0.921|
okUHU<6>          |    1.462(R)|      SLOW  |   -0.118(R)|      FAST  |    0.538|    2.118|       -0.790|
okUHU<7>          |    1.532(R)|      SLOW  |   -0.147(R)|      FAST  |    0.468|    2.147|       -0.840|
okUHU<8>          |    1.537(R)|      SLOW  |   -0.152(R)|      FAST  |    0.463|    2.152|       -0.845|
okUHU<9>          |    1.463(R)|      SLOW  |   -0.119(R)|      FAST  |    0.537|    2.119|       -0.791|
okUHU<10>         |    1.533(R)|      SLOW  |   -0.148(R)|      FAST  |    0.467|    2.148|       -0.841|
okUHU<11>         |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |    0.594|    2.062|       -0.734|
okUHU<12>         |    1.476(R)|      SLOW  |   -0.091(R)|      FAST  |    0.524|    2.091|       -0.784|
okUHU<13>         |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |    0.347|    2.309|       -0.981|
okUHU<14>         |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |    0.277|    2.338|       -1.031|
okUHU<15>         |    1.720(R)|      SLOW  |   -0.335(R)|      FAST  |    0.280|    2.335|       -1.027|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.723|         -  |      -0.062|         -  |    0.277|    2.062|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.528; Ideal Clock Offset To Actual Clock -0.174; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.476(R)|      SLOW  |   -0.091(R)|      FAST  |    0.524|    0.091|        0.217|
okUH<2>           |    1.464(R)|      SLOW  |   -0.120(R)|      FAST  |    0.536|    0.120|        0.208|
okUH<3>           |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |    0.594|    0.062|        0.266|
okUH<4>           |    1.590(R)|      SLOW  |   -0.246(R)|      FAST  |    0.410|    0.246|        0.082|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.590|         -  |      -0.062|         -  |    0.410|    0.062|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.239 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        5.233|      SLOW  |        1.422|      FAST  |         0.184|
okUHU<1>                                       |        5.233|      SLOW  |        1.422|      FAST  |         0.184|
okUHU<2>                                       |        5.097|      SLOW  |        1.286|      FAST  |         0.048|
okUHU<3>                                       |        5.050|      SLOW  |        1.239|      FAST  |         0.001|
okUHU<4>                                       |        5.050|      SLOW  |        1.239|      FAST  |         0.001|
okUHU<5>                                       |        5.101|      SLOW  |        1.290|      FAST  |         0.052|
okUHU<6>                                       |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<7>                                       |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<8>                                       |        5.237|      SLOW  |        1.426|      FAST  |         0.188|
okUHU<9>                                       |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<10>                                      |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<11>                                      |        5.287|      SLOW  |        1.476|      FAST  |         0.238|
okUHU<12>                                      |        5.287|      SLOW  |        1.476|      FAST  |         0.238|
okUHU<13>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<14>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<15>                                      |        5.053|      SLOW  |        1.242|      FAST  |         0.004|
okUHU<16>                                      |        5.103|      SLOW  |        1.292|      FAST  |         0.054|
okUHU<17>                                      |        5.283|      SLOW  |        1.472|      FAST  |         0.234|
okUHU<18>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<19>                                      |        5.097|      SLOW  |        1.286|      FAST  |         0.048|
okUHU<20>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<21>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<22>                                      |        5.049|      SLOW  |        1.238|      FAST  |         0.000|
okUHU<23>                                      |        5.103|      SLOW  |        1.292|      FAST  |         0.054|
okUHU<24>                                      |        5.237|      SLOW  |        1.426|      FAST  |         0.188|
okUHU<25>                                      |        5.101|      SLOW  |        1.290|      FAST  |         0.052|
okUHU<26>                                      |        5.099|      SLOW  |        1.288|      FAST  |         0.050|
okUHU<27>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<28>                                      |        5.237|      SLOW  |        1.426|      FAST  |         0.188|
okUHU<29>                                      |        5.097|      SLOW  |        1.286|      FAST  |         0.048|
okUHU<30>                                      |        5.238|      SLOW  |        1.427|      FAST  |         0.189|
okUHU<31>                                      |        5.288|      SLOW  |        1.477|      FAST  |         0.239|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.048 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        5.286|      SLOW  |        1.583|      FAST  |         0.048|
okHU<2>                                        |        5.238|      SLOW  |        1.535|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 264  Score: 597066  (Setup/Max: 516254, Hold: 80812)

Constraints cover 18348984 paths, 0 nets, and 39747 connections

Design statistics:
   Minimum period: 5632.640ns{1}   (Maximum frequency:   0.178MHz)
   Minimum input required time before clock:   1.723ns
   Minimum output required time after clock:   5.288ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 21 20:18:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 709 MB



