{"vcs1":{"timestamp_begin":1681768911.816722572, "rt":0.14, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681768911.464300273}
{"VCS_COMP_START_TIME": 1681768911.464300273}
{"VCS_COMP_END_TIME": 1681768911.997539842}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
