GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\fpga_top.v'
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v'
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\RTL\hdmi_tx_top.v'
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\RTL\hdmi_tmds_encode.v'
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\RTL\hdmi_async_fifo.v'
Analyzing Verilog file 'E:\project gowin\FPGA-HDMI-main\RTL\hdmi_tddr.v'
Compiling module 'fpga_top'("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\fpga_top.v":9)
Compiling module 'Gowin_PLLVR'("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\gowin_pllvr\gowin_pllvr.v":9)
Compiling module 'pixel_generate'("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":8)
Extracting RAM for identifier 'font'("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":87)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":54)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":56)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":59)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":62)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":78)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":80)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":203)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":212)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":221)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":229)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\project gowin\FPGA-HDMI-main\fpga_example\RTL\pixel_generate.v":230)
Compiling module 'hdmi_tx_top'("E:\project gowin\FPGA-HDMI-main\RTL\hdmi_tx_top.v":11)
Compiling module 'hdmi_tmds_encode'("E:\project gowin\FPGA-HDMI-main\RTL\hdmi_tmds_encode.v":9)
Compiling module 'hdmi_async_fifo(DW=30,EA=5)'("E:\project gowin\FPGA-HDMI-main\RTL\hdmi_async_fifo.v":9)
Extracting RAM for identifier 'buffer'("E:\project gowin\FPGA-HDMI-main\RTL\hdmi_async_fifo.v":30)
Compiling module 'hdmi_tddr'("E:\project gowin\FPGA-HDMI-main\RTL\hdmi_tddr.v":9)
NOTE  (EX0101) : Current top module is "fpga_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\project gowin\FPGA-HDMI-main\fpga_example\impl\gwsynthesis\hdmi.vg" completed
[100%] Generate report file "E:\project gowin\FPGA-HDMI-main\fpga_example\impl\gwsynthesis\hdmi_syn.rpt.html" completed
GowinSynthesis finish
