Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Mar 19 07:54:15 2025
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/Desktop/Vivado/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (154)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (154)
--------------------------------
 There are 154 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[1]
rdata[2]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.797        0.000                      0                  182        0.074        0.000                      0                  182        4.500        0.000                       0                   246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.797        0.000                      0                  182        0.074        0.000                      0                  182        4.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 7.435ns (81.717%)  route 1.663ns (18.283%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                                                                      r  m_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.555 r  m_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.555    m_reg[31]_i_1_n_6
                         FDCE                                         r  m_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 7.429ns (81.705%)  route 1.663ns (18.295%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                                                                      r  m_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.549 r  m_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.549    m_reg[31]_i_1_n_4
                         FDCE                                         r  m_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 7.354ns (81.553%)  route 1.663ns (18.447%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                                                                      r  m_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.474 r  m_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.474    m_reg[31]_i_1_n_5
                         FDCE                                         r  m_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 7.330ns (81.504%)  route 1.663ns (18.496%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                                                                      r  m_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.450 r  m_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.450    m_reg[31]_i_1_n_7
                         FDCE                                         r  m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 7.318ns (81.479%)  route 1.663ns (18.521%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  m_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.438    m_reg[27]_i_1_n_6
                         FDCE                                         r  m_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 7.312ns (81.467%)  route 1.663ns (18.533%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  m_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.432    m_reg[27]_i_1_n_4
                         FDCE                                         r  m_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 7.237ns (81.311%)  route 1.663ns (18.689%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.357 r  m_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.357    m_reg[27]_i_1_n_5
                         FDCE                                         r  m_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[26]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 7.213ns (81.260%)  route 1.663ns (18.740%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                                                                      r  m_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.333 r  m_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.333    m_reg[27]_i_1_n_7
                         FDCE                                         r  m_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[24]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 7.201ns (81.235%)  route 1.663ns (18.765%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  m_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.321    m_reg[23]_i_1_n_6
                         FDCE                                         r  m_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[21]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[21]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 7.195ns (81.222%)  route 1.663ns (18.778%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                                                                      r  m_tmp/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                                                                      r  m_tmp__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                                                                      r  m[19]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                                                                      r  m_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                                                                      r  m_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  m_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.315    m_reg[23]_i_1_n_4
                         FDCE                                         r  m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[23]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.239ns (72.046%)  route 0.093ns (27.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.093     0.917    tlast_cnt_reg[0]
                                                                      r  tlast_cnt_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.009 r  tlast_cnt_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.009    tlast_cnt_reg[0]_i_1_n_6
                         FDCE                                         r  tlast_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    tlast_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.270ns (74.435%)  route 0.093ns (25.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.093     0.917    tlast_cnt_reg[0]
                                                                      r  tlast_cnt_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.123     1.040 r  tlast_cnt_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.040    tlast_cnt_reg[0]_i_1_n_5
                         FDCE                                         r  tlast_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    tlast_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.292ns (75.897%)  route 0.093ns (24.103%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.093     0.917    tlast_cnt_reg[0]
                                                                      r  tlast_cnt_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.145     1.062 r  tlast_cnt_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.062    tlast_cnt_reg[0]_i_1_n_4
                         FDCE                                         r  tlast_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    tlast_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 arready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    arready_OBUF
                                                                      r  rvalid_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.061 r  rvalid_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    rvalid_reg0
                         FDCE                                         r  rvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.245ns (60.975%)  route 0.157ns (39.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  k_reg[0]/Q
                         net (fo=21, unplaced)        0.157     0.981    k[0]
                                                                      r  k[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.079 r  k[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.079    k[1]_i_1_n_0
                         FDPE                                         r  k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  k_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    k_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.324ns (77.046%)  route 0.097ns (22.954%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.093     0.917    tlast_cnt_reg[0]
                                                                      r  tlast_cnt_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.124     1.041 r  tlast_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     1.045    tlast_cnt_reg[0]_i_1_n_0
                                                                      r  tlast_cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.098 r  tlast_cnt_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.098    tlast_cnt_reg[4]_i_1_n_7
                         FDCE                                         r  tlast_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    tlast_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.660%)  route 0.166ns (40.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  k_reg[3]/Q
                         net (fo=50, unplaced)        0.166     0.990    k[3]
                                                                      f  k[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.088 r  k[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    k[0]_i_1_n_0
                         FDCE                                         r  k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  k_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    k_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.337ns (77.734%)  route 0.097ns (22.266%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.093     0.917    tlast_cnt_reg[0]
                                                                      r  tlast_cnt_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.124     1.041 r  tlast_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     1.045    tlast_cnt_reg[0]_i_1_n_0
                                                                      r  tlast_cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.111 r  tlast_cnt_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.111    tlast_cnt_reg[4]_i_1_n_5
                         FDCE                                         r  tlast_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    tlast_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.248ns (58.060%)  route 0.179ns (41.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[0]/Q
                         net (fo=180, unplaced)       0.179     1.004    awready_reg0
                                                                      f  k[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.105 r  k[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.105    k[2]_i_1_n_0
                         FDCE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  k_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    k_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.248ns (58.060%)  route 0.179ns (41.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  FSM_onehot_state_reg[0]/Q
                         net (fo=180, unplaced)       0.179     1.004    awready_reg0
                                                                      r  k[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.105 r  k[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.105    k[3]_i_1_n_0
                         FDPE                                         r  k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  k_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    k_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                arready_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                awready_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                data_addr_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                data_addr_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                data_addr_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                data_addr_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 4.820ns (65.727%)  route 2.513ns (34.273%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.905     3.598    tap_A0[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     3.899 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.699    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.334 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.334    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.102ns (57.136%)  route 3.077ns (42.864%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.745 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.545    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.180 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.180    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.102ns (57.136%)  route 3.077ns (42.864%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.745 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.545    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.180 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.180    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.102ns (57.136%)  route 3.077ns (42.864%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.745 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.545    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.180 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.180    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.094ns (57.089%)  route 3.077ns (42.911%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.737 r  rdata_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.537    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.172 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.172    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.094ns (57.089%)  route 3.077ns (42.911%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[4]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.737 r  rdata_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.537    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.172 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.172    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.094ns (57.089%)  route 3.077ns (42.911%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[5]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.737 r  rdata_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.537    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.172 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.172    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.094ns (57.089%)  route 3.077ns (42.911%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[6]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.737 r  rdata_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.537    rdata_OBUF[6]
                                                                      r  rdata_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.172 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.172    rdata[6]
                                                                      r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.094ns (57.089%)  route 3.077ns (42.911%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[7]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.737 r  rdata_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.537    rdata_OBUF[7]
                                                                      r  rdata_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.172 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.172    rdata[7]
                                                                      r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.094ns (57.089%)  route 3.077ns (42.911%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.000    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.124 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     3.621    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[8]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.737 r  rdata_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.537    rdata_OBUF[8]
                                                                      r  rdata_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.172 r  rdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.172    rdata[8]
                                                                      r  rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 5.468ns (55.783%)  route 4.335ns (44.217%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     8.701    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.825 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.625    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.260 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.260    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 5.468ns (55.783%)  route 4.335ns (44.217%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     8.701    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.825 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.625    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.260 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.260    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 5.468ns (55.783%)  route 4.335ns (44.217%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     8.701    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.825 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.625    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.260 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.260    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 5.468ns (55.783%)  route 4.335ns (44.217%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     8.173 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     8.701    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.825 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.625    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.260 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.260    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 5.468ns (56.236%)  route 4.256ns (43.764%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 f  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      f  rdata_OBUF[1]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.173 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     8.622    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     8.746 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.546    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.181 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.181    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 5.468ns (56.236%)  route 4.256ns (43.764%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.173 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     8.622    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.746 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.546    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.181 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.181    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 5.344ns (58.402%)  route 3.807ns (41.598%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.173 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.973    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.608 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.608    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 5.344ns (58.402%)  route 3.807ns (41.598%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.173 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.973    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.608 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.608    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 5.344ns (58.402%)  route 3.807ns (41.598%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.173 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.973    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.608 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.608    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 5.344ns (58.402%)  route 3.807ns (41.598%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  y_cnt_reg[1]/Q
                         net (fo=7, unplaced)         0.841     3.775    y_cnt[1]
                                                                      r  FSM_onehot_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.070 r  FSM_onehot_state[2]_i_3/O
                         net (fo=36, unplaced)        0.523     4.593    FSM_onehot_state[2]_i_3_n_0
                                                                      r  sm_tlast_OBUF_inst_i_10/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.717 r  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.717    sm_tlast_OBUF_inst_i_10_n_0
                                                                      r  sm_tlast_OBUF_inst_i_9/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.230 r  sm_tlast_OBUF_inst_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     5.239    sm_tlast_OBUF_inst_i_9_n_0
                                                                      r  sm_tlast_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.576 r  sm_tlast_OBUF_inst_i_8/O[1]
                         net (fo=1, unplaced)         0.611     6.187    tlast_cnt_tmp[5]
                                                                      r  sm_tlast_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     6.493 r  sm_tlast_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.000     6.493    sm_tlast_OBUF_inst_i_5_n_0
                                                                      r  sm_tlast_OBUF_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  sm_tlast_OBUF_inst_i_2/CO[3]
                         net (fo=126, unplaced)       1.023     8.049    sm_tlast0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.173 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.973    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.608 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.608    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_reg_reg/Q
                         net (fo=34, unplaced)        0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvalid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_reg_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[12]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[13]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[14]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[15]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 1.468ns (40.239%)  route 2.180ns (59.761%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      r  data_length[11]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.479 r  data_length[11]_i_2/O
                         net (fo=2, unplaced)         0.460     2.939    data_length[11]_i_2_n_0
                                                                      r  FSM_onehot_state[2]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.063 r  FSM_onehot_state[2]_i_4/O
                         net (fo=2, unplaced)         0.460     3.523    FSM_onehot_state[2]_i_4_n_0
                                                                      r  FSM_onehot_state[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.647 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.647    FSM_onehot_state[0]_i_1_n_0
                         FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 1.468ns (40.573%)  route 2.150ns (59.427%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  data_length[11]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.479 f  data_length[11]_i_2/O
                         net (fo=2, unplaced)         0.460     2.939    data_length[11]_i_2_n_0
                                                                      f  FSM_onehot_state[2]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.063 f  FSM_onehot_state[2]_i_4/O
                         net (fo=2, unplaced)         0.430     3.493    FSM_onehot_state[2]_i_4_n_0
                                                                      f  FSM_onehot_state[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.617    FSM_onehot_state[2]_i_1_n_0
                         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.468ns (40.674%)  route 2.141ns (59.326%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  FSM_onehot_state[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  FSM_onehot_state[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_onehot_state[0]_i_3_n_0
                                                                      r  FSM_onehot_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.468 r  FSM_onehot_state[0]_i_2/O
                         net (fo=4, unplaced)         0.473     2.941    FSM_onehot_state[0]_i_2_n_0
                                                                      r  FSM_onehot_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.065 r  FSM_onehot_state[1]_i_2/O
                         net (fo=1, unplaced)         0.419     3.484    FSM_onehot_state[1]_i_2_n_0
                                                                      r  FSM_onehot_state[1]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.608 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.608    FSM_onehot_state[1]_i_1_n_0
                         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[0]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[10]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[11]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[12]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[13]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[14]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            first_coef_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  data_length[11]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  data_length[11]_i_3/O
                         net (fo=2, unplaced)         0.460     2.355    data_length[11]_i_3_n_0
                                                                      f  first_coef[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 f  first_coef[31]_i_2/O
                         net (fo=1, unplaced)         0.449     2.928    first_coef[31]_i_2_n_0
                                                                      f  first_coef[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.052 r  first_coef[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    first_coef0
                         FDCE                                         r  first_coef_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  first_coef_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    arvalid_IBUF
                         FDCE                                         r  arready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                         FDCE                                         r  data_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                         FDCE                                         r  data_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                         FDCE                                         r  data_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                         FDCE                                         r  data_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                         FDCE                                         r  data_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[13]/C

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                         FDCE                                         r  data_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[14]/C

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                         FDCE                                         r  data_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[15]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_ff_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[16]
                         FDCE                                         r  data_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[16]/C

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                         FDCE                                         r  data_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=245, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[17]/C





