// Seed: 104675393
module module_0 (
    input id_0,
    input wor id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6
    , id_10,
    output wire id_7
    , id_11,
    output logic id_8,
    input id_9
);
  logic id_12;
  logic id_13;
  type_20(
      id_1[1'b0], 1, 1, id_11, 1
  );
  assign id_7[1] = 1 ? id_2 : id_10 - id_4 & id_2;
endmodule
