///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// bimc_seq_hwioreg.h : automatically generated by Autoseq  3.0 12/9/2016 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __BIMC_SEQ_REG_H__
#define __BIMC_SEQ_REG_H__

#include "seq_hwio.h"
#include "bimc_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block APU32Q2N7S1V0_16_CL36
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register XPU3_GCR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_ADDR(x)                 (x+0x00000000)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_PHYS(x)                 (x+0x00000000)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_RMSK                    0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_AADEN_BMSK              0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_GCR0_AADEN_SHFT                     0x0

//// Register XPU3_SCR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_ADDR(x)                 (x+0x00000008)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_PHYS(x)                 (x+0x00000008)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_RMSK                    0x0000010f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_DYNAMIC_CLK_EN_BMSK     0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_DYNAMIC_CLK_EN_SHFT            0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCLEIE_BMSK             0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCLEIE_SHFT                    0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCFGEIE_BMSK            0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCFGEIE_SHFT                   0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCLERE_BMSK             0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCLERE_SHFT                    0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCFGERE_BMSK            0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SCR0_SCFGERE_SHFT                   0x0

//// Register XPU3_CR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_ADDR(x)                  (x+0x00000010)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_PHYS(x)                  (x+0x00000010)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_RMSK                     0x0000010f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_SHFT                              0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_IN(x)                    \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_INM(x, mask)             \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_OUT(x, val)              \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_DYNAMIC_CLK_EN_BMSK      0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_DYNAMIC_CLK_EN_SHFT             0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CLEIE_BMSK               0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CLEIE_SHFT                      0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CFGEIE_BMSK              0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CFGEIE_SHFT                     0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CLERE_BMSK               0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CLERE_SHFT                      0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CFGERE_BMSK              0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_CR0_CFGERE_SHFT                     0x0

//// Register XPU3_QAD0_GCR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_ADDR(x)            (x+0x00000080)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_PHYS(x)            (x+0x00000080)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_RMSK               0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_SHFT                        0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_IN(x)              \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_INM(x, mask)       \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_OUT(x, val)        \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_QAD0DEN_BMSK       0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_GCR0_QAD0DEN_SHFT              0x0

//// Register XPU3_QAD0_CR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_ADDR(x)             (x+0x00000090)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_PHYS(x)             (x+0x00000090)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_RMSK                0x0000010f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_SHFT                         0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_IN(x)               \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_INM(x, mask)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_OUT(x, val)         \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CLEIE_BMSK          0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CLEIE_SHFT                 0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CFGEIE_BMSK         0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CFGEIE_SHFT                0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CLERE_BMSK          0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CLERE_SHFT                 0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CFGERE_BMSK         0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_CR0_CFGERE_SHFT                0x0

//// Register XPU3_QAD1_GCR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_ADDR(x)            (x+0x00000100)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_PHYS(x)            (x+0x00000100)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_RMSK               0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_SHFT                        0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_IN(x)              \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_INM(x, mask)       \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_OUT(x, val)        \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_QAD1DEN_BMSK       0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_GCR0_QAD1DEN_SHFT              0x0

//// Register XPU3_QAD1_CR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_ADDR(x)             (x+0x00000110)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_PHYS(x)             (x+0x00000110)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_RMSK                0x0000010f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_SHFT                         0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_IN(x)               \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_INM(x, mask)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_OUT(x, val)         \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CLEIE_BMSK          0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CLEIE_SHFT                 0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CFGEIE_BMSK         0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CFGEIE_SHFT                0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CLERE_BMSK          0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CLERE_SHFT                 0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CFGERE_BMSK         0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_CR0_CFGERE_SHFT                0x0

//// Register XPU3_IDR3 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_ADDR(x)                 (x+0x000003ec)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_PHYS(x)                 (x+0x000003ec)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_RMSK                    0x000003ff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_PT_BMSK                 0x00000200
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_PT_SHFT                        0x9

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_MV_BMSK                 0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_MV_SHFT                        0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_NVMID_BMSK              0x000000ff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR3_NVMID_SHFT                     0x0

//// Register XPU3_IDR2 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_ADDR(x)                 (x+0x000003f0)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_PHYS(x)                 (x+0x000003f0)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_RMSK                    0xffffff0f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_NONSEC_EN_BMSK          0xff000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_NONSEC_EN_SHFT                0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_SEC_EN_BMSK             0x00ff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_SEC_EN_SHFT                   0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_VMIDACR_EN_BMSK         0x0000ff00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_VMIDACR_EN_SHFT                0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_NUM_QAD_BMSK            0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR2_NUM_QAD_SHFT                   0x0

//// Register XPU3_IDR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_ADDR(x)                 (x+0x000003f4)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_PHYS(x)                 (x+0x000003f4)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_RMSK                    0x3f3f0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_SHFT                            16
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_CLIENT_ADDR_WIDTH_BMSK  0x3f000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_CLIENT_ADDR_WIDTH_SHFT        0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_CONFIG_ADDR_WIDTH_BMSK  0x003f0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR1_CONFIG_ADDR_WIDTH_SHFT        0x10

//// Register XPU3_IDR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_ADDR(x)                 (x+0x000003f8)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_PHYS(x)                 (x+0x000003f8)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_RMSK                    0x03ff0023
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_NRG_BMSK                0x03ff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_NRG_SHFT                      0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK 0x00000020
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT        0x5

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_XPUTYPE_BMSK            0x00000003
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_IDR0_XPUTYPE_SHFT                   0x0

//// Register XPU3_REV ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_ADDR(x)                  (x+0x000003fc)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_PHYS(x)                  (x+0x000003fc)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_RMSK                     0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_SHFT                              0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_IN(x)                    \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_INM(x, mask)             \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_OUT(x, val)              \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_MAJOR_BMSK               0xf0000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_MAJOR_SHFT                     0x1c

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_MINOR_BMSK               0x0fff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_MINOR_SHFT                     0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_STEP_BMSK                0x0000ffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_REV_STEP_SHFT                       0x0

//// Register XPU3_RGN_FREESTATUSr ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_ADDR(base, r) (base+0x500+0x4*r)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_PHYS(base, r) (base+0x500+0x4*r)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_RMSK         0x0000ffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_SHFT                  0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_MAXr                  0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_INI(base, r) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_ADDR(base, r), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_INMI(base, r, mask) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_ADDR(base, r), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_OUTI(base, r, val) \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_ADDR(base, r), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_OUTMI(base, r, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_ADDR(base, r), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_INI(base, r)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_RGFREESTATUS_BMSK 0x0000ffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_FREESTATUSr_RGFREESTATUS_SHFT        0x0

//// Register XPU3_SEAR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR(x)                (x+0x00000800)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_PHYS(x)                (x+0x00000800)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_RMSK                   0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_SHFT                            0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_IN(x)                  \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_INM(x, mask)           \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_OUT(x, val)            \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR_31_0_BMSK         0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR0_ADDR_31_0_SHFT                0x0

//// Register XPU3_SESR ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_ADDR(x)                 (x+0x00000808)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_PHYS(x)                 (x+0x00000808)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_RMSK                    0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CLMULTI_BMSK            0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CLMULTI_SHFT                   0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CFGMULTI_BMSK           0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CFGMULTI_SHFT                  0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CLIENT_BMSK             0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CLIENT_SHFT                    0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CFG_BMSK                0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESR_CFG_SHFT                       0x0

//// Register XPU3_SESRRESTORE ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_ADDR(x)          (x+0x0000080c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_PHYS(x)          (x+0x0000080c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_RMSK             0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CLMULTI_BMSK     0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CLMULTI_SHFT            0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CFGMULTI_BMSK    0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CFGMULTI_SHFT           0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CLIENT_BMSK      0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CLIENT_SHFT             0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CFG_BMSK         0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESRRESTORE_CFG_SHFT                0x0

//// Register XPU3_SESYNR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ADDR(x)              (x+0x00000810)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_PHYS(x)              (x+0x00000810)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_RMSK                 0x60ffff0f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_IN(x)                \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_INM(x, mask)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_OUT(x, val)          \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_AC_BMSK              0x40000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_AC_SHFT                    0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_BURSTLEN_BMSK        0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_BURSTLEN_SHFT              0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ASIZE_BMSK           0x00e00000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ASIZE_SHFT                 0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ALEN_BMSK            0x001f0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_ALEN_SHFT                  0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_QAD_BMSK             0x0000ff00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_QAD_SHFT                    0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_XPRIV_BMSK           0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_XPRIV_SHFT                  0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_XINST_BMSK           0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_XINST_SHFT                  0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_AWRITE_BMSK          0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_AWRITE_SHFT                 0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_XPROTNS_BMSK         0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR0_XPROTNS_SHFT                0x0

//// Register XPU3_SESYNR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_ADDR(x)              (x+0x00000814)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_PHYS(x)              (x+0x00000814)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_RMSK                 0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_IN(x)                \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_INM(x, mask)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_OUT(x, val)          \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_TID_BMSK             0xff000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_TID_SHFT                   0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_VMID_BMSK            0x00ff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_VMID_SHFT                  0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_BID_BMSK             0x0000e000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_BID_SHFT                    0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_PID_BMSK             0x00001f00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_PID_SHFT                    0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_MID_BMSK             0x000000ff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR1_MID_SHFT                    0x0

//// Register XPU3_SESYNR2 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ADDR(x)              (x+0x00000818)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_PHYS(x)              (x+0x00000818)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_RMSK                 0xffffff87
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_IN(x)                \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INM(x, mask)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_OUT(x, val)          \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_BAR_BMSK             0xc0000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_BAR_SHFT                   0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_BURST_BMSK           0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_BURST_SHFT                 0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_CACHEABLE_BMSK       0x10000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_CACHEABLE_SHFT             0x1c

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_DEVICE_BMSK          0x08000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_DEVICE_SHFT                0x1b

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_DEVICE_TYPE_BMSK     0x06000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_DEVICE_TYPE_SHFT           0x19

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_EARLYWRRESP_BMSK     0x01000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_EARLYWRRESP_SHFT           0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ERROR_BMSK           0x00800000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ERROR_SHFT                 0x17

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_EXCLUSIVE_BMSK       0x00400000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_EXCLUSIVE_SHFT             0x16

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_FULL_BMSK            0x00200000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_FULL_SHFT                  0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_SHARED_BMSK          0x00100000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_SHARED_SHFT                0x14

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_WRITETHROUGH_BMSK    0x00080000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_WRITETHROUGH_SHFT          0x13

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERCACHEABLE_BMSK  0x00020000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERCACHEABLE_SHFT        0x11

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERSHARED_BMSK     0x00010000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERSHARED_SHFT           0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERTRANSIENT_BMSK  0x00008000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERTRANSIENT_SHFT         0xf

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_PORTMREL_BMSK        0x00002000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_PORTMREL_SHFT               0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ORDEREDRD_BMSK       0x00001000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ORDEREDRD_SHFT              0xc

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ORDEREDWR_BMSK       0x00000800
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_ORDEREDWR_SHFT              0xb

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_OOORD_BMSK           0x00000400
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_OOORD_SHFT                  0xa

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_OOOWR_BMSK           0x00000200
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_OOOWR_SHFT                  0x9

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_NOALLOCATE_BMSK      0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_NOALLOCATE_SHFT             0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_TRANSIENT_BMSK       0x00000080
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_TRANSIENT_SHFT              0x7

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_MEMTYPE_BMSK         0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SESYNR2_MEMTYPE_SHFT                0x0

//// Register XPU3_SEAR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR(x)                (x+0x00000804)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_PHYS(x)                (x+0x00000804)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_RMSK                   0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_SHFT                            0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_IN(x)                  \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_INM(x, mask)           \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_OUT(x, val)            \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR_63_32_BMSK        0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_SEAR1_ADDR_63_32_SHFT               0x0

//// Register XPU3_EAR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR(x)                 (x+0x00000880)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_PHYS(x)                 (x+0x00000880)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_RMSK                    0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR_31_0_BMSK          0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR0_ADDR_31_0_SHFT                 0x0

//// Register XPU3_ESR ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_ADDR(x)                  (x+0x00000888)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_PHYS(x)                  (x+0x00000888)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_RMSK                     0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_SHFT                              0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_IN(x)                    \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_INM(x, mask)             \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_OUT(x, val)              \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CLMULTI_BMSK             0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CLMULTI_SHFT                    0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CFGMULTI_BMSK            0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CFGMULTI_SHFT                   0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CLIENT_BMSK              0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CLIENT_SHFT                     0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CFG_BMSK                 0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESR_CFG_SHFT                        0x0

//// Register XPU3_ESRRESTORE ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_ADDR(x)           (x+0x0000088c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_PHYS(x)           (x+0x0000088c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_RMSK              0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_SHFT                       0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_IN(x)             \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_INM(x, mask)      \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_OUT(x, val)       \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CLMULTI_BMSK      0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CLMULTI_SHFT             0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CFGMULTI_BMSK     0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CFGMULTI_SHFT            0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CLIENT_BMSK       0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CLIENT_SHFT              0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CFG_BMSK          0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESRRESTORE_CFG_SHFT                 0x0

//// Register XPU3_ESYNR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ADDR(x)               (x+0x00000890)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_PHYS(x)               (x+0x00000890)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_RMSK                  0x60ffff0f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_SHFT                           0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_IN(x)                 \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_INM(x, mask)          \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_OUT(x, val)           \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_AC_BMSK               0x40000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_AC_SHFT                     0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_BURSTLEN_BMSK         0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_BURSTLEN_SHFT               0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ASIZE_BMSK            0x00e00000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ASIZE_SHFT                  0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ALEN_BMSK             0x001f0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_ALEN_SHFT                   0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_QAD_BMSK              0x0000ff00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_QAD_SHFT                     0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_XPRIV_BMSK            0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_XPRIV_SHFT                   0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_XINST_BMSK            0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_XINST_SHFT                   0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_AWRITE_BMSK           0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_AWRITE_SHFT                  0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_XPROTNS_BMSK          0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR0_XPROTNS_SHFT                 0x0

//// Register XPU3_ESYNR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_ADDR(x)               (x+0x00000894)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_PHYS(x)               (x+0x00000894)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_RMSK                  0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_SHFT                           0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_IN(x)                 \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_INM(x, mask)          \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_OUT(x, val)           \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_TID_BMSK              0xff000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_TID_SHFT                    0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_VMID_BMSK             0x00ff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_VMID_SHFT                   0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_BID_BMSK              0x0000e000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_BID_SHFT                     0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_PID_BMSK              0x00001f00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_PID_SHFT                     0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_MID_BMSK              0x000000ff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR1_MID_SHFT                     0x0

//// Register XPU3_ESYNR2 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ADDR(x)               (x+0x00000898)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_PHYS(x)               (x+0x00000898)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_RMSK                  0xffffff87
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_SHFT                           0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_IN(x)                 \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INM(x, mask)          \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_OUT(x, val)           \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_BAR_BMSK              0xc0000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_BAR_SHFT                    0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_BURST_BMSK            0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_BURST_SHFT                  0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_CACHEABLE_BMSK        0x10000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_CACHEABLE_SHFT              0x1c

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_DEVICE_BMSK           0x08000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_DEVICE_SHFT                 0x1b

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_DEVICE_TYPE_BMSK      0x06000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_DEVICE_TYPE_SHFT            0x19

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_EARLYWRRESP_BMSK      0x01000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_EARLYWRRESP_SHFT            0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ERROR_BMSK            0x00800000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ERROR_SHFT                  0x17

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_EXCLUSIVE_BMSK        0x00400000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_EXCLUSIVE_SHFT              0x16

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_FULL_BMSK             0x00200000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_FULL_SHFT                   0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_SHARED_BMSK           0x00100000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_SHARED_SHFT                 0x14

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_WRITETHROUGH_BMSK     0x00080000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_WRITETHROUGH_SHFT           0x13

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERNOALLOCATE_BMSK  0x00040000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERNOALLOCATE_SHFT        0x12

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERCACHEABLE_BMSK   0x00020000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERCACHEABLE_SHFT         0x11

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERSHARED_BMSK      0x00010000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERSHARED_SHFT            0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERTRANSIENT_BMSK   0x00008000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERTRANSIENT_SHFT          0xf

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_PORTMREL_BMSK         0x00002000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_PORTMREL_SHFT                0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ORDEREDRD_BMSK        0x00001000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ORDEREDRD_SHFT               0xc

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ORDEREDWR_BMSK        0x00000800
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_ORDEREDWR_SHFT               0xb

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_OOORD_BMSK            0x00000400
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_OOORD_SHFT                   0xa

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_OOOWR_BMSK            0x00000200
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_OOOWR_SHFT                   0x9

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_NOALLOCATE_BMSK       0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_NOALLOCATE_SHFT              0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_TRANSIENT_BMSK        0x00000080
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_TRANSIENT_SHFT               0x7

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_MEMTYPE_BMSK          0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_ESYNR2_MEMTYPE_SHFT                 0x0

//// Register XPU3_EAR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR(x)                 (x+0x00000884)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_PHYS(x)                 (x+0x00000884)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_RMSK                    0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_SHFT                             0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_IN(x)                   \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_INM(x, mask)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_OUT(x, val)             \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR_63_32_BMSK         0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_EAR1_ADDR_63_32_SHFT                0x0

//// Register XPU3_QAD0_EAR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR(x)            (x+0x00000880)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_PHYS(x)            (x+0x00000880)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_RMSK               0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_SHFT                        0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_IN(x)              \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_INM(x, mask)       \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_OUT(x, val)        \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR_31_0_BMSK     0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR0_ADDR_31_0_SHFT            0x0

//// Register XPU3_QAD0_ESR ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_ADDR(x)             (x+0x00000888)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_PHYS(x)             (x+0x00000888)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_RMSK                0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_SHFT                         0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_IN(x)               \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_INM(x, mask)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_OUT(x, val)         \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CLMULTI_BMSK        0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CLMULTI_SHFT               0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CFGMULTI_BMSK       0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CFGMULTI_SHFT              0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CLIENT_BMSK         0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CLIENT_SHFT                0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CFG_BMSK            0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESR_CFG_SHFT                   0x0

//// Register XPU3_QAD0_ESRRESTORE ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_ADDR(x)      (x+0x0000088c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_PHYS(x)      (x+0x0000088c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_RMSK         0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_SHFT                  0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_IN(x)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_OUT(x, val)  \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CLIENT_BMSK  0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CLIENT_SHFT         0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CFG_BMSK     0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESRRESTORE_CFG_SHFT            0x0

//// Register XPU3_QAD0_ESYNR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ADDR(x)          (x+0x00000890)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_PHYS(x)          (x+0x00000890)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_RMSK             0x60ffff0f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_AC_BMSK          0x40000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_AC_SHFT                0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_BURSTLEN_BMSK    0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_BURSTLEN_SHFT          0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ASIZE_BMSK       0x00e00000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ASIZE_SHFT             0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ALEN_BMSK        0x001f0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_ALEN_SHFT              0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_QAD_BMSK         0x0000ff00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_QAD_SHFT                0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_XPRIV_BMSK       0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_XPRIV_SHFT              0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_XINST_BMSK       0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_XINST_SHFT              0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_AWRITE_BMSK      0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_AWRITE_SHFT             0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_XPROTNS_BMSK     0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR0_XPROTNS_SHFT            0x0

//// Register XPU3_QAD0_ESYNR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_ADDR(x)          (x+0x00000894)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_PHYS(x)          (x+0x00000894)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_RMSK             0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_TID_BMSK         0xff000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_TID_SHFT               0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_VMID_BMSK        0x00ff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_VMID_SHFT              0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_BID_BMSK         0x0000e000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_BID_SHFT                0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_PID_BMSK         0x00001f00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_PID_SHFT                0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_MID_BMSK         0x000000ff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR1_MID_SHFT                0x0

//// Register XPU3_QAD0_ESYNR2 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ADDR(x)          (x+0x00000898)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_PHYS(x)          (x+0x00000898)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_RMSK             0xffffff87
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_BAR_BMSK         0xc0000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_BAR_SHFT               0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_BURST_BMSK       0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_BURST_SHFT             0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_CACHEABLE_BMSK   0x10000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_CACHEABLE_SHFT         0x1c

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_DEVICE_BMSK      0x08000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_DEVICE_SHFT            0x1b

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ERROR_BMSK       0x00800000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ERROR_SHFT             0x17

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_EXCLUSIVE_BMSK   0x00400000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_EXCLUSIVE_SHFT         0x16

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_FULL_BMSK        0x00200000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_FULL_SHFT              0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_SHARED_BMSK      0x00100000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_SHARED_SHFT            0x14

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_PORTMREL_BMSK    0x00002000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_PORTMREL_SHFT           0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ORDEREDRD_BMSK   0x00001000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ORDEREDRD_SHFT          0xc

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ORDEREDWR_BMSK   0x00000800
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_ORDEREDWR_SHFT          0xb

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_OOORD_BMSK       0x00000400
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_OOORD_SHFT              0xa

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_OOOWR_BMSK       0x00000200
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_OOOWR_SHFT              0x9

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_NOALLOCATE_BMSK  0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_NOALLOCATE_SHFT         0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_TRANSIENT_BMSK   0x00000080
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_TRANSIENT_SHFT          0x7

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_MEMTYPE_BMSK     0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_ESYNR2_MEMTYPE_SHFT            0x0

//// Register XPU3_QAD0_EAR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR(x)            (x+0x00000884)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_PHYS(x)            (x+0x00000884)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_RMSK               0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_SHFT                        0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_IN(x)              \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_INM(x, mask)       \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_OUT(x, val)        \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR_63_32_BMSK    0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD0_EAR1_ADDR_63_32_SHFT           0x0

//// Register XPU3_QAD1_EAR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR(x)            (x+0x00000880)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_PHYS(x)            (x+0x00000880)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_RMSK               0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_SHFT                        0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_IN(x)              \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_INM(x, mask)       \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_OUT(x, val)        \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR_31_0_BMSK     0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR0_ADDR_31_0_SHFT            0x0

//// Register XPU3_QAD1_ESR ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_ADDR(x)             (x+0x00000888)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_PHYS(x)             (x+0x00000888)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_RMSK                0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_SHFT                         0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_IN(x)               \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_INM(x, mask)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_OUT(x, val)         \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CLMULTI_BMSK        0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CLMULTI_SHFT               0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CFGMULTI_BMSK       0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CFGMULTI_SHFT              0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CLIENT_BMSK         0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CLIENT_SHFT                0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CFG_BMSK            0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESR_CFG_SHFT                   0x0

//// Register XPU3_QAD1_ESRRESTORE ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_ADDR(x)      (x+0x0000088c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_PHYS(x)      (x+0x0000088c)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_RMSK         0x0000000f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_SHFT                  0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_IN(x)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_OUT(x, val)  \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CLIENT_BMSK  0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CLIENT_SHFT         0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CFG_BMSK     0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESRRESTORE_CFG_SHFT            0x0

//// Register XPU3_QAD1_ESYNR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ADDR(x)          (x+0x00000890)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_PHYS(x)          (x+0x00000890)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_RMSK             0x60ffff0f
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_AC_BMSK          0x40000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_AC_SHFT                0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_BURSTLEN_BMSK    0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_BURSTLEN_SHFT          0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ASIZE_BMSK       0x00e00000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ASIZE_SHFT             0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ALEN_BMSK        0x001f0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_ALEN_SHFT              0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_QAD_BMSK         0x0000ff00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_QAD_SHFT                0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_XPRIV_BMSK       0x00000008
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_XPRIV_SHFT              0x3

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_XINST_BMSK       0x00000004
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_XINST_SHFT              0x2

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_AWRITE_BMSK      0x00000002
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_AWRITE_SHFT             0x1

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_XPROTNS_BMSK     0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR0_XPROTNS_SHFT            0x0

//// Register XPU3_QAD1_ESYNR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_ADDR(x)          (x+0x00000894)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_PHYS(x)          (x+0x00000894)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_RMSK             0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_TID_BMSK         0xff000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_TID_SHFT               0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_VMID_BMSK        0x00ff0000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_VMID_SHFT              0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_BID_BMSK         0x0000e000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_BID_SHFT                0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_PID_BMSK         0x00001f00
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_PID_SHFT                0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_MID_BMSK         0x000000ff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR1_MID_SHFT                0x0

//// Register XPU3_QAD1_ESYNR2 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ADDR(x)          (x+0x00000898)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_PHYS(x)          (x+0x00000898)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_RMSK             0xffffff87
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_SHFT                      0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_IN(x)            \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INM(x, mask)     \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_OUT(x, val)      \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_BAR_BMSK         0xc0000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_BAR_SHFT               0x1e

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_BURST_BMSK       0x20000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_BURST_SHFT             0x1d

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_CACHEABLE_BMSK   0x10000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_CACHEABLE_SHFT         0x1c

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_DEVICE_BMSK      0x08000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_DEVICE_SHFT            0x1b

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ERROR_BMSK       0x00800000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ERROR_SHFT             0x17

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_EXCLUSIVE_BMSK   0x00400000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_EXCLUSIVE_SHFT         0x16

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_FULL_BMSK        0x00200000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_FULL_SHFT              0x15

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_SHARED_BMSK      0x00100000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_SHARED_SHFT            0x14

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_PORTMREL_BMSK    0x00002000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_PORTMREL_SHFT           0xd

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ORDEREDRD_BMSK   0x00001000
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ORDEREDRD_SHFT          0xc

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ORDEREDWR_BMSK   0x00000800
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_ORDEREDWR_SHFT          0xb

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_OOORD_BMSK       0x00000400
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_OOORD_SHFT              0xa

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_OOOWR_BMSK       0x00000200
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_OOOWR_SHFT              0x9

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_NOALLOCATE_BMSK  0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_NOALLOCATE_SHFT         0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_TRANSIENT_BMSK   0x00000080
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_TRANSIENT_SHFT          0x7

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_MEMTYPE_BMSK     0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_ESYNR2_MEMTYPE_SHFT            0x0

//// Register XPU3_QAD1_EAR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR(x)            (x+0x00000884)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_PHYS(x)            (x+0x00000884)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_RMSK               0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_SHFT                        0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_IN(x)              \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR(x), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_INM(x, mask)       \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR(x), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_OUT(x, val)        \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR(x), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR(x), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR_63_32_BMSK    0xffffffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_QAD1_EAR1_ADDR_63_32_SHFT           0x0

//// Register XPU3_RGN_OWNERSTATUSr ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_ADDR(base, r) (base+0x900+0x4*r)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_PHYS(base, r) (base+0x900+0x4*r)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_RMSK        0x0000ffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_SHFT                 0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_MAXr                 0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_INI(base, r) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_INMI(base, r, mask) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_OUTI(base, r, val) \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_OUTMI(base, r, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_INI(base, r)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_BMSK 0x0000ffff
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_SHFT        0x0

//// Register XPU3_RGn_GCR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_ADDR(base, n)       (base+0x1000+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_PHYS(base, n)       (base+0x1000+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_RMSK                0x00000107
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_SHFT                         0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_MAXn                        15
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_INI(base, n)        \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_ADDR(base, n), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_ADDR(base, n), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_OUTI(base, n, val)  \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_ADDR(base, n), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_ADDR(base, n), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_RG_SEC_APPS_BMSK    0x00000100
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_RG_SEC_APPS_SHFT           0x8

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_RG_OWNER_BMSK       0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_GCR0_RG_OWNER_SHFT              0x0

//// Register XPU3_RGn_CR0 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_ADDR(base, n)        (base+0x1010+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_PHYS(base, n)        (base+0x1010+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_RMSK                 0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_MAXn                         15
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_INI(base, n)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_ADDR(base, n), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_ADDR(base, n), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_OUTI(base, n, val)   \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_ADDR(base, n), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_ADDR(base, n), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_RGSCLRDEN_APPS_BMSK  0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR0_RGSCLRDEN_APPS_SHFT         0x0

//// Register XPU3_RGn_CR1 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_ADDR(base, n)        (base+0x1014+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_PHYS(base, n)        (base+0x1014+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_RMSK                 0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_MAXn                         15
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_INI(base, n)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_ADDR(base, n), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_ADDR(base, n), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_OUTI(base, n, val)   \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_ADDR(base, n), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_ADDR(base, n), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_RGCLRDEN_BMSK        0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR1_RGCLRDEN_SHFT               0x0

//// Register XPU3_RGn_CR2 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_ADDR(base, n)        (base+0x1018+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_PHYS(base, n)        (base+0x1018+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_RMSK                 0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_MAXn                         15
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_INI(base, n)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_ADDR(base, n), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_ADDR(base, n), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_OUTI(base, n, val)   \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_ADDR(base, n), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_ADDR(base, n), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_RGSCLWREN_APPS_BMSK  0x00000001
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR2_RGSCLWREN_APPS_SHFT         0x0

//// Register XPU3_RGn_CR3 ////

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_ADDR(base, n)        (base+0x101C+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_PHYS(base, n)        (base+0x101C+0x80*n)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_RMSK                 0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_SHFT                          0
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_MAXn                         15
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_INI(base, n)         \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_ADDR(base, n), HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_RMSK)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_ADDR(base, n), mask) 
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_OUTI(base, n, val)   \
	out_dword( HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_ADDR(base, n), val)
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_ADDR(base, n), mask, val, HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_RGCLWREN_BMSK        0x00000007
#define HWIO_APU32Q2N7S1V0_16_CL36_XPU3_RGn_CR3_RGCLWREN_SHFT               0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BIMC
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BIMC_MISC_GLOBAL_CSR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x)                 (x+0x00000000)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_PHYS(x)                 (x+0x00000000)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_RMSK                    0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_SHFT                             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_IN(x)                   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_INM(x, mask)            \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_OUT(x, val)             \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MAJOR_BMSK              0xf0000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MAJOR_SHFT                    0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MINOR_BMSK              0x0fff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MINOR_SHFT                    0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_STEP_BMSK               0x0000ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_STEP_SHFT                      0x0

//// Register CORE_INFO ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x)                  (x+0x00000004)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_PHYS(x)                  (x+0x00000004)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_RMSK                     0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_SHFT                              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_IN(x)                    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_INM(x, mask)             \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_OUT(x, val)              \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ID_BMSK                  0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ID_SHFT                         0x0

//// Register HW_INFO ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x)                    (x+0x00000008)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_PHYS(x)                    (x+0x00000008)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_RMSK                       0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_SHFT                                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_IN(x)                      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_INM(x, mask)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_OUT(x, val)                \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MAJOR_BMSK                 0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MAJOR_SHFT                       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_BRANCH_BMSK                0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_BRANCH_SHFT                      0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MINOR_BMSK                 0x0000ff00
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MINOR_SHFT                        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ECO_BMSK                   0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ECO_SHFT                          0x0

//// Register DDR_CHn_CLK_2X_MODE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_ADDR(base, n)  (base+0x20+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_PHYS(base, n)  (base+0x20+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_RMSK           0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_SHFT                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_MAXn                    1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_INI(base, n)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_CLK_2X_MODE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE_CLK_2X_MODE_SHFT        0x0

//// Register DDR_CHn_CLK_PERIOD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_ADDR(base, n)   (base+0x28+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_PHYS(base, n)   (base+0x28+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_RMSK            0x1001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_MAXn                     1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_INI(base, n)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_CLK_PERIOD_RESOLUTION_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_CLK_PERIOD_RESOLUTION_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_PERIOD_BMSK     0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD_PERIOD_SHFT            0x0

//// Register DDR_CHn_PHY_CLK_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_ADDR(base, n)  (base+0x30+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_PHYS(base, n)  (base+0x30+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_RMSK           0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_SHFT                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_MAXn                    1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_INI(base, n)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_SEL_2X_BMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL_SEL_2X_SHFT           0x0

//// Register DDR_CHn_FSWITCH_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_ADDR(base, n) (base+0x40+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_PHYS(base, n) (base+0x40+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_RMSK        0x0000ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_MAXn                 1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_FSWITCH_CLIENT_REQ_STATE_BMSK 0x0000ff00
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_FSWITCH_CLIENT_REQ_STATE_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_FSWITCH_CLIENT_ACK_STATE_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_STATUS_FSWITCH_CLIENT_ACK_STATE_SHFT        0x0

//// Register DDR_CHn_LP_CLK_DIV_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_ADDR(base, n) (base+0x50+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_PHYS(base, n) (base+0x50+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_RMSK        0x80ff000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_MAXn                 1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_CLK_DIV_ENA_BMSK 0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_CLK_DIV_ENA_SHFT       0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_CORE_IDLE_HYST_COUNT_BMSK 0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_CORE_IDLE_HYST_COUNT_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_CLK_DIV_COUNT_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG_CLK_DIV_COUNT_SHFT        0x0

//// Register DDR_CHn_FSWITCH_PARAM_LOAD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_ADDR(base, n) (base+0x60+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_PHYS(base, n) (base+0x60+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_RMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_MAXn             1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_COLD_BOOT_EN_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_FSWITCH_PARAM_LOAD_COLD_BOOT_EN_SHFT        0x0

//// Register SCMOn_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(base, n) (base+0x100+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_PHYS(base, n) (base+0x100+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_RMSK     0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_MAXn              1
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register DPEn_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_ADDR(base, n) (base+0x140+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_PHYS(base, n) (base+0x140+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_RMSK      0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_MAXn               1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x) (x+0x00000180)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_PHYS(x) (x+0x00000180)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_RMSK 0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register MPORTn_CLK_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n) (base+0x1C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_PHYS(base, n) (base+0x1C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_RMSK 0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_MAXn          6
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register SWAY_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x)   (x+0x00000200)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_PHYS(x)   (x+0x00000200)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_RMSK      0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_IN(x)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register SCMOn_CGC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_ADDR(base, n)        (base+0x240+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_PHYS(base, n)        (base+0x240+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_RMSK                 0x110000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_SHFT                          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_MAXn                          1
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_INI(base, n)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_OUTI(base, n, val)   \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_CLK_DIS_BMSK         0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_CLK_DIS_SHFT               0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_THRESHOLD_ENA_BMSK   0x01000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_THRESHOLD_ENA_SHFT         0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_THRESHOLD_VAL_BMSK   0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG_THRESHOLD_VAL_SHFT          0x0

//// Register DPEn_CGC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_ADDR(base, n)         (base+0x280+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_PHYS(base, n)         (base+0x280+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_RMSK                  0x110000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_SHFT                           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_MAXn                           1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_INI(base, n)          \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_OUTI(base, n, val)    \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_CLK_DIS_BMSK          0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_CLK_DIS_SHFT                0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_THRESHOLD_ENA_BMSK    0x01000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_THRESHOLD_ENA_SHFT          0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_THRESHOLD_VAL_BMSK    0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG_THRESHOLD_VAL_SHFT           0x0

//// Register DDR_CHn_CAL_CFG_0 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_ADDR(base, n)    (base+0x400+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_PHYS(base, n)    (base+0x400+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_RMSK             0x10ffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_MAXn                      1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_CAL_PERIODIC_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_CAL_PERIODIC_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_CAL_PERIODIC_COUNT_VAL_BMSK 0x00ffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0_CAL_PERIODIC_COUNT_VAL_SHFT        0x0

//// Register DDR_CHn_CAL_CFG_1 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_ADDR(base, n)    (base+0x410+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_PHYS(base, n)    (base+0x410+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_RMSK             0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_MAXn                      1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_CAL_PERIODIC_EXTEND_CYCLES_BMSK 0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1_CAL_PERIODIC_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHn_CAL_CFG_2 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_ADDR(base, n)    (base+0x420+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_PHYS(base, n)    (base+0x420+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_RMSK             0x100003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_MAXn                      1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_CAL_CLK_SWITCH_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_CAL_CLK_SWITCH_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_CAL_CLK_SWITCH_EXTEND_CYCLES_BMSK 0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2_CAL_CLK_SWITCH_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHn_CAL_CFG_3 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_ADDR(base, n)    (base+0x428+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_PHYS(base, n)    (base+0x428+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_RMSK             0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_MAXn                      1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_CAL_CLK_COUNT_VAL_BMSK 0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3_CAL_CLK_COUNT_VAL_SHFT        0x0

//// Register DDR_CHn_SW_CAL_ENA ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_ADDR(base, n)   (base+0x430+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_PHYS(base, n)   (base+0x430+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_RMSK            0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_MAXn                     1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_INI(base, n)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_CAL_DDRCC_ENA_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_CAL_DDRCC_ENA_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_CAL_CAPHY_ENA_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_CAL_CAPHY_ENA_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_CAL_DQPHY_ENA_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA_CAL_DQPHY_ENA_SHFT        0x0

//// Register DDR_CHn_SW_CLKEN_DDRCC ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_ADDR(base, n) (base+0x438+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_PHYS(base, n) (base+0x438+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_RMSK        0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_MAXn                 1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_CLKEN_DDRCC_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_CLKEN_DDRCC_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_CLKEN_DDRCC_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC_CLKEN_DDRCC_SET_SHFT        0x0

//// Register DDR_CHn_SW_CLKEN_CAPHY ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_ADDR(base, n) (base+0x440+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_PHYS(base, n) (base+0x440+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_RMSK        0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_MAXn                 1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_CLKEN_CAPHY_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_CLKEN_CAPHY_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_CLKEN_CAPHY_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY_CLKEN_CAPHY_SET_SHFT        0x0

//// Register DDR_CHn_SW_CLKEN_DQPHY ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_ADDR(base, n) (base+0x448+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_PHYS(base, n) (base+0x448+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_RMSK        0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_MAXn                 1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_CLKEN_DQPHY_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_CLKEN_DQPHY_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_CLKEN_DQPHY_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY_CLKEN_DQPHY_SET_SHFT        0x0

//// Register DDR_CHn_SW_CLK_READY_OVERRIDE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_ADDR(base, n) (base+0x450+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_PHYS(base, n) (base+0x450+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_RMSK 0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_MAXn          1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_CLK_READY_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_CLK_READY_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_CLK_READY_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE_CLK_READY_SET_SHFT        0x0

//// Register DDR_CHn_DDRCC_CLK_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_ADDR(base, n) (base+0x460+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_PHYS(base, n) (base+0x460+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_MAXn               1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHn_CAPHY_CLK_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_ADDR(base, n) (base+0x470+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_PHYS(base, n) (base+0x470+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_MAXn               1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHn_DQPHY_CLK_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_ADDR(base, n) (base+0x480+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_PHYS(base, n) (base+0x480+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_MAXn               1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHn_PHY_PIPE_CLK_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_ADDR(base, n) (base+0x490+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_PHYS(base, n) (base+0x490+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_RMSK     0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_MAXn              1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_DDRCC_PIPE_CG_EN_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_DDRCC_PIPE_CG_EN_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_DQPHY_PIPE_CG_EN_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_DQPHY_PIPE_CG_EN_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_CAPHY_PIPE_CG_EN_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL_CAPHY_PIPE_CG_EN_SHFT        0x0

//// Register DFIn_LP_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_ADDR(base, n)          (base+0x600+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_PHYS(base, n)          (base+0x600+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_RMSK                   0x0000f11f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_SHFT                            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_MAXn                            1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_INI(base, n)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_INMI(base, n, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_OUTI(base, n, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_RFU_BMSK               0x0000f000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_RFU_SHFT                      0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_LP_ACK_BMSK            0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_LP_ACK_SHFT                   0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_LP_REQ_BMSK            0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_LP_REQ_SHFT                   0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_LP_WAKEUP_BMSK         0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG_LP_WAKEUP_SHFT                0x0

//// Register DDR_CHn_MCCC_STATE_FOR_REQm ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_ADDR(base, n, m) (base+0x700+0x40*n+0x4*m)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_PHYS(base, n, m) (base+0x700+0x40*n+0x4*m)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_RMSK   0x00ff00ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_SHFT            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_MAXn            1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_MAXm            7
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_INI2(base, n, m) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_ADDR(base, n, m), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_INMI2(base, n, m, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_ADDR(base, n, m), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_OUTI2(base, n, m, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_ADDR(base, n, m), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_OUTMI2(base, n, m, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_ADDR(base, n, m), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_INI2(base, n, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_WAIT_FOR_ENDACK_BMSK 0x00f00000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_WAIT_FOR_ENDACK_SHFT       0x14

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_END_REQ_BMSK 0x000f0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_END_REQ_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_WAIT_FOR_ACK_BMSK 0x000000f0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_WAIT_FOR_ACK_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_START_REQ_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm_START_REQ_SHFT        0x0

//// Register DDR_CHn_HFSC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_ADDR(base, n)     (base+0x800+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_PHYS(base, n)     (base+0x800+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_RMSK              0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_SHFT                       0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_MAXn                       1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_INI(base, n)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_DISABLE_BMSK      0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG_DISABLE_SHFT             0x0

//// Register DDR_CHn_HFSC_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_ADDR(base, n)  (base+0x810+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_PHYS(base, n)  (base+0x810+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_RMSK           0x000000f1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_SHFT                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_MAXn                    1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_INI(base, n)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_FSM_STATE_BMSK 0x000000f0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_FSM_STATE_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_BUSY_BMSK      0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STATUS_BUSY_SHFT             0x0

//// Register DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ADDR(base, n) (base+0x818+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_PHYS(base, n) (base+0x818+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_RMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_MAXn          1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ENA_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG_ENA_SHFT        0x0

//// Register DDR_CHn_HFSC_STAGE1_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ADDR(base, n) (base+0x820+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_PHYS(base, n) (base+0x820+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_RMSK      0x00000011
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_MAXn               1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ACK_BMSK  0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_ACK_SHFT         0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_REQ_BMSK  0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL_REQ_SHFT         0x0

//// Register DDR_CHn_HFSC_STAGE2_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ADDR(base, n) (base+0x830+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_PHYS(base, n) (base+0x830+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_RMSK      0x00000011
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_MAXn               1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ACK_BMSK  0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_ACK_SHFT         0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_REQ_BMSK  0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL_REQ_SHFT         0x0

//// Register DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n) (base+0x840+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_PHYS(base, n) (base+0x840+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_RMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_MAXn          1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_STAGE1_HANDSHAKE_ENA_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL_STAGE1_HANDSHAKE_ENA_SHFT        0x0

//// Register DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n) (base+0x850+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_PHYS(base, n) (base+0x850+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_RMSK 0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_MAXn          1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_STAGE2_HANDSHAKE_ENA_BMSK 0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL_STAGE2_HANDSHAKE_ENA_SHFT        0x0

//// Register DDR_CHn_MCCC_END_STATE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_ADDR(base, n) (base+0x860+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_PHYS(base, n) (base+0x860+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_RMSK        0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_MAXn                 1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_STATE_BEFORE_IDLE_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE_STATE_BEFORE_IDLE_SHFT        0x0

//// Register DDR_CHn_MCCC_SWITCH_STATE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_ADDR(base, n) (base+0x870+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_PHYS(base, n) (base+0x870+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_RMSK     0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_MAXn              1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_FREQ_RATIO_REG_STATE_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE_FREQ_RATIO_REG_STATE_SHFT        0x0

//// Register DDR_CHn_CDIV_COUNT_SYNC_EN ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_ADDR(base, n) (base+0x880+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_PHYS(base, n) (base+0x880+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_RMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_MAXn             1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_REG_VAL_SEL_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_CDIV_COUNT_SYNC_EN_REG_VAL_SEL_SHFT        0x0

//// Register DDR_CHn_HFSPC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_ADDR(base, n)    (base+0x8A0+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_PHYS(base, n)    (base+0x8A0+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_RMSK             0x80ff00ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_MAXn                      1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_CG_EN_BMSK       0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_CG_EN_SHFT             0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_MSUC_VALUE_BMSK  0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_MSUC_VALUE_SHFT        0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_PSASC_VALUE_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG_PSASC_VALUE_SHFT        0x0

//// Register DDR_CHn_HFSPC_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_ADDR(base, n) (base+0x8A8+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_PHYS(base, n) (base+0x8A8+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_RMSK          0x00010001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_SHFT                   0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_MAXn                   1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_INI(base, n)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_MSUC_EXPIRED_BMSK 0x00010000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_MSUC_EXPIRED_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_PSASC_EXPIRED_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_STATUS_PSASC_EXPIRED_SHFT        0x0

//// Register MC_TIMESTAMP_SYNCH_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_ADDR(x)    (x+0x000008c0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_PHYS(x)    (x+0x000008c0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_RMSK       0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_SHFT                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_IN(x)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_FREEZE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL_FREEZE_SHFT        0x0

//// Register MC_TIMESTAMP_SYNCH_SET_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_ADDR(x) (x+0x000008c4)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_PHYS(x) (x+0x000008c4)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_RMSK   0x803fffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_SHFT            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_IN(x)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_SET_ENA_BMSK 0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_SET_ENA_SHFT       0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_SET_VAL_BMSK 0x003fffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL_SET_VAL_SHFT        0x0

//// Register MC_TIMESTAMP_SYNCH_STOP_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_ADDR(x) (x+0x000008c8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_PHYS(x) (x+0x000008c8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_RMSK  0x803fffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_SHFT           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_STOP_ENA_BMSK 0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_STOP_ENA_SHFT       0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_STOP_VAL_BMSK 0x003fffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL_STOP_VAL_SHFT        0x0

//// Register MC_TIMESTAMP_COUNTER_CURRENT ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_ADDR(x) (x+0x000008cc)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_PHYS(x) (x+0x000008cc)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_RMSK  0x003fffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_SHFT           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_COUNTER_VAL_BMSK 0x003fffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_COUNTER_CURRENT_COUNTER_VAL_SHFT        0x0

//// Register DT_AGG_REQ_CFG_n ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_ADDR(base, n)     (base+0x900+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_PHYS(base, n)     (base+0x900+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_RMSK              0x00000f73
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_SHFT                       0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_MAXn                       3
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_INI(base, n)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_ACK_BCAST_BMSK 0x00000f00
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_ACK_BCAST_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_PRIORITY_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_PRIORITY_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_URGENCY_DISABLE_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_URGENCY_DISABLE_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_DISABLE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n_DT_REQ_DISABLE_SHFT        0x0

//// Register DT_AGG_DBG_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_ADDR(x)             (x+0x00000910)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_PHYS(x)             (x+0x00000910)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_RMSK                0x000000f1
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_SHFT                         0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_IN(x)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_OUT(x, val)         \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_DEBUG_SPARE_BMSK    0x000000f0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_DEBUG_SPARE_SHFT           0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_DEBUG_MODE_BMSK     0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG_DEBUG_MODE_SHFT            0x0

//// Register DT_AGG_DBG_CTL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ADDR(x)             (x+0x00000914)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_PHYS(x)             (x+0x00000914)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_RMSK                0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_SHFT                         0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_IN(x)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_INM(x, mask)        \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_OUT(x, val)         \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ABORT_BMSK          0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_ABORT_SHFT                 0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_SINGLE_STEP_BMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL_SINGLE_STEP_SHFT           0x0

//// Register DT_AGG_DBG_INFO ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_ADDR(x)            (x+0x00000918)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_PHYS(x)            (x+0x00000918)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_RMSK               0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_SHFT                        0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_IN(x)              \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_INM(x, mask)       \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_OUT(x, val)        \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_REQ_GRANT_BMSK 0xf0000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_REQ_GRANT_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_REQ_MAX_PRI_BMSK 0x0f000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_REQ_MAX_PRI_SHFT       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_REQ_IN_BMSK 0x00f00000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_REQ_IN_SHFT       0x14

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_ACK_OUT_BMSK 0x000f0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_ACK_OUT_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_URGENCY_IN_BMSK 0x0000f000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DOWNTIME_URGENCY_IN_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DSAT_REQ_OUT_BMSK  0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DSAT_REQ_OUT_SHFT         0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DSAT_URGENCY_OUT_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DSAT_URGENCY_OUT_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DSAT_ACK_IN_BMSK   0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_DSAT_ACK_IN_SHFT          0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_STATE_MC_INPUTS_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_STATE_MC_INPUTS_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_PRESENT_STATE_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_INFO_PRESENT_STATE_SHFT        0x0

//// Register QOS_FSSH_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x)              (x+0x00000920)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_PHYS(x)              (x+0x00000920)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_RMSK                 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_SHFT                          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_IN(x)                \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_OUT(x, val)          \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_FSSH_DISABLE_BMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_FSSH_DISABLE_SHFT           0x0

//// Register QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x) (x+0x00000930)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_PHYS(x) (x+0x00000930)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_RMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_THRESHOLD_PERIOD_SHFT        0x0

//// Register QOS_FSSH_URGENCY_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x)       (x+0x00000940)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_PHYS(x)       (x+0x00000940)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_RMSK          0x00000011
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_SHFT                   0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_IN(x)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_INM(x, mask)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_OUT(x, val)   \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_DIFF_BAND_URGENCY_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_DIFF_BAND_URGENCY_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_SAME_BAND_URGENCY_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_SAME_BAND_URGENCY_SHFT        0x0

//// Register QOS_MPORT_POLICY_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADDR(x)       (x+0x00000944)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_PHYS(x)       (x+0x00000944)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_RMSK          0x0000003f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_SHFT                   0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_IN(x)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_INM(x, mask)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_OUT(x, val)   \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADSP_USE_APP_POLICY_BMSK 0x00000020
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_ADSP_USE_APP_POLICY_SHFT        0x5

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_MDSP_USE_APP_POLICY_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_MDSP_USE_APP_POLICY_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_PIMEM_USE_APP_POLICY_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_PIMEM_USE_APP_POLICY_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_SYSNOC_USE_APP_POLICY_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_SYSNOC_USE_APP_POLICY_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_MMSS_USE_APP_POLICY_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_MMSS_USE_APP_POLICY_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_GPU_USE_APP_POLICY_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL_GPU_USE_APP_POLICY_SHFT        0x0

//// Register DT_AGG_CGC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_ADDR(x)             (x+0x00000950)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_PHYS(x)             (x+0x00000950)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_RMSK                0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_SHFT                         0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_IN(x)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_OUT(x, val)         \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_CLK_GATE_DISABLE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG_CLK_GATE_DISABLE_SHFT        0x0

//// Register TGUBUS0_COMP_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_ADDR(x)           (x+0x00000c00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_PHYS(x)           (x+0x00000c00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_RMSK              0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_SHFT                       0
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_IN(x)             \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_INM(x, mask)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_OUT(x, val)       \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_IOSTAGE_SEL_BMSK  0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_IOSTAGE_SEL_SHFT        0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_BRIC_SEL_BMSK     0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_BRIC_SEL_SHFT           0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_SCMO_SEL_BMSK     0x0000ff00
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_SCMO_SEL_SHFT            0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_DPE_SEL_BMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_COMP_SEL_DPE_SEL_SHFT             0x0

//// Register TGUBUS1_COMP_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_ADDR(x)           (x+0x00000c04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_PHYS(x)           (x+0x00000c04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_RMSK              0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_SHFT                       0
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_IN(x)             \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_INM(x, mask)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_OUT(x, val)       \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_IOSTAGE_SEL_BMSK  0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_IOSTAGE_SEL_SHFT        0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_BRIC_SEL_BMSK     0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_BRIC_SEL_SHFT           0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_SCMO_SEL_BMSK     0x0000ff00
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_SCMO_SEL_SHFT            0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_DPE_SEL_BMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_COMP_SEL_DPE_SEL_SHFT             0x0

//// Register TGUBUS0_UW_OUT_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_ADDR(x)         (x+0x00000c10)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_PHYS(x)         (x+0x00000c10)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_RMSK            0x1f1f1f1f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE7_SEL_BMSK  0x1f000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE7_SEL_SHFT        0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE6_SEL_BMSK  0x001f0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE6_SEL_SHFT        0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE5_SEL_BMSK  0x00001f00
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE5_SEL_SHFT         0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE4_SEL_BMSK  0x0000001f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_UW_OUT_SEL_BYTE4_SEL_SHFT         0x0

//// Register TGUBUS0_LW_OUT_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_ADDR(x)         (x+0x00000c14)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_PHYS(x)         (x+0x00000c14)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_RMSK            0x1f1f1f1f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE3_SEL_BMSK  0x1f000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE3_SEL_SHFT        0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE2_SEL_BMSK  0x001f0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE2_SEL_SHFT        0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE1_SEL_BMSK  0x00001f00
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE1_SEL_SHFT         0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE0_SEL_BMSK  0x0000001f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS0_LW_OUT_SEL_BYTE0_SEL_SHFT         0x0

//// Register TGUBUS1_UW_OUT_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_ADDR(x)         (x+0x00000c18)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_PHYS(x)         (x+0x00000c18)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_RMSK            0x1f1f1f1f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE7_SEL_BMSK  0x1f000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE7_SEL_SHFT        0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE6_SEL_BMSK  0x001f0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE6_SEL_SHFT        0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE5_SEL_BMSK  0x00001f00
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE5_SEL_SHFT         0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE4_SEL_BMSK  0x0000001f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_UW_OUT_SEL_BYTE4_SEL_SHFT         0x0

//// Register TGUBUS1_LW_OUT_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_ADDR(x)         (x+0x00000c1c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_PHYS(x)         (x+0x00000c1c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_RMSK            0x1f1f1f1f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE3_SEL_BMSK  0x1f000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE3_SEL_SHFT        0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE2_SEL_BMSK  0x001f0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE2_SEL_SHFT        0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE1_SEL_BMSK  0x00001f00
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE1_SEL_SHFT         0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE0_SEL_BMSK  0x0000001f
#define HWIO_BIMC_MISC_GLOBAL_CSR_TGUBUS1_LW_OUT_SEL_BYTE0_SEL_SHFT         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_ARBITER
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x)                     (x+0x00000000)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_PHYS(x)                     (x+0x00000000)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_RMSK                        0x00ffffff
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SHFT                                 0
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), HWIO_BRIC_ARBITER_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_OUT(x, val)                 \
	out_dword( HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_ARBITER_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_INSTANCE_BMSK               0x00ff0000
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_INSTANCE_SHFT                     0x10

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SUB_TYPE_BMSK               0x0000ff00
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SUB_TYPE_SHFT                      0x8
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SUB_TYPE_ARBITER_FVAL             0x2u

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_TYPE_BMSK                   0x000000ff
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_TYPE_SHFT                          0x0
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_TYPE_SLAVEWAY_FVAL                0x3u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x)               (x+0x00000020)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_PHYS(x)               (x+0x00000020)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_RMSK                  0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_SHFT                           0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_OUT(x, val)           \
	out_dword( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_LAYERS_BMSK           0xffff0000
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_LAYERS_SHFT                 0x10

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_WGB_DEPTH_BMSK        0x0000ff00
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_WGB_DEPTH_SHFT               0x8

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK    0x000000ff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT           0x0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_ROUND_ROBIN_FVAL       0x0u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_FAIR_ROUND_ROBIN_FVAL       0x1u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_PRIORITY_RR_FVAL       0x2u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_PRIORITY_FRR_FVAL       0x3u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_TIERED_RR_FVAL       0x4u

//// Register CONFIGURATION_INFO_1A ////

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_ADDR(x)              (x+0x00000030)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_PHYS(x)              (x+0x00000030)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_RMSK                 0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_SHFT                          0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_IN(x)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_ADDR(x), HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_RMSK)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_OUT(x, val)          \
	out_dword( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_MPORT_CONNECTIVITY_LAYER0_BMSK 0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1A_MPORT_CONNECTIVITY_LAYER0_SHFT        0x0

//// Register CONFIGURATION_INFO_1B ////

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_ADDR(x)              (x+0x00000034)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_PHYS(x)              (x+0x00000034)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_RMSK                 0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_SHFT                          0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_IN(x)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_ADDR(x), HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_RMSK)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_OUT(x, val)          \
	out_dword( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_MPORT_CONNECTIVITY_LAYER1_BMSK 0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1B_MPORT_CONNECTIVITY_LAYER1_SHFT        0x0

//// Register CONFIGURATION_INFO_2 ////

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ADDR(x)               (x+0x00000040)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_PHYS(x)               (x+0x00000040)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_RMSK                  0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_SHFT                           0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ADDR(x), HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_RMSK)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_OUT(x, val)           \
	out_dword( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ARB2SW_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_2_ARB2SW_PIPELINE_STAGES_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_ADDR(x)                   (x+0x00000100)
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_PHYS(x)                   (x+0x00000100)
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_RMSK                      0x00000003
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_SHFT                               0
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_ARBITER_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_ARBITER_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_ARBITER_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_OUT(x, val)               \
	out_dword( HWIO_BRIC_ARBITER_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_ARBITER_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_BWMON_OVERFLOW_BMSK       0x00000002
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_BWMON_OVERFLOW_SHFT              0x1

#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_ARBITER_INTERRUPT_STATUS_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_ADDR(x)                    (x+0x00000108)
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_PHYS(x)                    (x+0x00000108)
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_RMSK                       0x00000003
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_SHFT                                0
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_OUT(x, val)                \
	out_dword( HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_BWMON_OVERFLOW_BMSK        0x00000002
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_BWMON_OVERFLOW_SHFT               0x1

#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_ARBITER_INTERRUPT_CLEAR_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_ADDR(x)                   (x+0x0000010c)
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_PHYS(x)                   (x+0x0000010c)
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_RMSK                      0x00000003
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_SHFT                               0
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_OUT(x, val)               \
	out_dword( HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_BWMON_OVERFLOW_BMSK       0x00000002
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_BWMON_OVERFLOW_SHFT              0x1

#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_ARBITER_INTERRUPT_ENABLE_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x)                         (x+0x00000200)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_PHYS(x)                         (x+0x00000200)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_RMSK                            0x00000001
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_SHFT                                     0
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), HWIO_BRIC_ARBITER_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_OUT(x, val)                     \
	out_dword( HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK       0x00000001
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT              0x0

//// Register MODE ////

#define HWIO_BRIC_ARBITER_MODE_ADDR(x)                               (x+0x00000210)
#define HWIO_BRIC_ARBITER_MODE_PHYS(x)                               (x+0x00000210)
#define HWIO_BRIC_ARBITER_MODE_RMSK                                  0xf0000f11
#define HWIO_BRIC_ARBITER_MODE_SHFT                                           0
#define HWIO_BRIC_ARBITER_MODE_IN(x)                                 \
	in_dword_masked ( HWIO_BRIC_ARBITER_MODE_ADDR(x), HWIO_BRIC_ARBITER_MODE_RMSK)
#define HWIO_BRIC_ARBITER_MODE_INM(x, mask)                          \
	in_dword_masked ( HWIO_BRIC_ARBITER_MODE_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_MODE_OUT(x, val)                           \
	out_dword( HWIO_BRIC_ARBITER_MODE_ADDR(x), val)
#define HWIO_BRIC_ARBITER_MODE_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_MODE_ADDR(x), mask, val, HWIO_BRIC_ARBITER_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_MODE_WR_GRANTS_AHEAD_BMSK                  0xf0000000
#define HWIO_BRIC_ARBITER_MODE_WR_GRANTS_AHEAD_SHFT                        0x1c

#define HWIO_BRIC_ARBITER_MODE_ALLOW_DURING_LOCK_AREQ_BMSK           0x00000c00
#define HWIO_BRIC_ARBITER_MODE_ALLOW_DURING_LOCK_AREQ_SHFT                  0xa

#define HWIO_BRIC_ARBITER_MODE_ALLOW_DURING_LOCK_BMSK                0x00000300
#define HWIO_BRIC_ARBITER_MODE_ALLOW_DURING_LOCK_SHFT                       0x8

#define HWIO_BRIC_ARBITER_MODE_LOCK_EN_BMSK                          0x00000010
#define HWIO_BRIC_ARBITER_MODE_LOCK_EN_SHFT                                 0x4

#define HWIO_BRIC_ARBITER_MODE_PRIORITY_RR_EN_BMSK                   0x00000001
#define HWIO_BRIC_ARBITER_MODE_PRIORITY_RR_EN_SHFT                          0x0

//// Register MASTERn_GRANTS ////

#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_ADDR(base, n)               (base+0x220+0x4*n)
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_PHYS(base, n)               (base+0x220+0x4*n)
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_RMSK                        0x0000800f
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_SHFT                                 0
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_MAXn                                 6
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_INI(base, n)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_MASTERn_GRANTS_ADDR(base, n), HWIO_BRIC_ARBITER_MASTERn_GRANTS_RMSK)
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_BRIC_ARBITER_MASTERn_GRANTS_ADDR(base, n), mask) 
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_OUTI(base, n, val)          \
	out_dword( HWIO_BRIC_ARBITER_MASTERn_GRANTS_ADDR(base, n), val)
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_MASTERn_GRANTS_ADDR(base, n), mask, val, HWIO_BRIC_ARBITER_MASTERn_GRANTS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_RESTRICT_RD_DURING_WR_BMSK  0x00008000
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_RESTRICT_RD_DURING_WR_SHFT         0xf

#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_RD_GRANTS_DURING_WR_BMSK    0x0000000f
#define HWIO_BRIC_ARBITER_MASTERn_GRANTS_RD_GRANTS_DURING_WR_SHFT           0x0

//// Register BAMON ////

#define HWIO_BRIC_ARBITER_BAMON_ADDR(x)                              (x+0x00000500)
#define HWIO_BRIC_ARBITER_BAMON_PHYS(x)                              (x+0x00000500)
#define HWIO_BRIC_ARBITER_BAMON_RMSK                                 0x0000077f
#define HWIO_BRIC_ARBITER_BAMON_SHFT                                          0
#define HWIO_BRIC_ARBITER_BAMON_IN(x)                                \
	in_dword_masked ( HWIO_BRIC_ARBITER_BAMON_ADDR(x), HWIO_BRIC_ARBITER_BAMON_RMSK)
#define HWIO_BRIC_ARBITER_BAMON_INM(x, mask)                         \
	in_dword_masked ( HWIO_BRIC_ARBITER_BAMON_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BAMON_OUT(x, val)                          \
	out_dword( HWIO_BRIC_ARBITER_BAMON_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BAMON_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BAMON_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BAMON_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_BMSK               0x00000700
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_SHFT                      0x8
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_32_FVAL           0x0u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_64_FVAL           0x1u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_128_FVAL          0x2u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_256_FVAL          0x3u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_512_FVAL          0x4u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_1024_FVAL         0x5u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_2048_FVAL         0x6u
#define HWIO_BRIC_ARBITER_BAMON_SAMPLING_DURATION_CYCLES_4096_FVAL         0x7u

#define HWIO_BRIC_ARBITER_BAMON_EVENT_SEL_BMSK                       0x0000007f
#define HWIO_BRIC_ARBITER_BAMON_EVENT_SEL_SHFT                              0x0

//// Register BWMON_ENABLE ////

#define HWIO_BRIC_ARBITER_BWMON_ENABLE_ADDR(x)                       (x+0x00000510)
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_PHYS(x)                       (x+0x00000510)
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_RMSK                          0x801f0011
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_SHFT                                   0
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_ENABLE_ADDR(x), HWIO_BRIC_ARBITER_BWMON_ENABLE_RMSK)
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_OUT(x, val)                   \
	out_dword( HWIO_BRIC_ARBITER_BWMON_ENABLE_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BWMON_ENABLE_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BWMON_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BWMON_ENABLE_CLEAR_ON_INTR_BMSK            0x80000000
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_CLEAR_ON_INTR_SHFT                  0x1f

#define HWIO_BRIC_ARBITER_BWMON_ENABLE_THROTTLE_OFFSET_BMSK          0x001f0000
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_THROTTLE_OFFSET_SHFT                0x10

#define HWIO_BRIC_ARBITER_BWMON_ENABLE_SCALING_FACTOR_BMSK           0x00000010
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_SCALING_FACTOR_SHFT                  0x4

#define HWIO_BRIC_ARBITER_BWMON_ENABLE_ENABLE_BMSK                   0x00000001
#define HWIO_BRIC_ARBITER_BWMON_ENABLE_ENABLE_SHFT                          0x0

//// Register BWMON_CLEAR ////

#define HWIO_BRIC_ARBITER_BWMON_CLEAR_ADDR(x)                        (x+0x00000514)
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_PHYS(x)                        (x+0x00000514)
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_RMSK                           0x00000001
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_SHFT                                    0
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_CLEAR_ADDR(x), HWIO_BRIC_ARBITER_BWMON_CLEAR_RMSK)
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_OUT(x, val)                    \
	out_dword( HWIO_BRIC_ARBITER_BWMON_CLEAR_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BWMON_CLEAR_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BWMON_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BWMON_CLEAR_CLEAR_BMSK                     0x00000001
#define HWIO_BRIC_ARBITER_BWMON_CLEAR_CLEAR_SHFT                            0x0

//// Register BWMON_BYTE_COUNT ////

#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_ADDR(x)                   (x+0x00000518)
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_PHYS(x)                   (x+0x00000518)
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_RMSK                      0xffffffff
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_SHFT                               0
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_ADDR(x), HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_RMSK)
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_OUT(x, val)               \
	out_dword( HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_BYTE_COUNT_BMSK           0xffffffff
#define HWIO_BRIC_ARBITER_BWMON_BYTE_COUNT_BYTE_COUNT_SHFT                  0x0

//// Register BWMON_THRESHOLD ////

#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_ADDR(x)                    (x+0x00000520)
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_PHYS(x)                    (x+0x00000520)
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_RMSK                       0xffffffff
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_SHFT                                0
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_THRESHOLD_ADDR(x), HWIO_BRIC_ARBITER_BWMON_THRESHOLD_RMSK)
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_OUT(x, val)                \
	out_dword( HWIO_BRIC_ARBITER_BWMON_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BWMON_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BWMON_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_THRESHOLD_BMSK             0xffffffff
#define HWIO_BRIC_ARBITER_BWMON_THRESHOLD_THRESHOLD_SHFT                    0x0

//// Register BWMON_MID_MASK ////

#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_ADDR(x)                     (x+0x00000528)
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_PHYS(x)                     (x+0x00000528)
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_RMSK                        0x0000ffff
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_SHFT                                 0
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_MID_MASK_ADDR(x), HWIO_BRIC_ARBITER_BWMON_MID_MASK_RMSK)
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_MID_MASK_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_OUT(x, val)                 \
	out_dword( HWIO_BRIC_ARBITER_BWMON_MID_MASK_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BWMON_MID_MASK_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BWMON_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_MASK_BMSK                   0x0000ffff
#define HWIO_BRIC_ARBITER_BWMON_MID_MASK_MASK_SHFT                          0x0

//// Register BWMON_MID_MATCH ////

#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_ADDR(x)                    (x+0x0000052c)
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_PHYS(x)                    (x+0x0000052c)
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_RMSK                       0x0000ffff
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_SHFT                                0
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_MID_MATCH_ADDR(x), HWIO_BRIC_ARBITER_BWMON_MID_MATCH_RMSK)
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_ARBITER_BWMON_MID_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_ARBITER_BWMON_MID_MATCH_ADDR(x), val)
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_BWMON_MID_MATCH_ADDR(x), mask, val, HWIO_BRIC_ARBITER_BWMON_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_MATCH_BMSK                 0x0000ffff
#define HWIO_BRIC_ARBITER_BWMON_MID_MATCH_MATCH_SHFT                        0x0

//// Register STATUS_0A ////

#define HWIO_BRIC_ARBITER_STATUS_0A_ADDR(x)                          (x+0x00000800)
#define HWIO_BRIC_ARBITER_STATUS_0A_PHYS(x)                          (x+0x00000800)
#define HWIO_BRIC_ARBITER_STATUS_0A_RMSK                             0x00ff00ff
#define HWIO_BRIC_ARBITER_STATUS_0A_SHFT                                      0
#define HWIO_BRIC_ARBITER_STATUS_0A_IN(x)                            \
	in_dword_masked ( HWIO_BRIC_ARBITER_STATUS_0A_ADDR(x), HWIO_BRIC_ARBITER_STATUS_0A_RMSK)
#define HWIO_BRIC_ARBITER_STATUS_0A_INM(x, mask)                     \
	in_dword_masked ( HWIO_BRIC_ARBITER_STATUS_0A_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_STATUS_0A_OUT(x, val)                      \
	out_dword( HWIO_BRIC_ARBITER_STATUS_0A_ADDR(x), val)
#define HWIO_BRIC_ARBITER_STATUS_0A_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_STATUS_0A_ADDR(x), mask, val, HWIO_BRIC_ARBITER_STATUS_0A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_STATUS_0A_WR_PENDING_BMSK                  0x00ff0000
#define HWIO_BRIC_ARBITER_STATUS_0A_WR_PENDING_SHFT                        0x10

#define HWIO_BRIC_ARBITER_STATUS_0A_RD_PENDING_BMSK                  0x000000ff
#define HWIO_BRIC_ARBITER_STATUS_0A_RD_PENDING_SHFT                         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_GLOBAL1
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register BRIC_GLOBAL1_COMPONENT_INFO ////

#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_PHYS(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_RMSK           0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SHFT                    0
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_IN(x)          \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_OUT(x, val)    \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SUB_TYPE_BMSK  0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SUB_TYPE_SHFT         0x8
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SUB_TYPE_GLOBAL1_FVAL       0x1u

#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_TYPE_BMSK      0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_TYPE_SHFT             0x0
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_TYPE_GLOBAL_FVAL       0x1u

//// Register BRIC_HW_INFO ////

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x)                       (x+0x00000010)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_PHYS(x)                       (x+0x00000010)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_RMSK                          0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_SHFT                                   0
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_OUT(x, val)                   \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MAJOR_BMSK                    0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MAJOR_SHFT                          0x18

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_BRANCH_BMSK                   0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_BRANCH_SHFT                         0x10

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MINOR_BMSK                    0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MINOR_SHFT                           0x8

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ECO_BMSK                      0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ECO_SHFT                             0x0

//// Register BRIC_HW_VERSION ////

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x)                    (x+0x00000014)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_PHYS(x)                    (x+0x00000014)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_RMSK                       0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_SHFT                                0
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_OUT(x, val)                \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MAJOR_BMSK                 0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MAJOR_SHFT                       0x18

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_BRANCH_BMSK                0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_BRANCH_SHFT                      0x10

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MINOR_BMSK                 0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MINOR_SHFT                        0x8

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ECO_BMSK                   0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ECO_SHFT                          0x0

//// Register BRIC_CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x)          (x+0x00000020)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_PHYS(x)          (x+0x00000020)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_RMSK             0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR_WIDTH_BMSK  0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR_WIDTH_SHFT        0x18

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_BUSID_BMSK       0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_BUSID_SHFT             0x10

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_SWAYS_BMSK   0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_SWAYS_SHFT          0x8

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_MPORTS_BMSK  0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_MPORTS_SHFT         0x0

//// Register BRIC_CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x)          (x+0x00000030)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_PHYS(x)          (x+0x00000030)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_RMSK             0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_DATA_WIDTH_BMSK  0xffff0000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_DATA_WIDTH_SHFT        0x10

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_TID_WIDTH_BMSK   0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_TID_WIDTH_SHFT          0x8

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_MID_WIDTH_BMSK   0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_MID_WIDTH_SHFT          0x0

//// Register BRIC_CONFIGURATION_INFO_2A ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x)         (x+0x00000040)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_PHYS(x)         (x+0x00000040)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_RMSK            0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_CFG_ADDR_BASE_GLOBAL_BMSK 0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_CFG_ADDR_BASE_GLOBAL_SHFT        0x0

//// Register BRIC_CONFIGURATION_INFO_2B ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x)         (x+0x00000044)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_PHYS(x)         (x+0x00000044)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_RMSK            0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_CFG_ADDR_BASE_MPORTS_BMSK 0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_CFG_ADDR_BASE_MPORTS_SHFT        0x0

//// Register BRIC_CONFIGURATION_INFO_2C ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x)         (x+0x00000048)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_PHYS(x)         (x+0x00000048)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_RMSK            0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_CFG_ADDR_BASE_SWAYS_BMSK 0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_CFG_ADDR_BASE_SWAYS_SHFT        0x0

//// Register BRIC_CONFIGURATION_INFO_2D ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x)         (x+0x0000004c)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_PHYS(x)         (x+0x0000004c)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_RMSK            0x00ffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_LARGE_BMSK 0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_LARGE_SHFT       0x10

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_BMSK 0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_SHFT        0x8

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_MPORTS_BMSK 0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_MPORTS_SHFT        0x0

//// Register BRIC_INTERRUPT_0_STATUS_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_PHYS(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_0_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_PHYS(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_0_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_PHYS(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_0_STATUS_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_PHYS(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_0_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_PHYS(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_SWAY_0_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_0_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_PHYS(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_0_STATUS_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_PHYS(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_0_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_PHYS(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_SWAY_1_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_0_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_PHYS(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_0_STATUS_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_PHYS(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_0_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_PHYS(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_SWAY_2_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_0_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_PHYS(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_0_STATUS_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_PHYS(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_0_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_PHYS(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ARB_BMSK          0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_0_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_PHYS(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_2_STATUS_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x)          (x+0x00000180)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_PHYS(x)          (x+0x00000180)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_2_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x)           (x+0x00000188)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_PHYS(x)           (x+0x00000188)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_2_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x)          (x+0x0000018c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_PHYS(x)          (x+0x0000018c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_2_STATUS_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x)          (x+0x00000190)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_PHYS(x)          (x+0x00000190)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_2_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x)           (x+0x00000198)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_PHYS(x)           (x+0x00000198)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_SWAY_0_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_2_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x)          (x+0x0000019c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_PHYS(x)          (x+0x0000019c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_2_STATUS_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x)          (x+0x000001a0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_PHYS(x)          (x+0x000001a0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_2_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x)           (x+0x000001a8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_PHYS(x)           (x+0x000001a8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_SWAY_1_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_2_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x)          (x+0x000001ac)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_PHYS(x)          (x+0x000001ac)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_2_STATUS_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x)          (x+0x000001b0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_PHYS(x)          (x+0x000001b0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_2_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x)           (x+0x000001b8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_PHYS(x)           (x+0x000001b8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_SWAY_2_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_2_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x)          (x+0x000001bc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_PHYS(x)          (x+0x000001bc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_2_STATUS_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x)          (x+0x000001c0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_PHYS(x)          (x+0x000001c0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_2_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x)           (x+0x000001c8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_PHYS(x)           (x+0x000001c8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ARB_BMSK          0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_2_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x)          (x+0x000001cc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_PHYS(x)          (x+0x000001cc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_3_STATUS_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_ADDR(x)          (x+0x00000400)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_PHYS(x)          (x+0x00000400)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_3_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_ADDR(x)           (x+0x00000408)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_PHYS(x)           (x+0x00000408)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_3_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_ADDR(x)          (x+0x0000040c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_PHYS(x)          (x+0x0000040c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_3_STATUS_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_ADDR(x)          (x+0x00000410)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_PHYS(x)          (x+0x00000410)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_3_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_ADDR(x)           (x+0x00000418)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_PHYS(x)           (x+0x00000418)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_SWAY_0_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_3_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_ADDR(x)          (x+0x0000041c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_PHYS(x)          (x+0x0000041c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_3_STATUS_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_ADDR(x)          (x+0x00000420)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_PHYS(x)          (x+0x00000420)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_3_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_ADDR(x)           (x+0x00000428)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_PHYS(x)           (x+0x00000428)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_SWAY_1_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_3_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_ADDR(x)          (x+0x0000042c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_PHYS(x)          (x+0x0000042c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_3_STATUS_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_ADDR(x)          (x+0x00000430)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_PHYS(x)          (x+0x00000430)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_3_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_ADDR(x)           (x+0x00000438)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_PHYS(x)           (x+0x00000438)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_SWAY_2_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_3_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_ADDR(x)          (x+0x0000043c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_PHYS(x)          (x+0x0000043c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_3_STATUS_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ADDR(x)          (x+0x00000440)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_PHYS(x)          (x+0x00000440)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_3_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ADDR(x)           (x+0x00000448)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_PHYS(x)           (x+0x00000448)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ARB_BMSK          0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_3_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ADDR(x)          (x+0x0000044c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_PHYS(x)          (x+0x0000044c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_3_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_REF_TIMER_INTERVAL ////

#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x)            (x+0x00000200)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_PHYS(x)            (x+0x00000200)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_RMSK               0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_SHFT                        0
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_IN(x)              \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_OUT(x, val)        \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_INTERVAL_BMSK      0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_INTERVAL_SHFT             0x0

//// Register BRIC_SLAVE_RESP_TIMEOUT ////

#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_ADDR(x)            (x+0x00000204)
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_PHYS(x)            (x+0x00000204)
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_RMSK               0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_SHFT                        0
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_IN(x)              \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_OUT(x, val)        \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_SLAVE_RESP_TIMEOUT_BMSK 0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_SLAVE_RESP_TIMEOUT_SLAVE_RESP_TIMEOUT_SHFT        0x0

//// Register BRIC_DEBUG_SELECT ////

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x)                  (x+0x00000210)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_PHYS(x)                  (x+0x00000210)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_RMSK                     0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_SHFT                              0
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_OUT(x, val)              \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_BMSK           0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_SHFT                 0x18
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_RESERVED_FVAL        0x0u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_CONFIG_FVAL          0x1u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_MASTERPORT_FVAL       0x2u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_SLAVEWAY_FVAL        0x3u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_ARBITER_FVAL         0x4u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_PERFMON_FVAL         0x5u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_OTHER_FVAL           0x6u

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_INSTANCE_BMSK            0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_INSTANCE_SHFT                  0x10

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_SELECT_BMSK              0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_SELECT_SHFT                     0x0

//// Register BRIC_MSA_LOCKS ////

#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x)                     (x+0x00000300)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_PHYS(x)                     (x+0x00000300)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_RMSK                        0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_SHFT                                 0
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_OUT(x, val)                 \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_LOCK_BMSK                   0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_LOCK_SHFT                          0x0

//// Register BRIC_PROTNS_LOCKS ////

#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x)                  (x+0x00000310)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_PHYS(x)                  (x+0x00000310)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_RMSK                     0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_SHFT                              0
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_OUT(x, val)              \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_LOCK_BMSK                0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_LOCK_SHFT                       0x0

//// Register BRIC_SP_LOCKS ////

#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_ADDR(x)                      (x+0x00000320)
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_PHYS(x)                      (x+0x00000320)
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_RMSK                         0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_SHFT                                  0
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_OUT(x, val)                  \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_LOCK_BMSK                    0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_SP_LOCKS_LOCK_SHFT                           0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_GLOBAL2
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register BRIC_GLOBAL2_COMPONENT_INFO ////

#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_PHYS(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_RMSK           0x0000ffff
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_IN(x)          \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_OUT(x, val)    \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SUB_TYPE_BMSK  0x0000ff00
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SUB_TYPE_SHFT         0x8
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SUB_TYPE_GLOBAL2_FVAL       0x2u

#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_TYPE_BMSK      0x000000ff
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_TYPE_SHFT             0x0
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_TYPE_GLOBAL_FVAL       0x1u

//// Register BRIC_INTERRUPT_1_STATUS_0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_PHYS(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_1_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_PHYS(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_1_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_PHYS(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_1_STATUS_1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_PHYS(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_1_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_PHYS(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_SWAY_0_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_1_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_PHYS(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_SWAY_0_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_1_STATUS_2 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_PHYS(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_1_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_PHYS(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_SWAY_1_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_1_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_PHYS(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_SWAY_1_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_1_STATUS_3 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_PHYS(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_1_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_PHYS(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_SWAY_2_BMSK       0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_1_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_PHYS(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_SWAY_2_BMSK      0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_1_STATUS_4 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_PHYS(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_1_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_PHYS(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_RMSK              0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ARB_BMSK          0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_1_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_PHYS(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_RMSK             0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ARB_BMSK         0x0000001f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_DEFAULT_SEGMENT ////

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x)               (x+0x000001f0)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_PHYS(x)               (x+0x000001f0)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_RMSK                  0x800f000f
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_SHFT                           0
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_OUT(x, val)           \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_EN_BMSK      0x80000000
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_EN_SHFT            0x1f

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_BMSK         0x000f0000
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_SHFT               0x10

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_DEFAULT_BMSK          0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_DEFAULT_SHFT                 0x0

//// Register BRIC_REDIRECT_CTRL ////

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_ADDR(x)                 (x+0x000001f4)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_PHYS(x)                 (x+0x000001f4)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_RMSK                    0xfe00ffff
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_SHFT                             0
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_OUT(x, val)             \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_CTRL_EN_BMSK   0x80000000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_CTRL_EN_SHFT         0x1f

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_SEND_ACK_BMSK  0x40000000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_SEND_ACK_SHFT        0x1e

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_SW_REDIRECT_CTRL_EN_BMSK 0x20000000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_SW_REDIRECT_CTRL_EN_SHFT       0x1d

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_SW_REDIRECT_DISABLE_REQ_BMSK 0x10000000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_SW_REDIRECT_DISABLE_REQ_SHFT       0x1c

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_CTRL_UNSTALL_BMSK 0x0c000000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_CTRL_UNSTALL_SHFT       0x1a

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_DIS_WAIT_BMSK  0x02000000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_DIS_WAIT_SHFT        0x19

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_EN_DELAY_BMSK  0x0000ffff
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_REDIRECT_EN_DELAY_SHFT         0x0

//// Register BRIC_REDIRECT_MSTR_EN ////

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_ADDR(x)              (x+0x000001f8)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_PHYS(x)              (x+0x000001f8)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_RMSK                 0x007f007f
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_SHFT                          0
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_IN(x)                \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_OUT(x, val)          \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_REDIRECT_EN_MSTR_EN_BMSK 0x007f0000
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_REDIRECT_EN_MSTR_EN_SHFT       0x10

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_REDIRECT_DIS_MSTR_EN_BMSK 0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_MSTR_EN_REDIRECT_DIS_MSTR_EN_SHFT        0x0

//// Register BRIC_REDIRECT_CTRL_STATUS ////

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_ADDR(x)          (x+0x000001fc)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_PHYS(x)          (x+0x000001fc)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_CURRENT_STATE_BMSK 0x00000070
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_CURRENT_STATE_SHFT        0x4

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_REDIRECT_EN_BMSK 0x00000008
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_REDIRECT_EN_SHFT        0x3

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_STALL_REQ_BMSK 0x00000004
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_STALL_REQ_SHFT        0x2

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_REDIRECT_DISABLED_BMSK 0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_REDIRECT_DISABLED_SHFT        0x1

#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_REDIRECT_DISABLE_REQ_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REDIRECT_CTRL_STATUS_RDC_REDIRECT_DISABLE_REQ_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_A_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ADDR(base, n) (base+0x200+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_PHYS(base, n) (base+0x200+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_A_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_ADDR(base, n) (base+0x204+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_PHYS(base, n) (base+0x204+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_BASE_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_A_UPPER_BASE_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_MASK_A_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_ADDR(base, n) (base+0x208+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_PHYS(base, n) (base+0x208+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTn_ADDR_MASK_A_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_ADDR(base, n) (base+0x20C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_PHYS(base, n) (base+0x20C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_MASK_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_A_UPPER_MASK_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_B_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ADDR(base, n) (base+0x210+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_PHYS(base, n) (base+0x210+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_B_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_ADDR(base, n) (base+0x214+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_PHYS(base, n) (base+0x214+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_BASE_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_B_UPPER_BASE_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_MASK_B_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_ADDR(base, n) (base+0x218+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_PHYS(base, n) (base+0x218+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTn_ADDR_MASK_B_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_ADDR(base, n) (base+0x21C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_PHYS(base, n) (base+0x21C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_MASK_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_B_UPPER_MASK_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_C_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ADDR(base, n) (base+0x220+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_PHYS(base, n) (base+0x220+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_C_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_ADDR(base, n) (base+0x224+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_PHYS(base, n) (base+0x224+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_BASE_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_C_UPPER_BASE_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_MASK_C_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_ADDR(base, n) (base+0x228+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_PHYS(base, n) (base+0x228+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTn_ADDR_MASK_C_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_ADDR(base, n) (base+0x22C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_PHYS(base, n) (base+0x22C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_MASK_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_C_UPPER_MASK_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_D_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ADDR(base, n) (base+0x230+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_PHYS(base, n) (base+0x230+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_BASE_D_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_ADDR(base, n) (base+0x234+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_PHYS(base, n) (base+0x234+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_BASE_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_BASE_D_UPPER_BASE_35_32_SHFT        0x0

//// Register BRIC_SEGMENTn_ADDR_MASK_D_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_ADDR(base, n) (base+0x238+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_PHYS(base, n) (base+0x238+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTn_ADDR_MASK_D_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_ADDR(base, n) (base+0x23C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_PHYS(base, n) (base+0x23C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_MAXn                4
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_MASK_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTn_ADDR_MASK_D_UPPER_MASK_35_32_SHFT        0x0

//// Register BRIC_REMAPn_ADDR_BASE_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ADDR(base, n)  (base+0xA00+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_PHYS(base, n)  (base+0xA00+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_RMSK           0xf000040f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_BASE_31_28_BMSK 0xf0000000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_BASE_31_28_SHFT       0x1c

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_BASE_10_BMSK   0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_BASE_10_SHFT          0xa

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_RFU_BMSK       0x0000000e
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_RFU_SHFT              0x1

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ENABLE_BMSK    0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_LOWER_ENABLE_SHFT           0x0

//// Register BRIC_REMAPn_ADDR_BASE_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_ADDR(base, n)  (base+0xA04+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_PHYS(base, n)  (base+0xA04+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_RMSK           0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_BASE_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_BASE_UPPER_BASE_35_32_SHFT        0x0

//// Register BRIC_REMAPn_ADDR_MASK_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_ADDR(base, n)  (base+0xA08+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_PHYS(base, n)  (base+0xA08+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_RMSK           0xf0000400
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_SHFT                   10
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_MASK_31_28_BMSK 0xf0000000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_MASK_31_28_SHFT       0x1c

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_MASK_10_BMSK   0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_LOWER_MASK_10_SHFT          0xa

//// Register BRIC_REMAPn_ADDR_MASK_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_ADDR(base, n)  (base+0xA0C+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_PHYS(base, n)  (base+0xA0C+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_RMSK           0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_MASK_35_32_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_ADDR_MASK_UPPER_MASK_35_32_SHFT        0x0

//// Register BRIC_REMAPn_OP0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_ADDR(base, n)              (base+0xA20+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_PHYS(base, n)              (base+0xA20+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_RMSK                       0x00ff0011
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_SHFT                                0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_MAXn                                3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_INI(base, n)               \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OUTI(base, n, val)         \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPERAND_BMSK               0x00ff0000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPERAND_SHFT                     0x10
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPERAND_GRANULARITY_1KB_FVAL       0xau

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPCODE_BMSK                0x00000010
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPCODE_SHFT                       0x4
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPCODE_DE_INTERLEAVE_FVAL        0x0u

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPCODE_ENABLE_BMSK         0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP0_OPCODE_ENABLE_SHFT                0x0

//// Register BRIC_REMAPn_OP1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_ADDR(base, n)              (base+0xA24+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_PHYS(base, n)              (base+0xA24+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_RMSK                       0x00ff0011
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_SHFT                                0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_MAXn                                3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_INI(base, n)               \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OUTI(base, n, val)         \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPERAND_BMSK               0x00ff0000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPERAND_SHFT                     0x10

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPCODE_BMSK                0x00000010
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPCODE_SHFT                       0x4
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPCODE_OFFSET_FVAL               0x1u

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPCODE_ENABLE_BMSK         0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPn_OP1_OPCODE_ENABLE_SHFT                0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_MASTERPORT_XR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x)               (x+0x00000000)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_PHYS(x)               (x+0x00000000)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_RMSK                  0x00ffffff
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SHFT                           0
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_OUT(x, val)           \
	out_dword( HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_INSTANCE_BMSK         0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_INSTANCE_SHFT               0x10

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SUB_TYPE_BMSK         0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SUB_TYPE_SHFT                0x8
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SUB_TYPE_MASTERPORT_XR_FVAL       0x3u

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_TYPE_BMSK             0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_TYPE_SHFT                    0x0
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_TYPE_MASTERPORT_FVAL        0x2u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x)         (x+0x00000020)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PHYS(x)         (x+0x00000020)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_RMSK            0x3f00ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_BMSK 0x30000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_SHFT       0x1c
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_SYNC_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_BMSK 0x0c000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_SHFT       0x1a
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_SYNC_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_BMSK 0x03000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_SHFT       0x18
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_SYNC_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_SHFT        0x8
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_DIRECT_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_CASCADE_FVAL       0x1u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT        0x0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_STUB_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_OOO_ONLY_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_INORDER_FVAL       0x2u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_REORDER_FVAL       0x3u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x)         (x+0x00000030)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_PHYS(x)         (x+0x00000030)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_RMSK            0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_SWAY_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_SWAY_CONNECTIVITY_SHFT        0x0

//// Register CONFIGURATION_INFO_2A ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x)        (x+0x00000040)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_PHYS(x)        (x+0x00000040)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_DATA_WIDTH_BMSK 0xffff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_DATA_WIDTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_TID_WIDTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_TID_WIDTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_MID_WIDTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_MID_WIDTH_SHFT        0x0

//// Register CONFIGURATION_INFO_2B ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x)        (x+0x00000044)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PHYS(x)        (x+0x00000044)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE1_DATA_WIDTH_BMSK 0xffff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE1_DATA_WIDTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE0_DATA_WIDTH_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE0_DATA_WIDTH_SHFT        0x0

//// Register CONFIGURATION_INFO_2C ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x)        (x+0x00000048)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_PHYS(x)        (x+0x00000048)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_PIPE2_DATA_WIDTH_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_PIPE2_DATA_WIDTH_SHFT        0x0

//// Register CONFIGURATION_INFO_3A ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x)        (x+0x00000050)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PHYS(x)        (x+0x00000050)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_RCH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_RCH_DEPTH_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_BCH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_BCH_DEPTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_WCH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_WCH_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_ACH_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_3B ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x)        (x+0x00000054)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PHYS(x)        (x+0x00000054)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_RCH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_RCH_DEPTH_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_BCH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_BCH_DEPTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_WCH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_WCH_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_ACH_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_3C ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x)        (x+0x00000058)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PHYS(x)        (x+0x00000058)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_RCH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_RCH_DEPTH_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_BCH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_BCH_DEPTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_WCH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_WCH_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_ACH_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x)         (x+0x00000060)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_PHYS(x)         (x+0x00000060)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_RMSK            0x0003ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_BUFFER_DEPTH_BMSK 0x0003ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_BUFFER_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_TABLE_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_TABLE_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_5A ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x)        (x+0x00000070)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_PHYS(x)        (x+0x00000070)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ACH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ACH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_5B ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x)        (x+0x00000074)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_PHYS(x)        (x+0x00000074)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_WCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_WCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_5C ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x)        (x+0x00000078)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_PHYS(x)        (x+0x00000078)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_BCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_BCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_5D ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x)        (x+0x0000007c)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_PHYS(x)        (x+0x0000007c)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RCH_PIPELINE_STAGES_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x)             (x+0x00000100)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_PHYS(x)             (x+0x00000100)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_RMSK                0x000000f3
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000080
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE3_THRESHOLD_CROSSED_SHFT        0x7

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE2_THRESHOLD_CROSSED_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE1_THRESHOLD_CROSSED_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON2_ZONE0_THRESHOLD_CROSSED_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_OVERFLOW_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_OVERFLOW_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x)              (x+0x00000108)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_PHYS(x)              (x+0x00000108)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_RMSK                 0x000000f3
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000080
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE3_THRESHOLD_CROSSED_SHFT        0x7

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE2_THRESHOLD_CROSSED_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE1_THRESHOLD_CROSSED_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON2_ZONE0_THRESHOLD_CROSSED_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_OVERFLOW_BMSK  0x00000002
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_OVERFLOW_SHFT         0x1

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x)             (x+0x0000010c)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_PHYS(x)             (x+0x0000010c)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_RMSK                0x000000f3
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000080
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE3_THRESHOLD_CROSSED_SHFT        0x7

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE2_THRESHOLD_CROSSED_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE1_THRESHOLD_CROSSED_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON2_ZONE0_THRESHOLD_CROSSED_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_OVERFLOW_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_OVERFLOW_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x)                   (x+0x00000200)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PHYS(x)                   (x+0x00000200)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_RMSK                      0xff03001e
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_SHFT                               1
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_OUT(x, val)               \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IDLE_HYSTERESIS_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IDLE_HYSTERESIS_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IDLE_CLOCK_ON_REQ_EN_BMSK 0x00020000
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IDLE_CLOCK_ON_REQ_EN_SHFT       0x11

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IDLE_GATING_EN_BMSK       0x00010000
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IDLE_GATING_EN_SHFT             0x10

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE2_CLOCK_GATING_EN_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE2_CLOCK_GATING_EN_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE1_CLOCK_GATING_EN_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE1_CLOCK_GATING_EN_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE0_CLOCK_GATING_EN_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE0_CLOCK_GATING_EN_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_MASTER_CLOCK_GATING_EN_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_MASTER_CLOCK_GATING_EN_SHFT        0x1

//// Register CDC_CTRL ////

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x)                     (x+0x00000208)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PHYS(x)                     (x+0x00000208)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_RMSK                        0x0000001e
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_SHFT                                 1
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_OUT(x, val)                 \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE2_CLOCK_DEMETA_SEL_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE2_CLOCK_DEMETA_SEL_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE1_CLOCK_DEMETA_SEL_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE1_CLOCK_DEMETA_SEL_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE0_CLOCK_DEMETA_SEL_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE0_CLOCK_DEMETA_SEL_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_MASTER_CLOCK_DEMETA_SEL_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_MASTER_CLOCK_DEMETA_SEL_SHFT        0x1

//// Register MODE ////

#define HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x)                         (x+0x00000210)
#define HWIO_BRIC_MASTERPORT_XR_MODE_PHYS(x)                         (x+0x00000210)
#define HWIO_BRIC_MASTERPORT_XR_MODE_RMSK                            0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_MODE_SHFT                                     0
#define HWIO_BRIC_MASTERPORT_XR_MODE_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_MODE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_MODE_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_MODE_OUT(x, val)                     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_MODE_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_MODE_KEEP_SPLIT_TOGETHER_BMSK        0x00000200
#define HWIO_BRIC_MASTERPORT_XR_MODE_KEEP_SPLIT_TOGETHER_SHFT               0x9

#define HWIO_BRIC_MASTERPORT_XR_MODE_SSWITCH_HWAUWD_BMSK             0x00000100
#define HWIO_BRIC_MASTERPORT_XR_MODE_SSWITCH_HWAUWD_SHFT                    0x8

#define HWIO_BRIC_MASTERPORT_XR_MODE_NO_ARBLOCK_BMSK                 0x00000080
#define HWIO_BRIC_MASTERPORT_XR_MODE_NO_ARBLOCK_SHFT                        0x7

#define HWIO_BRIC_MASTERPORT_XR_MODE_FAROB_BMSK                      0x00000040
#define HWIO_BRIC_MASTERPORT_XR_MODE_FAROB_SHFT                             0x6

#define HWIO_BRIC_MASTERPORT_XR_MODE_HWAUWD_BMSK                     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_MODE_HWAUWD_SHFT                            0x5

#define HWIO_BRIC_MASTERPORT_XR_MODE_NARROW_WRITES_BMSK              0x00000010
#define HWIO_BRIC_MASTERPORT_XR_MODE_NARROW_WRITES_SHFT                     0x4

#define HWIO_BRIC_MASTERPORT_XR_MODE_RFU_BMSK                        0x00000008
#define HWIO_BRIC_MASTERPORT_XR_MODE_RFU_SHFT                               0x3

#define HWIO_BRIC_MASTERPORT_XR_MODE_FIODV_BMSK                      0x00000004
#define HWIO_BRIC_MASTERPORT_XR_MODE_FIODV_SHFT                             0x2

#define HWIO_BRIC_MASTERPORT_XR_MODE_FIOSO_BMSK                      0x00000002
#define HWIO_BRIC_MASTERPORT_XR_MODE_FIOSO_SHFT                             0x1

#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_BMSK             0x00000001
#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_SHFT                    0x0
#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_RELAXED_FVAL           0x0u
#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_STRICT_FVAL            0x1u

//// Register RD_INTERLEAVING ////

#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ADDR(x)              (x+0x00000214)
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_PHYS(x)              (x+0x00000214)
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_RMSK                 0x00000003
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ENABLE_BMSK          0x00000003
#define HWIO_BRIC_MASTERPORT_XR_RD_INTERLEAVING_ENABLE_SHFT                 0x0

//// Register REDIRECT_CTRL ////

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ADDR(x)                (x+0x00000218)
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_PHYS(x)                (x+0x00000218)
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RMSK                   0xe0000fff
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ADDR(x), HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ARMSA_BMSK             0x80000000
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ARMSA_SHFT                   0x1f

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ARSP_BMSK              0x40000000
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ARSP_SHFT                    0x1e

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RFU_BMSK               0x20000000
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RFU_SHFT                     0x1d

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCSSH_BMSK            0x00000800
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCSSH_SHFT                   0xb

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCOSH_BMSK            0x00000400
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCOSH_SHFT                   0xa

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCISH_BMSK            0x00000200
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCISH_SHFT                   0x9

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCNSH_BMSK            0x00000100
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_ROCNSH_SHFT                   0x8

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICSSH_BMSK            0x00000080
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICSSH_SHFT                   0x7

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICOSH_BMSK            0x00000040
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICOSH_SHFT                   0x6

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICISH_BMSK            0x00000020
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICISH_SHFT                   0x5

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICNSH_BMSK            0x00000010
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RICNSH_SHFT                   0x4

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCSSH_BMSK            0x00000008
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCSSH_SHFT                   0x3

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCOSH_BMSK            0x00000004
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCOSH_SHFT                   0x2

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCISH_BMSK            0x00000002
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCISH_SHFT                   0x1

#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCNSH_BMSK            0x00000001
#define HWIO_BRIC_MASTERPORT_XR_REDIRECT_CTRL_RNCNSH_SHFT                   0x0

//// Register WR_WAY_CROSSING ////

#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x)              (x+0x00000220)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_PHYS(x)              (x+0x00000220)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_RMSK                 0x0000001f
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_REG_BMSK             0x0000001f
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_REG_SHFT                    0x0

//// Register PRIORITYLVL_OVERRIDE ////

#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x)         (x+0x00000230)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_PHYS(x)         (x+0x00000230)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_RMSK            0x00000301
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_PRIORITYLVL_BMSK 0x00000300
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_PRIORITYLVL_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OVERRIDE_PRIORITYLVL_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OVERRIDE_PRIORITYLVL_SHFT        0x0

//// Register READ_COMMAND_OVERRIDE ////

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x)        (x+0x00000240)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_PHYS(x)        (x+0x00000240)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_RMSK           0x037f3fff
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREQPRIORITY_BMSK 0x03000000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREQPRIORITY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AMEMTYPE_BMSK  0x007f0000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AMEMTYPE_SHFT        0x10

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_APORTMREL_BMSK 0x00002000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_APORTMREL_SHFT        0xd

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ATRANSIENT_BMSK 0x00001000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ATRANSIENT_SHFT        0xc

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ASHARED_BMSK   0x00000800
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ASHARED_SHFT          0xb

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREDIRECT_BMSK 0x00000400
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREDIRECT_SHFT        0xa

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AOOO_BMSK      0x00000200
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AOOO_SHFT             0x9

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AINNERSHARED_BMSK 0x00000100
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AINNERSHARED_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_APORTMREL_BMSK 0x00000080
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_APORTMREL_SHFT        0x7

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREQPRIORITY_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREQPRIORITY_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ATRANSIENT_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ATRANSIENT_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREDIRECT_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREDIRECT_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AOOO_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AOOO_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register WRITE_COMMAND_OVERRIDE_0 ////

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ADDR(x)     (x+0x00000250)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_PHYS(x)     (x+0x00000250)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_RMSK        0x037f3fff
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_SHFT                 0
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_IN(x)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OUT(x, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AREQPRIORITY_BMSK 0x03000000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AREQPRIORITY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AMEMTYPE_BMSK 0x007f0000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AMEMTYPE_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_APORTMREL_BMSK 0x00002000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_APORTMREL_SHFT        0xd

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ATRANSIENT_BMSK 0x00001000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ATRANSIENT_SHFT        0xc

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ASHARED_BMSK 0x00000800
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_ASHARED_SHFT        0xb

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AREDIRECT_BMSK 0x00000400
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AREDIRECT_SHFT        0xa

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AOOO_BMSK   0x00000200
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AOOO_SHFT          0x9

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AINNERSHARED_BMSK 0x00000100
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_AINNERSHARED_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_APORTMREL_BMSK 0x00000080
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_APORTMREL_SHFT        0x7

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AREQPRIORITY_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AREQPRIORITY_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AMEMTYPE_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AMEMTYPE_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_ATRANSIENT_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_ATRANSIENT_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_ASHARED_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_ASHARED_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AREDIRECT_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AREDIRECT_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AOOO_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AOOO_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_0_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register WRITE_COMMAND_OVERRIDE_1 ////

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_ADDR(x)     (x+0x00000254)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_PHYS(x)     (x+0x00000254)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_RMSK        0x00000101
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_SHFT                 0
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_IN(x)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_OUT(x, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_AFULL_BMSK  0x00000100
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_AFULL_SHFT         0x8

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_OVERRIDE_AFULL_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_1_OVERRIDE_AFULL_SHFT        0x0

//// Register PIPE0_GATHERING ////

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x)              (x+0x00000260)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_PHYS(x)              (x+0x00000260)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RMSK                 0x800f000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RFU_BMSK             0x80000000
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RFU_SHFT                   0x1f

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_WR_GATHER_BEATS_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_WR_GATHER_BEATS_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RD_GATHER_BEATS_BMSK 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RD_GATHER_BEATS_SHFT        0x0

//// Register PIPE1_GATHERING ////

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x)              (x+0x00000264)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_PHYS(x)              (x+0x00000264)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RMSK                 0x800f000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RFU_BMSK             0x80000000
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RFU_SHFT                   0x1f

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_WR_GATHER_BEATS_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_WR_GATHER_BEATS_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RD_GATHER_BEATS_BMSK 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RD_GATHER_BEATS_SHFT        0x0

//// Register PIPE2_GATHERING ////

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x)              (x+0x00000268)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_PHYS(x)              (x+0x00000268)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RMSK                 0x800f000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RFU_BMSK             0x80000000
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RFU_SHFT                   0x1f

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_WR_GATHER_BEATS_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_WR_GATHER_BEATS_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RD_GATHER_BEATS_BMSK 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RD_GATHER_BEATS_SHFT        0x0

//// Register RD_TRACKING_INDEX ////

#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x)            (x+0x00000270)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_PHYS(x)            (x+0x00000270)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_RMSK               0xc00fffff
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_HASH_SELECT_BMSK   0xc0000000
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_HASH_SELECT_SHFT         0x1e

#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_INDEX_BMSK         0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_INDEX_SHFT                0x0

//// Register WR_TRACKING_INDEX ////

#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x)            (x+0x00000274)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_PHYS(x)            (x+0x00000274)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_RMSK               0xc00fffff
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_HASH_SELECT_BMSK   0xc0000000
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_HASH_SELECT_SHFT         0x1e

#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_INDEX_BMSK         0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_INDEX_SHFT                0x0

//// Register BAMON ////

#define HWIO_BRIC_MASTERPORT_XR_BAMON_ADDR(x)                        (x+0x00000278)
#define HWIO_BRIC_MASTERPORT_XR_BAMON_PHYS(x)                        (x+0x00000278)
#define HWIO_BRIC_MASTERPORT_XR_BAMON_RMSK                           0x0000077f
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SHFT                                    0
#define HWIO_BRIC_MASTERPORT_XR_BAMON_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BAMON_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BAMON_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BAMON_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BAMON_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BAMON_OUT(x, val)                    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BAMON_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BAMON_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BAMON_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BAMON_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_BMSK         0x00000700
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_SHFT                0x8
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_32_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_64_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_128_FVAL       0x2u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_256_FVAL       0x3u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_512_FVAL       0x4u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_1024_FVAL       0x5u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_2048_FVAL       0x6u
#define HWIO_BRIC_MASTERPORT_XR_BAMON_SAMPLING_DURATION_CYCLES_4096_FVAL       0x7u

#define HWIO_BRIC_MASTERPORT_XR_BAMON_EVENT_SEL_BMSK                 0x0000007f
#define HWIO_BRIC_MASTERPORT_XR_BAMON_EVENT_SEL_SHFT                        0x0

//// Register BWMON_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x)                 (x+0x00000280)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_PHYS(x)                 (x+0x00000280)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_RMSK                    0x801f0011
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_CLEAR_ON_INTR_BMSK      0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_CLEAR_ON_INTR_SHFT            0x1f

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_THROTTLE_OFFSET_BMSK    0x001f0000
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_THROTTLE_OFFSET_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_SCALING_FACTOR_BMSK     0x00000010
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_SCALING_FACTOR_SHFT            0x4

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ENABLE_BMSK             0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ENABLE_SHFT                    0x0

//// Register BWMON_CLEAR ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x)                  (x+0x00000284)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_PHYS(x)                  (x+0x00000284)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_RMSK                     0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_CLEAR_BMSK               0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_CLEAR_SHFT                      0x0

//// Register BWMON_BYTE_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x)             (x+0x00000288)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_PHYS(x)             (x+0x00000288)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_RMSK                0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_BYTE_COUNT_BMSK     0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_BYTE_COUNT_SHFT            0x0

//// Register BWMON_THRESHOLD ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x)              (x+0x00000290)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_PHYS(x)              (x+0x00000290)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_RMSK                 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_THRESHOLD_BMSK       0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_THRESHOLD_SHFT              0x0

//// Register BWMON_MID_MASK ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x)               (x+0x00000298)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_PHYS(x)               (x+0x00000298)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_RMSK                  0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_SHFT                           0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_OUT(x, val)           \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_MASK_BMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_MASK_SHFT                    0x0

//// Register BWMON_MID_MATCH ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x)              (x+0x0000029c)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_PHYS(x)              (x+0x0000029c)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_RMSK                 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_MATCH_BMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_MATCH_SHFT                  0x0

//// Register BWMON2_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ADDR(x)                (x+0x000002a0)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_PHYS(x)                (x+0x000002a0)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_RMSK                   0x801f0001
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_EARLY_INTR_EN_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_EARLY_INTR_EN_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_THROTTLE_OFFSET_BMSK   0x001f0000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_THROTTLE_OFFSET_SHFT         0x10

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ENABLE_BMSK            0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ENABLE_ENABLE_SHFT                   0x0

//// Register BWMON2_CLEAR ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_ADDR(x)                 (x+0x000002a4)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_PHYS(x)                 (x+0x000002a4)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_RMSK                    0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_CLEAR_ALL_BMSK          0x00000002
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_CLEAR_ALL_SHFT                 0x1

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_CLEAR_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_CLEAR_CLEAR_SHFT                     0x0

//// Register BWMON2_SAMPLING_WINDOW ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_ADDR(x)       (x+0x000002a8)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_PHYS(x)       (x+0x000002a8)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_RMSK          0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_SHFT                   0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_IN(x)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_INM(x, mask)  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_OUT(x, val)   \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_REG_BMSK      0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_SAMPLING_WINDOW_REG_SHFT             0x0

//// Register BWMON2_BYTE_COUNT_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_ADDR(x) (x+0x000002ac)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_PHYS(x) (x+0x000002ac)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_RMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_SHFT          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_IN(x) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_OUT(x, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_REG_BMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_HIGH_REG_SHFT        0x0

//// Register BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_ADDR(x) (x+0x000002b0)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_PHYS(x) (x+0x000002b0)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_RMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_SHFT          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_IN(x) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_OUT(x, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_REG_BMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM_REG_SHFT        0x0

//// Register BWMON2_BYTE_COUNT_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_ADDR(x) (x+0x000002b4)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_PHYS(x) (x+0x000002b4)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_RMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_SHFT          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_IN(x) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_OUT(x, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_REG_BMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_THRESHOLD_LOW_REG_SHFT        0x0

//// Register BWMON2_ZONE_ACTIONS ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ADDR(x)          (x+0x000002b8)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_PHYS(x)          (x+0x000002b8)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_RMSK             0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE3_BMSK       0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE3_SHFT             0x18

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE2_BMSK       0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE2_SHFT             0x10

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE1_BMSK       0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE1_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE0_BMSK       0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_ACTIONS_ZONE0_SHFT              0x0

//// Register BWMON2_ZONE_COUNT_THRESHOLD ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ADDR(x)  (x+0x000002bc)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_PHYS(x)  (x+0x000002bc)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_RMSK     0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_SHFT              0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_IN(x)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE3_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE3_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE2_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE2_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE1_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE1_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE0_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_THRESHOLD_ZONE0_SHFT        0x0

//// Register BWMON2_BYTE_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_ADDR(x)            (x+0x000002d0)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_PHYS(x)            (x+0x000002d0)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_RMSK               0x30000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_CURRENT_ZONE_BMSK  0x30000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_CURRENT_ZONE_SHFT        0x1c

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_CURRENT_BYTE_COUNT_BMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_BYTE_COUNT_CURRENT_BYTE_COUNT_SHFT        0x0

//// Register BWMON2_WINDOW_TIMER ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_ADDR(x)          (x+0x000002d4)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_PHYS(x)          (x+0x000002d4)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_RMSK             0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_CURRENT_WINDOW_TIMER_BMSK 0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_WINDOW_TIMER_CURRENT_WINDOW_TIMER_SHFT        0x0

//// Register BWMON2_ZONE_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ADDR(x)            (x+0x000002d8)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_PHYS(x)            (x+0x000002d8)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_RMSK               0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE3_BMSK         0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE3_SHFT               0x18

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE2_BMSK         0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE2_SHFT               0x10

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE1_BMSK         0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE1_SHFT                0x8

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE0_BMSK         0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONE_COUNT_ZONE0_SHFT                0x0

//// Register BWMON2_ZONEn_MAX_BYTE_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_ADDR(base, n) (base+0x2E0+0x4*n)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_PHYS(base, n) (base+0x2E0+0x4*n)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_RMSK     0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_SHFT              0
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_MAXn              3
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_ADDR(base, n), HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_ADDR(base, n), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_ADDR(base, n), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_ADDR(base, n), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_REG_BMSK 0x00000fff
#define HWIO_BRIC_MASTERPORT_XR_BWMON2_ZONEn_MAX_BYTE_COUNT_REG_SHFT        0x0

//// Register BKE_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x)                   (x+0x00000300)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_PHYS(x)                   (x+0x00000300)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_RMSK                      0xff0f0011
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_SHFT                               0
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_OUT(x, val)               \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SEL_BMSK       0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SEL_SHFT             0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SYNC_RATE_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SYNC_RATE_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_SCALING_FACTOR_BMSK       0x00000010
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_SCALING_FACTOR_SHFT              0x4

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ENABLE_BMSK               0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ENABLE_SHFT                      0x0

//// Register BKE_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x)             (x+0x00000304)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_PHYS(x)             (x+0x00000304)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_RMSK                0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_GRANT_PERIOD_BMSK   0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_GRANT_PERIOD_SHFT          0x0

//// Register BKE_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x)              (x+0x00000308)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_PHYS(x)              (x+0x00000308)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_RMSK                 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_GRANT_COUNT_BMSK     0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_GRANT_COUNT_SHFT            0x0

//// Register BKE_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x)           (x+0x00000320)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_PHYS(x)           (x+0x00000320)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_THRESHOLD_SHFT           0x0

//// Register BKE_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x)         (x+0x00000324)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_PHYS(x)         (x+0x00000324)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_RMSK            0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_THRESHOLD_BMSK  0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_THRESHOLD_SHFT         0x0

//// Register BKE_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x)            (x+0x00000328)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_PHYS(x)            (x+0x00000328)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_RMSK               0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_THRESHOLD_BMSK     0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_THRESHOLD_SHFT            0x0

//// Register BKE_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x)                 (x+0x00000340)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_PHYS(x)                 (x+0x00000340)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_RMSK                    0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_LIMIT_COMMANDS_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_LIMIT_COMMANDS_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_PRIORITYLVL_SHFT               0x0

//// Register BKE_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x)                 (x+0x00000344)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_PHYS(x)                 (x+0x00000344)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_RMSK                    0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_LIMIT_COMMANDS_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_LIMIT_COMMANDS_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_PRIORITYLVL_SHFT               0x0

//// Register BKE_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x)                 (x+0x00000348)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_PHYS(x)                 (x+0x00000348)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_RMSK                    0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_LIMIT_COMMANDS_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_LIMIT_COMMANDS_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_PRIORITYLVL_SHFT               0x0

//// Register BKE_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x)                 (x+0x0000034c)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_PHYS(x)                 (x+0x0000034c)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_RMSK                    0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_PRIORITYLVL_SHFT               0x0

//// Register STATUS_0A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x)                    (x+0x00000400)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_PHYS(x)                    (x+0x00000400)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_0A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_0A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_WR_PENDING_BMSK   0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_WR_PENDING_SHFT         0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_RD_PENDING_BMSK   0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_RD_PENDING_SHFT          0x0

//// Register STATUS_0B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_ADDR(x)                    (x+0x00000404)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_PHYS(x)                    (x+0x00000404)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_RMSK                       0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_0B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_0B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_0B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_0B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_0B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_0B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_FRONTEND_COMMAND_BLOCK_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0B_FRONTEND_COMMAND_BLOCK_SHFT        0x0

//// Register STATUS_1A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_ADDR(x)                    (x+0x00000410)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_PHYS(x)                    (x+0x00000410)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_RMSK                       0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_1A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_1A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_1A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_1A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_1A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_1A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_FRONTEND_VALID_READY_BMSK  0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_1A_FRONTEND_VALID_READY_SHFT         0x0

//// Register STATUS_2A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x)                    (x+0x00000420)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PHYS(x)                    (x+0x00000420)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_2A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_2B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x)                    (x+0x00000424)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PHYS(x)                    (x+0x00000424)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_2B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_3A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x)                    (x+0x00000430)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PHYS(x)                    (x+0x00000430)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_3A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_3A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_3B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x)                    (x+0x00000434)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PHYS(x)                    (x+0x00000434)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_3B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_3B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_EMPTY_SHFT          0x0

//// Register STATUS_4A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x)                    (x+0x00000440)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PHYS(x)                    (x+0x00000440)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_4A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_4A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_4B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x)                    (x+0x00000444)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PHYS(x)                    (x+0x00000444)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_4B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_4B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_5A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x)                    (x+0x00000450)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PHYS(x)                    (x+0x00000450)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_5A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_5A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_5B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x)                    (x+0x00000454)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PHYS(x)                    (x+0x00000454)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_5B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_5B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_EMPTY_SHFT          0x0

//// Register STATUS_6A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x)                    (x+0x00000460)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PHYS(x)                    (x+0x00000460)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_6A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_6A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_6B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x)                    (x+0x00000464)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PHYS(x)                    (x+0x00000464)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_6B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_6B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_7A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x)                    (x+0x00000470)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PHYS(x)                    (x+0x00000470)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_7A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_7A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_7B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x)                    (x+0x00000474)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PHYS(x)                    (x+0x00000474)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_7B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_7B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_EMPTY_SHFT          0x0

//// Register STATUS_8A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_ADDR(x)                    (x+0x00000480)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_PHYS(x)                    (x+0x00000480)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_8A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_8A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_8A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_8A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_8A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_8A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_PIPE3_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_PIPE3_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_PIPE3_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8A_PIPE3_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_8B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_ADDR(x)                    (x+0x00000484)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_PHYS(x)                    (x+0x00000484)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_8B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_8B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_8B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_8B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_8B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_8B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_PIPE3_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_PIPE3_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_PIPE3_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_8B_PIPE3_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_9A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_ADDR(x)                    (x+0x00000490)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PHYS(x)                    (x+0x00000490)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_9A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_9A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_9A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_9A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_9A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_9A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9A_PIPE3_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_9B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_ADDR(x)                    (x+0x00000494)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PHYS(x)                    (x+0x00000494)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_9B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_9B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_9B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_9B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_9B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_9B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_9B_PIPE3_A2WB_WR_EMPTY_SHFT          0x0

//// Register BKE1_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x)                  (x+0x00000800)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_PHYS(x)                  (x+0x00000800)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_RMSK                     0xff000011
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_QOS_POLICY_SEL_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_QOS_POLICY_SEL_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_SCALING_FACTOR_BMSK      0x00000010
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_SCALING_FACTOR_SHFT             0x4

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ENABLE_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ENABLE_SHFT                     0x0

//// Register BKE1_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x)            (x+0x00000804)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_PHYS(x)            (x+0x00000804)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_RMSK               0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_GRANT_PERIOD_BMSK  0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_GRANT_PERIOD_SHFT         0x0

//// Register BKE1_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x)             (x+0x00000808)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_PHYS(x)             (x+0x00000808)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_RMSK                0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_GRANT_COUNT_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_GRANT_COUNT_SHFT           0x0

//// Register BKE1_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x)          (x+0x00000820)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_PHYS(x)          (x+0x00000820)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_RMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_THRESHOLD_BMSK   0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_THRESHOLD_SHFT          0x0

//// Register BKE1_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x)        (x+0x00000824)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_PHYS(x)        (x+0x00000824)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_THRESHOLD_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_THRESHOLD_SHFT        0x0

//// Register BKE1_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x)           (x+0x00000828)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_PHYS(x)           (x+0x00000828)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_THRESHOLD_SHFT           0x0

//// Register BKE1_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x)                (x+0x00000840)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_PHYS(x)                (x+0x00000840)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_PRIORITYLVL_SHFT              0x0

//// Register BKE1_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x)                (x+0x00000844)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_PHYS(x)                (x+0x00000844)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_PRIORITYLVL_SHFT              0x0

//// Register BKE1_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x)                (x+0x00000848)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_PHYS(x)                (x+0x00000848)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_PRIORITYLVL_SHFT              0x0

//// Register BKE1_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x)                (x+0x0000084c)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_PHYS(x)                (x+0x0000084c)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_RMSK                   0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_PRIORITYLVL_SHFT              0x0

//// Register BKE2_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x)                  (x+0x00000900)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_PHYS(x)                  (x+0x00000900)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_RMSK                     0xff000011
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_QOS_POLICY_SEL_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_QOS_POLICY_SEL_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_SCALING_FACTOR_BMSK      0x00000010
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_SCALING_FACTOR_SHFT             0x4

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ENABLE_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ENABLE_SHFT                     0x0

//// Register BKE2_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x)            (x+0x00000904)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_PHYS(x)            (x+0x00000904)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_RMSK               0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_GRANT_PERIOD_BMSK  0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_GRANT_PERIOD_SHFT         0x0

//// Register BKE2_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x)             (x+0x00000908)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_PHYS(x)             (x+0x00000908)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_RMSK                0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_GRANT_COUNT_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_GRANT_COUNT_SHFT           0x0

//// Register BKE2_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x)          (x+0x00000920)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_PHYS(x)          (x+0x00000920)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_RMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_THRESHOLD_BMSK   0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_THRESHOLD_SHFT          0x0

//// Register BKE2_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x)        (x+0x00000924)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_PHYS(x)        (x+0x00000924)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_THRESHOLD_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_THRESHOLD_SHFT        0x0

//// Register BKE2_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x)           (x+0x00000928)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_PHYS(x)           (x+0x00000928)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_THRESHOLD_SHFT           0x0

//// Register BKE2_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x)                (x+0x00000940)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_PHYS(x)                (x+0x00000940)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_PRIORITYLVL_SHFT              0x0

//// Register BKE2_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x)                (x+0x00000944)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_PHYS(x)                (x+0x00000944)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_PRIORITYLVL_SHFT              0x0

//// Register BKE2_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x)                (x+0x00000948)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_PHYS(x)                (x+0x00000948)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_PRIORITYLVL_SHFT              0x0

//// Register BKE2_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x)                (x+0x0000094c)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_PHYS(x)                (x+0x0000094c)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_RMSK                   0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_PRIORITYLVL_SHFT              0x0

//// Register BKE3_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x)                  (x+0x00000a00)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_PHYS(x)                  (x+0x00000a00)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_RMSK                     0xff000011
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_QOS_POLICY_SEL_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_QOS_POLICY_SEL_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_SCALING_FACTOR_BMSK      0x00000010
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_SCALING_FACTOR_SHFT             0x4

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ENABLE_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ENABLE_SHFT                     0x0

//// Register BKE3_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x)            (x+0x00000a04)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_PHYS(x)            (x+0x00000a04)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_RMSK               0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_GRANT_PERIOD_BMSK  0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_GRANT_PERIOD_SHFT         0x0

//// Register BKE3_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x)             (x+0x00000a08)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_PHYS(x)             (x+0x00000a08)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_RMSK                0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_GRANT_COUNT_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_GRANT_COUNT_SHFT           0x0

//// Register BKE3_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x)          (x+0x00000a20)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_PHYS(x)          (x+0x00000a20)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_RMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_THRESHOLD_BMSK   0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_THRESHOLD_SHFT          0x0

//// Register BKE3_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x)        (x+0x00000a24)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_PHYS(x)        (x+0x00000a24)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_THRESHOLD_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_THRESHOLD_SHFT        0x0

//// Register BKE3_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x)           (x+0x00000a28)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_PHYS(x)           (x+0x00000a28)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_THRESHOLD_SHFT           0x0

//// Register BKE3_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x)                (x+0x00000a40)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_PHYS(x)                (x+0x00000a40)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_PRIORITYLVL_SHFT              0x0

//// Register BKE3_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x)                (x+0x00000a44)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_PHYS(x)                (x+0x00000a44)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_PRIORITYLVL_SHFT              0x0

//// Register BKE3_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x)                (x+0x00000a48)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_PHYS(x)                (x+0x00000a48)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_PRIORITYLVL_SHFT              0x0

//// Register BKE3_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x)                (x+0x00000a4c)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_PHYS(x)                (x+0x00000a4c)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_RMSK                   0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_PRIORITYLVL_SHFT              0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_PERFMON_MULTI
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x)               (x+0x00000000)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_PHYS(x)               (x+0x00000000)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_RMSK                  0x0000ffff
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SHFT                           0
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_OUT(x, val)           \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SUB_TYPE_BMSK         0x0000ff00
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SUB_TYPE_SHFT                0x8
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SUB_TYPE_PERFMON_FVAL       0x3u

#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_TYPE_BMSK             0x000000ff
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_TYPE_SHFT                    0x0
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_TYPE_GLOBAL_FVAL            0x1u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x)         (x+0x00000020)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_PHYS(x)         (x+0x00000020)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_RMSK            0x00ff00ff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_SHFT                     0
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_IN(x)           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_OUT(x, val)     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_EVENT_PORTS_BMSK 0x00ff0000
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_EVENT_PORTS_SHFT       0x10

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_COUNTERS_BMSK 0x000000ff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_COUNTERS_SHFT        0x0

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x)         (x+0x00000030)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PHYS(x)         (x+0x00000030)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_RMSK            0x00ffffff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_SHFT                     0
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_IN(x)           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_OUT(x, val)     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE2_COUNTERS_BMSK 0x00ff0000
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE2_COUNTERS_SHFT       0x10

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE1_COUNTERS_BMSK 0x0000ff00
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE1_COUNTERS_SHFT        0x8

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE0_COUNTERS_BMSK 0x000000ff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE0_COUNTERS_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x)                   (x+0x00000200)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_PHYS(x)                   (x+0x00000200)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_RMSK                      0x00000003
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_SHFT                               0
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_OUT(x, val)               \
	out_dword( HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ATB_CLOCK_GATING_EN_BMSK  0x00000002
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ATB_CLOCK_GATING_EN_SHFT         0x1

#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_PIPE_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_PIPE_CLOCK_GATING_EN_SHFT        0x0

//// Register MODE ////

#define HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x)                         (x+0x00000210)
#define HWIO_BRIC_PERFMON_MULTI_MODE_PHYS(x)                         (x+0x00000210)
#define HWIO_BRIC_PERFMON_MULTI_MODE_RMSK                            0x807f8003
#define HWIO_BRIC_PERFMON_MULTI_MODE_SHFT                                     0
#define HWIO_BRIC_PERFMON_MULTI_MODE_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), HWIO_BRIC_PERFMON_MULTI_MODE_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_MODE_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_MODE_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_MODE_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_EN_BMSK                     0x80000000
#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_EN_SHFT                           0x1f

#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_ATID_BMSK                   0x007f0000
#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_ATID_SHFT                         0x10

#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_EN_BMSK                 0x00008000
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_EN_SHFT                        0xf

#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_BMSK               0x00000003
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_SHFT                      0x0
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_MANUAL_MODE_FVAL         0x0u
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_TIMED_MODE_FVAL          0x1u
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_EXTERNAL_TRIGGER_MODE_FVAL       0x2u

//// Register DUMP ////

#define HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x)                         (x+0x00000214)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_PHYS(x)                         (x+0x00000214)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_RMSK                            0x00000001
#define HWIO_BRIC_PERFMON_MULTI_DUMP_SHFT                                     0
#define HWIO_BRIC_PERFMON_MULTI_DUMP_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), HWIO_BRIC_PERFMON_MULTI_DUMP_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_DUMP_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_DUMP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_DUMP_MONITOR_DUMP_BMSK               0x00000001
#define HWIO_BRIC_PERFMON_MULTI_DUMP_MONITOR_DUMP_SHFT                      0x0

//// Register TIMED_MODE_INTERVAL ////

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x)          (x+0x00000220)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_PHYS(x)          (x+0x00000220)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_RMSK             0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_SHFT                      0
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_IN(x)            \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_OUT(x, val)      \
	out_dword( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_INTERVAL_BMSK    0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_INTERVAL_SHFT           0x0

//// Register TIMED_MODE_ITERATIONS ////

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x)        (x+0x00000230)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_PHYS(x)        (x+0x00000230)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_RMSK           0x0000ffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_SHFT                    0
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_IN(x)          \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_OUT(x, val)    \
	out_dword( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ITERATIONS_BMSK 0x0000ffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ITERATIONS_SHFT        0x0

//// Register STATUS ////

#define HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x)                       (x+0x000002f0)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_PHYS(x)                       (x+0x000002f0)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_RMSK                          0x33330003
#define HWIO_BRIC_PERFMON_MULTI_STATUS_SHFT                                   0
#define HWIO_BRIC_PERFMON_MULTI_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), HWIO_BRIC_PERFMON_MULTI_STATUS_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_STATUS_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_ACK_BMSK          0x30000000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_ACK_SHFT                0x1c

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_BMSK              0x03000000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_SHFT                    0x18

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_ACK_BMSK           0x00300000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_ACK_SHFT                 0x14

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_BMSK               0x00030000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_SHFT                     0x10

#define HWIO_BRIC_PERFMON_MULTI_STATUS_ATB_ACTIVE_BMSK               0x00000002
#define HWIO_BRIC_PERFMON_MULTI_STATUS_ATB_ACTIVE_SHFT                      0x1

#define HWIO_BRIC_PERFMON_MULTI_STATUS_MONITORING_ACTIVE_BMSK        0x00000001
#define HWIO_BRIC_PERFMON_MULTI_STATUS_MONITORING_ACTIVE_SHFT               0x0

//// Register COUNTER_n_CONFIG ////

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_ADDR(base, n)       (base+0x300+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_PHYS(base, n)       (base+0x300+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_RMSK                0xe01f000f
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_SHFT                         0
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_MAXn                        47
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_INI(base, n)        \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_ADDR(base, n), HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_ADDR(base, n), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_OUTI(base, n, val)  \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_ADDR(base, n), val)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_ADDR(base, n), mask, val, HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_CLEAR_ON_ENABLE_BMSK 0x80000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_CLEAR_ON_ENABLE_SHFT       0x1f

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_CLEAR_ON_DUMP_BMSK  0x40000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_CLEAR_ON_DUMP_SHFT        0x1e

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_FREEZE_ON_SATURATE_BMSK 0x20000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_FREEZE_ON_SATURATE_SHFT       0x1d

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_EVENT_SELECT_BMSK   0x001f0000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_EVENT_SELECT_SHFT         0x10

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_EVENT_PORT_SELECT_BMSK 0x0000000f
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_CONFIG_EVENT_PORT_SELECT_SHFT        0x0

//// Register COUNTER_n ////

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_ADDR(base, n)              (base+0x308+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_PHYS(base, n)              (base+0x308+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_RMSK                       0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_SHFT                                0
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_MAXn                               47
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_INI(base, n)               \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_ADDR(base, n), HWIO_BRIC_PERFMON_MULTI_COUNTER_n_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_ADDR(base, n), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OUTI(base, n, val)         \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_ADDR(base, n), val)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COUNTER_n_ADDR(base, n), mask, val, HWIO_BRIC_PERFMON_MULTI_COUNTER_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_COUNTER_BMSK               0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_COUNTER_SHFT                      0x0

//// Register COUNTER_n_OVERFLOW ////

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_ADDR(base, n)     (base+0x30C+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_PHYS(base, n)     (base+0x30C+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_RMSK              0x80000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_SHFT                      31
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_MAXn                      47
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_INI(base, n)      \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_ADDR(base, n), HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_ADDR(base, n), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_ADDR(base, n), val)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_ADDR(base, n), mask, val, HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_OVERFLOW_BMSK     0x80000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_n_OVERFLOW_OVERFLOW_SHFT           0x1f


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_PROFILING
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x)                   (x+0x00000000)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_PHYS(x)                   (x+0x00000000)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_RMSK                      0x00ffffff
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SHFT                               0
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), HWIO_BRIC_PROFILING_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_OUT(x, val)               \
	out_dword( HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_PROFILING_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_INSTANCE_BMSK             0x00ff0000
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_INSTANCE_SHFT                   0x10

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SUB_TYPE_BMSK             0x0000ff00
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SUB_TYPE_SHFT                    0x8
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SUB_TYPE_PROFILING_FVAL         0x2u

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_TYPE_BMSK                 0x000000ff
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_TYPE_SHFT                        0x0
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_TYPE_MASTERPORT_FVAL            0x2u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x)             (x+0x00000020)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_PHYS(x)             (x+0x00000020)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_RMSK                0xffff0000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_SHFT                        16
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_IN(x)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_OUT(x, val)         \
	out_dword( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TENURE_WIDTH_BMSK   0xff000000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TENURE_WIDTH_SHFT         0x18

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TRACKING_TABLE_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TRACKING_TABLE_DEPTH_SHFT       0x10

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x)             (x+0x00000030)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PHYS(x)             (x+0x00000030)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_RMSK                0xffffffff
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_SHFT                         0
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_IN(x)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_OUT(x, val)         \
	out_dword( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE3_ACH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE3_ACH_DEPTH_SHFT       0x18

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE2_ACH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE2_ACH_DEPTH_SHFT       0x10

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE1_ACH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE1_ACH_DEPTH_SHFT        0x8

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE0_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE0_ACH_DEPTH_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x)                       (x+0x00000200)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_PHYS(x)                       (x+0x00000200)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_RMSK                          0x00000003
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_SHFT                                   0
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), HWIO_BRIC_PROFILING_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_PROFILING_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_CLOCK_CTRL_TENURE_CLOCK_GATING_EN_BMSK   0x00000002
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_TENURE_CLOCK_GATING_EN_SHFT          0x1

#define HWIO_BRIC_PROFILING_CLOCK_CTRL_EVENT_CLOCK_GATING_EN_BMSK    0x00000001
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_EVENT_CLOCK_GATING_EN_SHFT           0x0

//// Register MODE ////

#define HWIO_BRIC_PROFILING_MODE_ADDR(x)                             (x+0x00000210)
#define HWIO_BRIC_PROFILING_MODE_PHYS(x)                             (x+0x00000210)
#define HWIO_BRIC_PROFILING_MODE_RMSK                                0x73730731
#define HWIO_BRIC_PROFILING_MODE_SHFT                                         0
#define HWIO_BRIC_PROFILING_MODE_IN(x)                               \
	in_dword_masked ( HWIO_BRIC_PROFILING_MODE_ADDR(x), HWIO_BRIC_PROFILING_MODE_RMSK)
#define HWIO_BRIC_PROFILING_MODE_INM(x, mask)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_MODE_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MODE_OUT(x, val)                         \
	out_dword( HWIO_BRIC_PROFILING_MODE_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MODE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MODE_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_BMSK                 0x70000000
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SHFT                       0x1c
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_1_FVAL            0x0u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_2_FVAL            0x1u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_3_FVAL            0x2u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_4_FVAL            0x3u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_5_FVAL            0x4u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_6_FVAL            0x5u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_7_FVAL            0x6u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_2_SCALE_BY_8_FVAL            0x7u

#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_BMSK                 0x03000000
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_SHFT                       0x18
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_CMD_TO_BRESP_FVAL       0x0u
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_CMD_TO_BRESP_HANDSHAKE_FVAL       0x1u
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_CMD_HANDSHAKE_FVAL       0x2u
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_RESP_HANDSHAKE_FVAL       0x3u

#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_BMSK                 0x00700000
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_SHFT                       0x14
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_SCALE_BY_1_FVAL            0x0u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_SCALE_BY_2_FVAL            0x1u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_SCLAE_BY_4_FVAL            0x2u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_SCALE_BY_8_FVAL            0x3u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_1_SCALE_BY_16_FVAL           0x4u

#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_BMSK                 0x00030000
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_SHFT                       0x10
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_CMD_TO_FIRST_RDATA_FVAL       0x0u
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_CMD_TO_LAST_RDATA_FVAL       0x1u
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_CMD_HANDSHAKE_FVAL       0x2u
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_DATA_HANDSHAKE_FVAL       0x3u

#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_BMSK                 0x00000700
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SHFT                        0x8
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_2_FVAL            0x0u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_4_FVAL            0x1u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_8_FVAL            0x2u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_16_FVAL           0x3u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_32_FVAL           0x4u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_64_FVAL           0x5u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_128_FVAL          0x6u
#define HWIO_BRIC_PROFILING_MODE_TENURE_SCALE_0_SCALE_BY_256_FVAL          0x7u

#define HWIO_BRIC_PROFILING_MODE_BYTE_SCALING_BMSK                   0x00000020
#define HWIO_BRIC_PROFILING_MODE_BYTE_SCALING_SHFT                          0x5
#define HWIO_BRIC_PROFILING_MODE_BYTE_SCALING_SCALE_BY_BUS_WIDTH_FVAL       0x0u
#define HWIO_BRIC_PROFILING_MODE_BYTE_SCALING_SCALE_BY_512_FVAL            0x1u

#define HWIO_BRIC_PROFILING_MODE_BEAT_SCALING_BMSK                   0x00000010
#define HWIO_BRIC_PROFILING_MODE_BEAT_SCALING_SHFT                          0x4
#define HWIO_BRIC_PROFILING_MODE_BEAT_SCALING_SCALE_BY_1_FVAL              0x0u
#define HWIO_BRIC_PROFILING_MODE_BEAT_SCALING_SCALE_BY_32_FVAL             0x1u

#define HWIO_BRIC_PROFILING_MODE_PROFILING_EN_BMSK                   0x00000001
#define HWIO_BRIC_PROFILING_MODE_PROFILING_EN_SHFT                          0x0

//// Register RD_TENURE_THRESHOLD ////

#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x)              (x+0x00000214)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_PHYS(x)              (x+0x00000214)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_RMSK                 0x0000ffff
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_SHFT                          0
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_IN(x)                \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_RMSK)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_OUT(x, val)          \
	out_dword( HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_THRESHOLD_BMSK       0x0000ffff
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_THRESHOLD_SHFT              0x0

//// Register WR_TENURE_THRESHOLD ////

#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x)              (x+0x00000218)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_PHYS(x)              (x+0x00000218)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_RMSK                 0x0000ffff
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_SHFT                          0
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_IN(x)                \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_RMSK)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_OUT(x, val)          \
	out_dword( HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_THRESHOLD_BMSK       0x0000ffff
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_THRESHOLD_SHFT              0x0

//// Register SWAY_SELECT ////

#define HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x)                      (x+0x00000220)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_PHYS(x)                      (x+0x00000220)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_RMSK                         0x0000001f
#define HWIO_BRIC_PROFILING_SWAY_SELECT_SHFT                                  0
#define HWIO_BRIC_PROFILING_SWAY_SELECT_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), HWIO_BRIC_PROFILING_SWAY_SELECT_RMSK)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_SWAY_SELECT_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), val)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), mask, val, HWIO_BRIC_PROFILING_SWAY_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_SWAY_SELECT_SWAY_BMSK                    0x0000001f
#define HWIO_BRIC_PROFILING_SWAY_SELECT_SWAY_SHFT                           0x0

//// Register MID_MASK ////

#define HWIO_BRIC_PROFILING_MID_MASK_ADDR(x)                         (x+0x00000230)
#define HWIO_BRIC_PROFILING_MID_MASK_PHYS(x)                         (x+0x00000230)
#define HWIO_BRIC_PROFILING_MID_MASK_RMSK                            0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MASK_SHFT                                     0
#define HWIO_BRIC_PROFILING_MID_MASK_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), HWIO_BRIC_PROFILING_MID_MASK_RMSK)
#define HWIO_BRIC_PROFILING_MID_MASK_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MID_MASK_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MID_MASK_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MID_MASK_MID_MASK_BMSK                   0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MASK_MID_MASK_SHFT                          0x0

//// Register MID_MATCH ////

#define HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x)                        (x+0x00000234)
#define HWIO_BRIC_PROFILING_MID_MATCH_PHYS(x)                        (x+0x00000234)
#define HWIO_BRIC_PROFILING_MID_MATCH_RMSK                           0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MATCH_SHFT                                    0
#define HWIO_BRIC_PROFILING_MID_MATCH_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), HWIO_BRIC_PROFILING_MID_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_MID_MATCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MID_MATCH_OUT(x, val)                    \
	out_dword( HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MID_MATCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MID_MATCH_MID_MATCH_BMSK                 0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MATCH_MID_MATCH_SHFT                        0x0

//// Register MID_INV_MATCH ////

#define HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x)                    (x+0x00000238)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_PHYS(x)                    (x+0x00000238)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_RMSK                       0x00000001
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_SHFT                                0
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_MID_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MID_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MID_INV_MATCH_MID_INV_MATCH_BMSK         0x00000001
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_MID_INV_MATCH_SHFT                0x0

//// Register ADDR_MASK_LOWER ////

#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x)                  (x+0x00000240)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_PHYS(x)                  (x+0x00000240)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_RMSK                     0xffffffff
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_SHFT                              0
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR_MASK_LOWER_BMSK     0xffffffff
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR_MASK_LOWER_SHFT            0x0

//// Register ADDR_MASK_UPPER ////

#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x)                  (x+0x00000244)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_PHYS(x)                  (x+0x00000244)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_RMSK                     0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_SHFT                              0
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR_MASK_UPPER_BMSK     0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR_MASK_UPPER_SHFT            0x0

//// Register ADDR_MATCH_LOWER ////

#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x)                 (x+0x00000248)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_PHYS(x)                 (x+0x00000248)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_RMSK                    0xffffffff
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_SHFT                             0
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_OUT(x, val)             \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR_MATCH_LOWER_BMSK   0xffffffff
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR_MATCH_LOWER_SHFT          0x0

//// Register ADDR_MATCH_UPPER ////

#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x)                 (x+0x0000024c)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_PHYS(x)                 (x+0x0000024c)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_RMSK                    0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_SHFT                             0
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_OUT(x, val)             \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR_MATCH_UPPER_BMSK   0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR_MATCH_UPPER_SHFT          0x0

//// Register ADDR_INV_MATCH ////

#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x)                   (x+0x00000250)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_PHYS(x)                   (x+0x00000250)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_RMSK                      0x00000001
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_SHFT                               0
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_ADDR_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_OUT(x, val)               \
	out_dword( HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR_INV_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR_INV_MATCH_SHFT              0x0

//// Register ACH_MASK_0 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x)                       (x+0x00000260)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_PHYS(x)                       (x+0x00000260)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_RMSK                          0x01010101
#define HWIO_BRIC_PROFILING_ACH_MASK_0_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_0_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_0_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_0_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_0_AINNERSHARED_MASK_BMSK        0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_0_AINNERSHARED_MASK_SHFT              0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_0_AFULL_MASK_BMSK               0x00010000
#define HWIO_BRIC_PROFILING_ACH_MASK_0_AFULL_MASK_SHFT                     0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_0_AEXCLUSIVE_MASK_BMSK          0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_0_AEXCLUSIVE_MASK_SHFT                 0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_0_ABURST_MASK_BMSK              0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_0_ABURST_MASK_SHFT                     0x0

//// Register ACH_MATCH_0 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x)                      (x+0x00000264)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_PHYS(x)                      (x+0x00000264)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_RMSK                         0x01010101
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_0_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AINNERSHARED_MATCH_BMSK      0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AINNERSHARED_MATCH_SHFT            0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AFULL_MATCH_BMSK             0x00010000
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AFULL_MATCH_SHFT                   0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AEXCLUSIVE_MATCH_BMSK        0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AEXCLUSIVE_MATCH_SHFT               0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_ABURST_MATCH_BMSK            0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_ABURST_MATCH_SHFT                   0x0

//// Register ACH_MASK_1 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x)                       (x+0x00000270)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_PHYS(x)                       (x+0x00000270)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_RMSK                          0x017f0f01
#define HWIO_BRIC_PROFILING_ACH_MASK_1_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_1_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_1_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_1_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMSSSELFAUTH_MASK_BMSK        0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMSSSELFAUTH_MASK_SHFT              0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMEMTYPE_MASK_BMSK            0x007f0000
#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMEMTYPE_MASK_SHFT                  0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_1_ALEN_MASK_BMSK                0x00000f00
#define HWIO_BRIC_PROFILING_ACH_MASK_1_ALEN_MASK_SHFT                       0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_1_AINST_MASK_BMSK               0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_1_AINST_MASK_SHFT                      0x0

//// Register ACH_MATCH_1 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x)                      (x+0x00000274)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_PHYS(x)                      (x+0x00000274)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_RMSK                         0x017f0f01
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_1_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMSSSELFAUTH_MATCH_BMSK      0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMSSSELFAUTH_MATCH_SHFT            0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMEMTYPE_MATCH_BMSK          0x007f0000
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMEMTYPE_MATCH_SHFT                0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_ALEN_MATCH_BMSK              0x00000f00
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_ALEN_MATCH_SHFT                     0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AINST_MATCH_BMSK             0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AINST_MATCH_SHFT                    0x0

//// Register ACH_INV_MATCH_1 ////

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x)                  (x+0x00000278)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_PHYS(x)                  (x+0x00000278)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_RMSK                     0x00010100
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_SHFT                              8
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_RMSK)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_AMEMTYPE_INV_MATCH_BMSK  0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_AMEMTYPE_INV_MATCH_SHFT        0x10

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ALEN_INV_MATCH_BMSK      0x00000100
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ALEN_INV_MATCH_SHFT             0x8

//// Register ACH_MASK_2 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x)                       (x+0x00000280)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_PHYS(x)                       (x+0x00000280)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_RMSK                          0x01010101
#define HWIO_BRIC_PROFILING_ACH_MASK_2_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_2_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_2_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_2_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_2_APROTNS_MASK_BMSK             0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_2_APROTNS_MASK_SHFT                   0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_2_APRIV_MASK_BMSK               0x00010000
#define HWIO_BRIC_PROFILING_ACH_MASK_2_APRIV_MASK_SHFT                     0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_2_APORTMREL_MASK_BMSK           0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_2_APORTMREL_MASK_SHFT                  0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_2_AOOO_MASK_BMSK                0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_2_AOOO_MASK_SHFT                       0x0

//// Register ACH_MATCH_2 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x)                      (x+0x00000284)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_PHYS(x)                      (x+0x00000284)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_RMSK                         0x01010101
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_2_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APROTNS_MATCH_BMSK           0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APROTNS_MATCH_SHFT                 0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APRIV_MATCH_BMSK             0x00010000
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APRIV_MATCH_SHFT                   0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APORTMREL_MATCH_BMSK         0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APORTMREL_MATCH_SHFT                0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_AOOO_MATCH_BMSK              0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_AOOO_MATCH_SHFT                     0x0

//// Register ACH_MASK_3 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x)                       (x+0x00000290)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_PHYS(x)                       (x+0x00000290)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_RMSK                          0x01030101
#define HWIO_BRIC_PROFILING_ACH_MASK_3_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_3_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_3_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_3_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_3_ASHARED_MASK_BMSK             0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_3_ASHARED_MASK_SHFT                   0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREQPRIORITY_MASK_BMSK        0x00030000
#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREQPRIORITY_MASK_SHFT              0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREDIRECT_MASK_BMSK           0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREDIRECT_MASK_SHFT                  0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_3_ARDBEATNDXEN_MASK_BMSK        0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_3_ARDBEATNDXEN_MASK_SHFT               0x0

//// Register ACH_MATCH_3 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x)                      (x+0x00000294)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_PHYS(x)                      (x+0x00000294)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_RMSK                         0x01030101
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_3_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ASHARED_MATCH_BMSK           0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ASHARED_MATCH_SHFT                 0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREQPRIORITY_MATCH_BMSK      0x00030000
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREQPRIORITY_MATCH_SHFT            0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREDIRECT_MATCH_BMSK         0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREDIRECT_MATCH_SHFT                0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ARDBEATNDXEN_MATCH_BMSK      0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ARDBEATNDXEN_MATCH_SHFT             0x0

//// Register ACH_INV_MATCH_3 ////

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x)                  (x+0x00000298)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_PHYS(x)                  (x+0x00000298)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_RMSK                     0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_SHFT                             16
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_RMSK)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_AREQPRIORITY_INV_MATCH_BMSK 0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_AREQPRIORITY_INV_MATCH_SHFT       0x10

//// Register ACH_MASK_4 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x)                       (x+0x000002a0)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_PHYS(x)                       (x+0x000002a0)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_RMSK                          0x011f0107
#define HWIO_BRIC_PROFILING_ACH_MASK_4_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_4_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_4_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_4_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_4_AWRITE_MASK_BMSK              0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_4_AWRITE_MASK_SHFT                    0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_4_AVMID_MASK_BMSK               0x001f0000
#define HWIO_BRIC_PROFILING_ACH_MASK_4_AVMID_MASK_SHFT                     0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_4_ATRANSIENT_MASK_BMSK          0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_4_ATRANSIENT_MASK_SHFT                 0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_4_ASIZE_MASK_BMSK               0x00000007
#define HWIO_BRIC_PROFILING_ACH_MASK_4_ASIZE_MASK_SHFT                      0x0

//// Register ACH_MATCH_4 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x)                      (x+0x000002a4)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_PHYS(x)                      (x+0x000002a4)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_RMSK                         0x011f0107
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_4_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AWRITE_MATCH_BMSK            0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AWRITE_MATCH_SHFT                  0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AVMID_MATCH_BMSK             0x001f0000
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AVMID_MATCH_SHFT                   0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ATRANSIENT_MATCH_BMSK        0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ATRANSIENT_MATCH_SHFT               0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ASIZE_MATCH_BMSK             0x00000007
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ASIZE_MATCH_SHFT                    0x0

//// Register ACH_INV_MATCH_4 ////

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x)                  (x+0x000002a8)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_PHYS(x)                  (x+0x000002a8)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_RMSK                     0x00010001
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_SHFT                              0
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_RMSK)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_AVMID_INV_MATCH_BMSK     0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_AVMID_INV_MATCH_SHFT           0x10

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ASIZE_INV_MATCH_BMSK     0x00000001
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ASIZE_INV_MATCH_SHFT            0x0

//// Register ACH_MASK_5 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_5_ADDR(x)                       (x+0x000002b0)
#define HWIO_BRIC_PROFILING_ACH_MASK_5_PHYS(x)                       (x+0x000002b0)
#define HWIO_BRIC_PROFILING_ACH_MASK_5_RMSK                          0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_5_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_5_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_5_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_5_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_5_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_5_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_5_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_5_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_5_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_5_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_5_ASECUREPROC_MASK_BMSK         0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_5_ASECUREPROC_MASK_SHFT                0x0

//// Register ACH_MATCH_5 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_5_ADDR(x)                      (x+0x000002b4)
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_PHYS(x)                      (x+0x000002b4)
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_RMSK                         0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_5_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_5_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_5_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_5_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_5_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_5_ASECUREPROC_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_5_ASECUREPROC_MATCH_SHFT              0x0

//// Register BCH_MASK ////

#define HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x)                         (x+0x00000300)
#define HWIO_BRIC_PROFILING_BCH_MASK_PHYS(x)                         (x+0x00000300)
#define HWIO_BRIC_PROFILING_BCH_MASK_RMSK                            0x00000003
#define HWIO_BRIC_PROFILING_BCH_MASK_SHFT                                     0
#define HWIO_BRIC_PROFILING_BCH_MASK_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), HWIO_BRIC_PROFILING_BCH_MASK_RMSK)
#define HWIO_BRIC_PROFILING_BCH_MASK_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_BCH_MASK_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), val)
#define HWIO_BRIC_PROFILING_BCH_MASK_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), mask, val, HWIO_BRIC_PROFILING_BCH_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_BCH_MASK_BRESP_MASK_BMSK                 0x00000003
#define HWIO_BRIC_PROFILING_BCH_MASK_BRESP_MASK_SHFT                        0x0

//// Register BCH_MATCH ////

#define HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x)                        (x+0x00000304)
#define HWIO_BRIC_PROFILING_BCH_MATCH_PHYS(x)                        (x+0x00000304)
#define HWIO_BRIC_PROFILING_BCH_MATCH_RMSK                           0x00000003
#define HWIO_BRIC_PROFILING_BCH_MATCH_SHFT                                    0
#define HWIO_BRIC_PROFILING_BCH_MATCH_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), HWIO_BRIC_PROFILING_BCH_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_BCH_MATCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_BCH_MATCH_OUT(x, val)                    \
	out_dword( HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_BCH_MATCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_BCH_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_BCH_MATCH_BRESP_MATCH_BMSK               0x00000003
#define HWIO_BRIC_PROFILING_BCH_MATCH_BRESP_MATCH_SHFT                      0x0

//// Register BCH_INV_MATCH ////

#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x)                    (x+0x00000308)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_PHYS(x)                    (x+0x00000308)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_RMSK                       0x00000001
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_SHFT                                0
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_BCH_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_BCH_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_BRESP_INV_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_BRESP_INV_MATCH_SHFT              0x0

//// Register RCH_MASK ////

#define HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x)                         (x+0x00000340)
#define HWIO_BRIC_PROFILING_RCH_MASK_PHYS(x)                         (x+0x00000340)
#define HWIO_BRIC_PROFILING_RCH_MASK_RMSK                            0x00000103
#define HWIO_BRIC_PROFILING_RCH_MASK_SHFT                                     0
#define HWIO_BRIC_PROFILING_RCH_MASK_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), HWIO_BRIC_PROFILING_RCH_MASK_RMSK)
#define HWIO_BRIC_PROFILING_RCH_MASK_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RCH_MASK_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RCH_MASK_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RCH_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RCH_MASK_RLAST_MASK_BMSK                 0x00000100
#define HWIO_BRIC_PROFILING_RCH_MASK_RLAST_MASK_SHFT                        0x8

#define HWIO_BRIC_PROFILING_RCH_MASK_RRESP_MASK_BMSK                 0x00000003
#define HWIO_BRIC_PROFILING_RCH_MASK_RRESP_MASK_SHFT                        0x0

//// Register RCH_MATCH ////

#define HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x)                        (x+0x00000344)
#define HWIO_BRIC_PROFILING_RCH_MATCH_PHYS(x)                        (x+0x00000344)
#define HWIO_BRIC_PROFILING_RCH_MATCH_RMSK                           0x00000103
#define HWIO_BRIC_PROFILING_RCH_MATCH_SHFT                                    0
#define HWIO_BRIC_PROFILING_RCH_MATCH_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), HWIO_BRIC_PROFILING_RCH_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_RCH_MATCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RCH_MATCH_OUT(x, val)                    \
	out_dword( HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RCH_MATCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RCH_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RCH_MATCH_RLAST_MATCH_BMSK               0x00000100
#define HWIO_BRIC_PROFILING_RCH_MATCH_RLAST_MATCH_SHFT                      0x8

#define HWIO_BRIC_PROFILING_RCH_MATCH_RRESP_MATCH_BMSK               0x00000003
#define HWIO_BRIC_PROFILING_RCH_MATCH_RRESP_MATCH_SHFT                      0x0

//// Register RCH_INV_MATCH ////

#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x)                    (x+0x00000348)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_PHYS(x)                    (x+0x00000348)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_RMSK                       0x00000001
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_SHFT                                0
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_RCH_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RCH_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_RRESP_INV_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_RRESP_INV_MATCH_SHFT              0x0

//// Register RD_STATUS_n ////

#define HWIO_BRIC_PROFILING_RD_STATUS_n_ADDR(base, n)                (base+0x400+0x4*n)
#define HWIO_BRIC_PROFILING_RD_STATUS_n_PHYS(base, n)                (base+0x400+0x4*n)
#define HWIO_BRIC_PROFILING_RD_STATUS_n_RMSK                         0xe00000ff
#define HWIO_BRIC_PROFILING_RD_STATUS_n_SHFT                                  0
#define HWIO_BRIC_PROFILING_RD_STATUS_n_MAXn                                  1
#define HWIO_BRIC_PROFILING_RD_STATUS_n_INI(base, n)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_STATUS_n_ADDR(base, n), HWIO_BRIC_PROFILING_RD_STATUS_n_RMSK)
#define HWIO_BRIC_PROFILING_RD_STATUS_n_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_STATUS_n_ADDR(base, n), mask) 
#define HWIO_BRIC_PROFILING_RD_STATUS_n_OUTI(base, n, val)           \
	out_dword( HWIO_BRIC_PROFILING_RD_STATUS_n_ADDR(base, n), val)
#define HWIO_BRIC_PROFILING_RD_STATUS_n_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RD_STATUS_n_ADDR(base, n), mask, val, HWIO_BRIC_PROFILING_RD_STATUS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OUTSTANDING_OVERFLOW_BMSK 0x80000000
#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OUTSTANDING_OVERFLOW_SHFT       0x1f

#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OUTSTANDING_UNDERFLOW_BMSK 0x40000000
#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OUTSTANDING_UNDERFLOW_SHFT       0x1e

#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OVERLAPPING_OVERFLOW_BMSK 0x20000000
#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OVERLAPPING_OVERFLOW_SHFT       0x1d

#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OUTSTANDING_MAX_BMSK      0x000000ff
#define HWIO_BRIC_PROFILING_RD_STATUS_n_RD_OUTSTANDING_MAX_SHFT             0x0

//// Register WR_STATUS_n ////

#define HWIO_BRIC_PROFILING_WR_STATUS_n_ADDR(base, n)                (base+0x410+0x4*n)
#define HWIO_BRIC_PROFILING_WR_STATUS_n_PHYS(base, n)                (base+0x410+0x4*n)
#define HWIO_BRIC_PROFILING_WR_STATUS_n_RMSK                         0xe00000ff
#define HWIO_BRIC_PROFILING_WR_STATUS_n_SHFT                                  0
#define HWIO_BRIC_PROFILING_WR_STATUS_n_MAXn                                  1
#define HWIO_BRIC_PROFILING_WR_STATUS_n_INI(base, n)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_STATUS_n_ADDR(base, n), HWIO_BRIC_PROFILING_WR_STATUS_n_RMSK)
#define HWIO_BRIC_PROFILING_WR_STATUS_n_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_STATUS_n_ADDR(base, n), mask) 
#define HWIO_BRIC_PROFILING_WR_STATUS_n_OUTI(base, n, val)           \
	out_dword( HWIO_BRIC_PROFILING_WR_STATUS_n_ADDR(base, n), val)
#define HWIO_BRIC_PROFILING_WR_STATUS_n_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_WR_STATUS_n_ADDR(base, n), mask, val, HWIO_BRIC_PROFILING_WR_STATUS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OUTSTANDING_OVERFLOW_BMSK 0x80000000
#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OUTSTANDING_OVERFLOW_SHFT       0x1f

#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OUTSTANDING_UNDERFLOW_BMSK 0x40000000
#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OUTSTANDING_UNDERFLOW_SHFT       0x1e

#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OVERLAPPING_OVERFLOW_BMSK 0x20000000
#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OVERLAPPING_OVERFLOW_SHFT       0x1d

#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OUTSTANDING_MAX_BMSK      0x000000ff
#define HWIO_BRIC_PROFILING_WR_STATUS_n_WR_OUTSTANDING_MAX_SHFT             0x0

//// Register TENURES_MISSED_n ////

#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_ADDR(base, n)           (base+0x420+0x4*n)
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_PHYS(base, n)           (base+0x420+0x4*n)
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_RMSK                    0x000000ff
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_SHFT                             0
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_MAXn                             1
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_INI(base, n)            \
	in_dword_masked ( HWIO_BRIC_PROFILING_TENURES_MISSED_n_ADDR(base, n), HWIO_BRIC_PROFILING_TENURES_MISSED_n_RMSK)
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_INMI(base, n, mask)     \
	in_dword_masked ( HWIO_BRIC_PROFILING_TENURES_MISSED_n_ADDR(base, n), mask) 
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_OUTI(base, n, val)      \
	out_dword( HWIO_BRIC_PROFILING_TENURES_MISSED_n_ADDR(base, n), val)
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_TENURES_MISSED_n_ADDR(base, n), mask, val, HWIO_BRIC_PROFILING_TENURES_MISSED_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_WR_TENURES_MISSED_BMSK  0x000000f0
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_WR_TENURES_MISSED_SHFT         0x4

#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_RD_TENURES_MISSED_BMSK  0x0000000f
#define HWIO_BRIC_PROFILING_TENURES_MISSED_n_RD_TENURES_MISSED_SHFT         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_SLAVEWAY
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x)                    (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_PHYS(x)                    (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_RMSK                       0x00ffffff
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SHFT                                0
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_OUT(x, val)                \
	out_dword( HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_INSTANCE_BMSK              0x00ff0000
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_INSTANCE_SHFT                    0x10

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SUB_TYPE_BMSK              0x0000ff00
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SUB_TYPE_SHFT                     0x8
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SUB_TYPE_SLAVEWAY_FVAL           0x1u

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_TYPE_BMSK                  0x000000ff
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_TYPE_SHFT                         0x0
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_TYPE_SLAVEWAY_FVAL               0x3u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x)              (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_PHYS(x)              (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_RMSK                 0xff0000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_BMSK       0xff000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_SHFT             0x18
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_SYNC_FVAL        0x1u
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK   0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT          0x0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_STUB_FVAL       0x0u
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_SLAVEWAY_FVAL       0x1u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x)              (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_PHYS(x)              (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_RMSK                 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT        0x0

//// Register CONFIGURATION_INFO_2 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x)              (x+0x00000040)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_PHYS(x)              (x+0x00000040)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_RMSK                 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_DATA_WIDTH_BMSK    0xffff0000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_DATA_WIDTH_SHFT          0x10

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_TID_WIDTH_BMSK     0x0000ff00
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_TID_WIDTH_SHFT            0x8

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_MID_WIDTH_BMSK     0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_MID_WIDTH_SHFT            0x0

//// Register CONFIGURATION_INFO_3 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x)              (x+0x00000050)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_PHYS(x)              (x+0x00000050)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RMSK                 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RCH0_DEPTH_BMSK      0xff000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RCH0_DEPTH_SHFT            0x18

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_BCH_DEPTH_BMSK       0x00ff0000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_BCH_DEPTH_SHFT             0x10

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_WCH_DEPTH_BMSK       0x0000ff00
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_WCH_DEPTH_SHFT              0x8

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ACH_DEPTH_BMSK       0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ACH_DEPTH_SHFT              0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x)              (x+0x00000060)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_PHYS(x)              (x+0x00000060)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RMSK                 0x800000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_DUAL_RCH_EN_BMSK     0x80000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_DUAL_RCH_EN_SHFT           0x1f

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RCH1_DEPTH_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RCH1_DEPTH_SHFT             0x0

//// Register CONFIGURATION_INFO_5 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x)              (x+0x00000070)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_PHYS(x)              (x+0x00000070)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_RMSK                 0x80000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_SHFT                         31
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_QOS_EN_BMSK          0x80000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_QOS_EN_SHFT                0x1f

//// Register CONFIGURATION_INFO_6A ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x)             (x+0x00000080)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_PHYS(x)             (x+0x00000080)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ACH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ACH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_6B ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x)             (x+0x00000084)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_PHYS(x)             (x+0x00000084)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_WCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_WCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_6C ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x)             (x+0x00000088)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_PHYS(x)             (x+0x00000088)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_BCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_BCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_6D ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x)             (x+0x0000008c)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_PHYS(x)             (x+0x0000008c)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RCH_PIPELINE_STAGES_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x)                  (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_PHYS(x)                  (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RMSK                     0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_SHFT                              0
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_OUT(x, val)              \
	out_dword( HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RFU_BMSK                 0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RFU_SHFT                        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x)                   (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_PHYS(x)                   (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RMSK                      0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_SHFT                               0
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_OUT(x, val)               \
	out_dword( HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RFU_BMSK                  0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RFU_SHFT                         0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x)                  (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_PHYS(x)                  (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RMSK                     0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_SHFT                              0
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RFU_BMSK                 0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RFU_SHFT                        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x)                        (x+0x00000200)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_PHYS(x)                        (x+0x00000200)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_RMSK                           0xff030003
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_SHFT                                    0
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_OUT(x, val)                    \
	out_dword( HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IDLE_HYSTERESIS_BMSK           0xff000000
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IDLE_HYSTERESIS_SHFT                 0x18

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IDLE_CLOCK_ON_REQ_EN_BMSK      0x00020000
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IDLE_CLOCK_ON_REQ_EN_SHFT            0x11

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IDLE_GATING_EN_BMSK            0x00010000
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IDLE_GATING_EN_SHFT                  0x10

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_SLAVE_CLOCK_GATING_EN_BMSK     0x00000002
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_SLAVE_CLOCK_GATING_EN_SHFT            0x1

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK      0x00000001
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT             0x0

//// Register CDC_CTRL ////

#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x)                          (x+0x00000208)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_PHYS(x)                          (x+0x00000208)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_RMSK                             0x00000003
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_SHFT                                      0
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), HWIO_BRIC_SLAVEWAY_CDC_CTRL_RMSK)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_OUT(x, val)                      \
	out_dword( HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CDC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_SLAVE_CLOCK_DEMETA_SEL_BMSK      0x00000002
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_SLAVE_CLOCK_DEMETA_SEL_SHFT             0x1

#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_CORE_CLOCK_DEMETA_SEL_BMSK       0x00000001
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_CORE_CLOCK_DEMETA_SEL_SHFT              0x0

//// Register RCH_SELECT ////

#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x)                        (x+0x00000210)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_PHYS(x)                        (x+0x00000210)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_RMSK                           0x0000007f
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_SHFT                                    0
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), HWIO_BRIC_SLAVEWAY_RCH_SELECT_RMSK)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_OUT(x, val)                    \
	out_dword( HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_RCH_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_UNUSED_BMSK                    0x0000007f
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_UNUSED_SHFT                           0x0

//// Register MAX_OUTSTANDING_REQUESTS ////

#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x)          (x+0x00000220)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_PHYS(x)          (x+0x00000220)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_RMSK             0x0000ffff
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_SHFT                      0
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_IN(x)            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_RMSK)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_OUT(x, val)      \
	out_dword( HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_WRITE_BMSK       0x0000ff00
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_WRITE_SHFT              0x8

#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_READ_BMSK        0x000000ff
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_READ_SHFT               0x0

//// Register GATHERING ////

#define HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x)                         (x+0x00000230)
#define HWIO_BRIC_SLAVEWAY_GATHERING_PHYS(x)                         (x+0x00000230)
#define HWIO_BRIC_SLAVEWAY_GATHERING_RMSK                            0x0000000f
#define HWIO_BRIC_SLAVEWAY_GATHERING_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_GATHERING_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), HWIO_BRIC_SLAVEWAY_GATHERING_RMSK)
#define HWIO_BRIC_SLAVEWAY_GATHERING_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_GATHERING_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_GATHERING_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_GATHERING_RD_GATHER_BEATS_BMSK            0x0000000f
#define HWIO_BRIC_SLAVEWAY_GATHERING_RD_GATHER_BEATS_SHFT                   0x0

//// Register MODE ////

#define HWIO_BRIC_SLAVEWAY_MODE_ADDR(x)                              (x+0x00000240)
#define HWIO_BRIC_SLAVEWAY_MODE_PHYS(x)                              (x+0x00000240)
#define HWIO_BRIC_SLAVEWAY_MODE_RMSK                                 0x8000007f
#define HWIO_BRIC_SLAVEWAY_MODE_SHFT                                          0
#define HWIO_BRIC_SLAVEWAY_MODE_IN(x)                                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), HWIO_BRIC_SLAVEWAY_MODE_RMSK)
#define HWIO_BRIC_SLAVEWAY_MODE_INM(x, mask)                         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_MODE_OUT(x, val)                          \
	out_dword( HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_MODE_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_MODE_RFU_1_BMSK                           0x80000000
#define HWIO_BRIC_SLAVEWAY_MODE_RFU_1_SHFT                                 0x1f

#define HWIO_BRIC_SLAVEWAY_MODE_RESTRICT_ONE_PER_MASTER_BMSK         0x00000040
#define HWIO_BRIC_SLAVEWAY_MODE_RESTRICT_ONE_PER_MASTER_SHFT                0x6

#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_16BYTE_EXCL_BMSK             0x00000020
#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_16BYTE_EXCL_SHFT                    0x5

#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_ALL_EXCL_BMSK                0x00000010
#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_ALL_EXCL_SHFT                       0x4

#define HWIO_BRIC_SLAVEWAY_MODE_RFU_0_BMSK                           0x0000000e
#define HWIO_BRIC_SLAVEWAY_MODE_RFU_0_SHFT                                  0x1

#define HWIO_BRIC_SLAVEWAY_MODE_BURST_SPLIT_BMSK                     0x00000001
#define HWIO_BRIC_SLAVEWAY_MODE_BURST_SPLIT_SHFT                            0x0

//// Register READ_COMMAND_OVERRIDE ////

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x)             (x+0x00000250)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_PHYS(x)             (x+0x00000250)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_RMSK                0x0f7f0bcb
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASNOOP_BMSK         0x0f000000
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASNOOP_SHFT               0x18

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AMEMTYPE_BMSK       0x007f0000
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AMEMTYPE_SHFT             0x10

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_APORTMREL_BMSK      0x00000800
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_APORTMREL_SHFT             0xb

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASHARED_BMSK        0x00000200
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASHARED_SHFT               0x9

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AINNERSHARED_BMSK   0x00000100
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AINNERSHARED_SHFT          0x8

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_BMSK 0x00000080
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_SHFT        0x7

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000040
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x6

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_APORTMREL_BMSK 0x00000008
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_APORTMREL_SHFT        0x3

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000002
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x1

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register WRITE_COMMAND_OVERRIDE ////

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x)            (x+0x00000260)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_PHYS(x)            (x+0x00000260)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_RMSK               0x0f7f0fcf
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_SHFT                        0
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_IN(x)              \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OUT(x, val)        \
	out_dword( HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASNOOP_BMSK        0x0f000000
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASNOOP_SHFT              0x18

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AMEMTYPE_BMSK      0x007f0000
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AMEMTYPE_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_APORTMREL_BMSK     0x00000800
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_APORTMREL_SHFT            0xb

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AUNIQUE_BMSK       0x00000400
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AUNIQUE_SHFT              0xa

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASHARED_BMSK       0x00000200
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASHARED_SHFT              0x9

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AINNERSHARED_BMSK  0x00000100
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AINNERSHARED_SHFT         0x8

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_BMSK 0x00000080
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_SHFT        0x7

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000040
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x6

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_APORTMREL_BMSK 0x00000008
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_APORTMREL_SHFT        0x3

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AUNIQUE_BMSK 0x00000004
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AUNIQUE_SHFT        0x2

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000002
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x1

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register STATUS_0A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x)                         (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_PHYS(x)                         (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_RMSK                            0x00ff00ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0A_WR_PENDING_PRE_BUF_BMSK         0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_WR_PENDING_PRE_BUF_SHFT               0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_0A_RD_PENDING_PRE_BUF_BMSK         0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_RD_PENDING_PRE_BUF_SHFT                0x0

//// Register STATUS_0B ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x)                         (x+0x00000404)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_PHYS(x)                         (x+0x00000404)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_RMSK                            0x00ff00ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0B_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0B_WR_PENDING_POST_BUF_BMSK        0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_WR_PENDING_POST_BUF_SHFT              0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_0B_RD_PENDING_POST_BUF_BMSK        0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_RD_PENDING_POST_BUF_SHFT               0x0

//// Register STATUS_0C ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x)                         (x+0x00000408)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_PHYS(x)                         (x+0x00000408)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_RMSK                            0x07f07f0f
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0C_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_RDQ_FULL_BMSK                   0x07f00000
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_RDQ_FULL_SHFT                         0x14

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_WRQ_FULL_BMSK                   0x00007f00
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_WRQ_FULL_SHFT                          0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_CMDQ_FULL_BMSK                  0x0000000f
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_CMDQ_FULL_SHFT                         0x0

//// Register STATUS_0D ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x)                         (x+0x0000040c)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_PHYS(x)                         (x+0x0000040c)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_RMSK                            0x07f07f0f
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0D_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_RDQ_ALMOST_FULL_BMSK            0x07f00000
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_RDQ_ALMOST_FULL_SHFT                  0x14

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_WRQ_ALMOST_FULL_BMSK            0x00007f00
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_WRQ_ALMOST_FULL_SHFT                   0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_CMDQ_ALMOST_FULL_BMSK           0x0000000f
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_CMDQ_ALMOST_FULL_SHFT                  0x0

//// Register STATUS_1A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x)                         (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_PHYS(x)                         (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RMSK                            0xff333333
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_1A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_1A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_FULL_BMSK          0x80000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_FULL_SHFT                0x1f

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_EMPTY_BMSK         0x40000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_EMPTY_SHFT               0x1e

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_FULL_BMSK          0x20000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_FULL_SHFT                0x1d

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_EMPTY_BMSK         0x10000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_EMPTY_SHFT               0x1c

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_FULL_BMSK          0x08000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_FULL_SHFT                0x1b

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_EMPTY_BMSK         0x04000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_EMPTY_SHFT               0x1a

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_FULL_BMSK          0x02000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_FULL_SHFT                0x19

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_EMPTY_BMSK         0x01000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_EMPTY_SHFT               0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_FULL_BMSK                0x00200000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_FULL_SHFT                      0x15

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_EMPTY_BMSK               0x00100000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_EMPTY_SHFT                     0x14

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_FULL_BMSK                0x00020000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_FULL_SHFT                      0x11

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_EMPTY_BMSK               0x00010000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_EMPTY_SHFT                     0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_FULL_BMSK                0x00002000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_FULL_SHFT                       0xd

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_EMPTY_BMSK               0x00001000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_EMPTY_SHFT                      0xc

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_FULL_BMSK                0x00000200
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_FULL_SHFT                       0x9

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_EMPTY_BMSK               0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_EMPTY_SHFT                      0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_FULL_BMSK                0x00000020
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_FULL_SHFT                       0x5

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_EMPTY_BMSK               0x00000010
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_EMPTY_SHFT                      0x4

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_FULL_BMSK                0x00000002
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_FULL_SHFT                       0x1

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_EMPTY_BMSK               0x00000001
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_EMPTY_SHFT                      0x0

//// Register STATUS_1B ////

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x)                         (x+0x00000414)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_PHYS(x)                         (x+0x00000414)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RMSK                            0x33333333
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_1B_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_1B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_FULL_BMSK                0x20000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_FULL_SHFT                      0x1d

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_EMPTY_BMSK               0x10000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_EMPTY_SHFT                     0x1c

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_FULL_BMSK                0x02000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_FULL_SHFT                      0x19

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_EMPTY_BMSK               0x01000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_EMPTY_SHFT                     0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_FULL_BMSK               0x00200000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_FULL_SHFT                     0x15

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_EMPTY_BMSK              0x00100000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_EMPTY_SHFT                    0x14

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_FULL_BMSK               0x00020000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_FULL_SHFT                     0x11

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_EMPTY_BMSK              0x00010000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_EMPTY_SHFT                    0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_FULL_BMSK               0x00002000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_FULL_SHFT                      0xd

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_EMPTY_BMSK              0x00001000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_EMPTY_SHFT                     0xc

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_FULL_BMSK               0x00000200
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_FULL_SHFT                      0x9

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_EMPTY_BMSK              0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_EMPTY_SHFT                     0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_FULL_BMSK               0x00000020
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_FULL_SHFT                      0x5

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_EMPTY_BMSK              0x00000010
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_EMPTY_SHFT                     0x4

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_FULL_BMSK               0x00000002
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_FULL_SHFT                      0x1

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_EMPTY_BMSK              0x00000001
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_EMPTY_SHFT                     0x0

//// Register STATUS_1C ////

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x)                         (x+0x00000418)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_PHYS(x)                         (x+0x00000418)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RMSK                            0x000033ff
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_1C_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_1C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_FULL_BMSK               0x00002000
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_FULL_SHFT                      0xd

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_EMPTY_BMSK              0x00001000
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_EMPTY_SHFT                     0xc

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_FULL_BMSK               0x00000200
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_FULL_SHFT                      0x9

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_EMPTY_BMSK              0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_EMPTY_SHFT                     0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_FULL_BMSK          0x00000080
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_FULL_SHFT                 0x7

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_EMPTY_BMSK         0x00000040
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_EMPTY_SHFT                0x6

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_FULL_BMSK          0x00000020
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_FULL_SHFT                 0x5

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_EMPTY_BMSK         0x00000010
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_EMPTY_SHFT                0x4

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_FULL_BMSK          0x00000008
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_FULL_SHFT                 0x3

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_EMPTY_BMSK         0x00000004
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_EMPTY_SHFT                0x2

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_FULL_BMSK          0x00000002
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_FULL_SHFT                 0x1

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_EMPTY_BMSK         0x00000001
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_EMPTY_SHFT                0x0

//// Register STATUS_2A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_2A_ADDR(x)                         (x+0x00000420)
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_PHYS(x)                         (x+0x00000420)
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_2A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_2A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_2A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_3_BMSK      0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_3_SHFT            0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_2_BMSK      0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_2_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_1_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_1_SHFT             0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_0_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_2A_RD_PENDING_PER_MSTR_0_SHFT             0x0

//// Register STATUS_2B ////

#define HWIO_BRIC_SLAVEWAY_STATUS_2B_ADDR(x)                         (x+0x00000424)
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_PHYS(x)                         (x+0x00000424)
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2B_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_2B_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_2B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_2B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_7_BMSK      0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_7_SHFT            0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_6_BMSK      0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_6_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_5_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_5_SHFT             0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_4_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_2B_RD_PENDING_PER_MSTR_4_SHFT             0x0

//// Register STATUS_2C ////

#define HWIO_BRIC_SLAVEWAY_STATUS_2C_ADDR(x)                         (x+0x00000428)
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_PHYS(x)                         (x+0x00000428)
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2C_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_2C_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_2C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_2C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_2C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_11_BMSK     0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_11_SHFT           0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_10_BMSK     0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_10_SHFT           0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_9_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_9_SHFT             0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_8_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_2C_RD_PENDING_PER_MSTR_8_SHFT             0x0

//// Register STATUS_2D ////

#define HWIO_BRIC_SLAVEWAY_STATUS_2D_ADDR(x)                         (x+0x0000042c)
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_PHYS(x)                         (x+0x0000042c)
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2D_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_2D_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_2D_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_2D_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_2D_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_2D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_15_BMSK     0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_15_SHFT           0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_14_BMSK     0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_14_SHFT           0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_13_BMSK     0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_13_SHFT            0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_12_BMSK     0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_2D_RD_PENDING_PER_MSTR_12_SHFT            0x0

//// Register STATUS_3A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_3A_ADDR(x)                         (x+0x00000430)
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_PHYS(x)                         (x+0x00000430)
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_3A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_3A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_3A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_3A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_3_BMSK      0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_3_SHFT            0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_2_BMSK      0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_2_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_1_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_1_SHFT             0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_0_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_3A_WR_PENDING_PER_MSTR_0_SHFT             0x0

//// Register STATUS_3B ////

#define HWIO_BRIC_SLAVEWAY_STATUS_3B_ADDR(x)                         (x+0x00000434)
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_PHYS(x)                         (x+0x00000434)
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3B_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_3B_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_3B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_3B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_3B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_7_BMSK      0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_7_SHFT            0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_6_BMSK      0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_6_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_5_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_5_SHFT             0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_4_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_3B_WR_PENDING_PER_MSTR_4_SHFT             0x0

//// Register STATUS_3C ////

#define HWIO_BRIC_SLAVEWAY_STATUS_3C_ADDR(x)                         (x+0x00000438)
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_PHYS(x)                         (x+0x00000438)
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3C_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_3C_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_3C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_3C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_3C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_11_BMSK     0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_11_SHFT           0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_10_BMSK     0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_10_SHFT           0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_9_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_9_SHFT             0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_8_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_3C_WR_PENDING_PER_MSTR_8_SHFT             0x0

//// Register STATUS_3D ////

#define HWIO_BRIC_SLAVEWAY_STATUS_3D_ADDR(x)                         (x+0x0000043c)
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_PHYS(x)                         (x+0x0000043c)
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_RMSK                            0xffffffff
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3D_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_3D_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_3D_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_3D_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_3D_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_3D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_15_BMSK     0xff000000
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_15_SHFT           0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_14_BMSK     0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_14_SHFT           0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_13_BMSK     0x0000ff00
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_13_SHFT            0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_12_BMSK     0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_3D_WR_PENDING_PER_MSTR_12_SHFT            0x0

//// Register STATUS_4A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_4A_ADDR(x)                         (x+0x00000440)
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_PHYS(x)                         (x+0x00000440)
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_RMSK                            0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_4A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_4A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_4A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_4A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_4A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_4A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_4A_SWAY_VALID_READY_BMSK           0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_4A_SWAY_VALID_READY_SHFT                  0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_SLAVEWAY_DEFAULT
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x)            (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_PHYS(x)            (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_RMSK               0x00ffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SHFT                        0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_IN(x)              \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_OUT(x, val)        \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_INSTANCE_BMSK      0x00ff0000
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_INSTANCE_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SUB_TYPE_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SUB_TYPE_SHFT             0x8
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SUB_TYPE_SLAVEWAY_FVAL       0x1u

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_TYPE_BMSK          0x000000ff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_TYPE_SHFT                 0x0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_TYPE_SLAVEWAY_FVAL       0x3u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x)      (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_PHYS(x)      (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_RMSK         0x000000ff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_SHFT                  0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_IN(x)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_OUT(x, val)  \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK 0x000000ff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT        0x0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_FUNCTIONALITY_DEFAULT_SLAVE_FVAL       0x2u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x)      (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_PHYS(x)      (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_RMSK         0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_SHFT                  0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_IN(x)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_OUT(x, val)  \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x)          (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_PHYS(x)          (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RMSK             0x00000003
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_SHFT                      0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_IN(x)            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_OUT(x, val)      \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RFU_BMSK         0x00000002
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RFU_SHFT                0x1

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_DECODE_ERROR_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_DECODE_ERROR_SHFT        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x)           (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_PHYS(x)           (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RMSK              0x00000003
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_SHFT                       0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_IN(x)             \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_OUT(x, val)       \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RFU_BMSK          0x00000002
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RFU_SHFT                 0x1

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_DECODE_ERROR_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_DECODE_ERROR_SHFT        0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x)          (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_PHYS(x)          (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RMSK             0x00000003
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_SHFT                      0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_IN(x)            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_OUT(x, val)      \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RFU_BMSK         0x00000002
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RFU_SHFT                0x1

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_DECODE_ERROR_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_DECODE_ERROR_SHFT        0x0

//// Register DEFAULT_SLAVE_STATUS_0 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x)    (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_PHYS(x)    (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_RMSK       0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_SHFT                0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_IN(x)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_OUT(x, val) \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR_LOWER_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR_LOWER_SHFT        0x0

//// Register DEFAULT_SLAVE_STATUS_1 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x)    (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_PHYS(x)    (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_RMSK       0x8000000f
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_SHFT                0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_IN(x)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_OUT(x, val) \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_WRITE_BMSK 0x80000000
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_WRITE_SHFT       0x1f

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR_UPPER_BMSK 0x0000000f
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR_UPPER_SHFT        0x0

//// Register DEFAULT_SLAVE_STATUS_2 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x)    (x+0x00000420)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_PHYS(x)    (x+0x00000420)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_RMSK       0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_SHFT                0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_IN(x)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_OUT(x, val) \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_TID_BMSK   0xffff0000
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_TID_SHFT         0x10

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_MID_BMSK   0x0000ffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_MID_SHFT          0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DPE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_DPE_HW_INFO_ADDR(x)                                     (x+0x00000000)
#define HWIO_DPE_HW_INFO_PHYS(x)                                     (x+0x00000000)
#define HWIO_DPE_HW_INFO_RMSK                                        0xffffffff
#define HWIO_DPE_HW_INFO_SHFT                                                 0
#define HWIO_DPE_HW_INFO_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_HW_INFO_ADDR(x), HWIO_DPE_HW_INFO_RMSK)
#define HWIO_DPE_HW_INFO_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_HW_INFO_ADDR(x), mask) 
#define HWIO_DPE_HW_INFO_OUT(x, val)                                 \
	out_dword( HWIO_DPE_HW_INFO_ADDR(x), val)
#define HWIO_DPE_HW_INFO_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_HW_INFO_ADDR(x), mask, val, HWIO_DPE_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_HW_INFO_MAJOR_REVISION_BMSK                         0xff000000
#define HWIO_DPE_HW_INFO_MAJOR_REVISION_SHFT                               0x18

#define HWIO_DPE_HW_INFO_BRANCH_REVISION_BMSK                        0x00ff0000
#define HWIO_DPE_HW_INFO_BRANCH_REVISION_SHFT                              0x10

#define HWIO_DPE_HW_INFO_MINOR_REVISION_BMSK                         0x0000ff00
#define HWIO_DPE_HW_INFO_MINOR_REVISION_SHFT                                0x8

#define HWIO_DPE_HW_INFO_ECO_REVISION_BMSK                           0x000000ff
#define HWIO_DPE_HW_INFO_ECO_REVISION_SHFT                                  0x0

//// Register CONFIG_0 ////

#define HWIO_DPE_CONFIG_0_ADDR(x)                                    (x+0x00000010)
#define HWIO_DPE_CONFIG_0_PHYS(x)                                    (x+0x00000010)
#define HWIO_DPE_CONFIG_0_RMSK                                       0x33170f11
#define HWIO_DPE_CONFIG_0_SHFT                                                0
#define HWIO_DPE_CONFIG_0_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_0_ADDR(x), HWIO_DPE_CONFIG_0_RMSK)
#define HWIO_DPE_CONFIG_0_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_0_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_0_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_0_ADDR(x), val)
#define HWIO_DPE_CONFIG_0_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_0_ADDR(x), mask, val, HWIO_DPE_CONFIG_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_0_CA_BUS_OE_CTRL_BMSK                        0x30000000
#define HWIO_DPE_CONFIG_0_CA_BUS_OE_CTRL_SHFT                              0x1c
#define HWIO_DPE_CONFIG_0_CA_BUS_OE_CTRL_DISABLED_FVAL                     0x0u
#define HWIO_DPE_CONFIG_0_CA_BUS_OE_CTRL_SR_ONLY_FVAL                      0x1u
#define HWIO_DPE_CONFIG_0_CA_BUS_OE_CTRL_SR_OR_PWR_DN_FVAL                 0x2u
#define HWIO_DPE_CONFIG_0_CA_BUS_OE_CTRL_RESERVED_FVAL                     0x3u

#define HWIO_DPE_CONFIG_0_TIE_OFF_RESEQ_BMSK                         0x02000000
#define HWIO_DPE_CONFIG_0_TIE_OFF_RESEQ_SHFT                               0x19
#define HWIO_DPE_CONFIG_0_TIE_OFF_RESEQ_DISABLED_FVAL                      0x0u
#define HWIO_DPE_CONFIG_0_TIE_OFF_RESEQ_ENABLED_FVAL                       0x1u

#define HWIO_DPE_CONFIG_0_RD_BEAT_NDX_OOO_BMSK                       0x01000000
#define HWIO_DPE_CONFIG_0_RD_BEAT_NDX_OOO_SHFT                             0x18
#define HWIO_DPE_CONFIG_0_RD_BEAT_NDX_OOO_IN_ORDER_FVAL                    0x0u
#define HWIO_DPE_CONFIG_0_RD_BEAT_NDX_OOO_OOO_FVAL                         0x1u

#define HWIO_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_BMSK                  0x00100000
#define HWIO_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_SHFT                        0x14
#define HWIO_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_ACTIVE_HIGH_FVAL            0x0u
#define HWIO_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_ACTIVE_LOW_FVAL             0x1u

#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_BMSK                           0x00070000
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_SHFT                                 0x10
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_LPDDR2_FVAL                          0x0u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_PCDDR3_FVAL                          0x1u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_LPDDR3_FVAL                          0x2u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_PCDDR4_FVAL                          0x3u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_LPDDR4_FVAL                          0x4u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_RESERVED_5_FVAL                      0x5u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_RESERVED_6_FVAL                      0x6u
#define HWIO_DPE_CONFIG_0_DEVICE_TYPE_RESERVED_7_FVAL                      0x7u

#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK1_BMSK                      0x00000c00
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK1_SHFT                             0xa
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK1_X8_X8_X8_X8_FVAL                0x0u
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK1_X16_X16_FVAL                    0x1u
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK1_X32_FVAL                        0x2u
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK1_X64_FVAL                        0x3u

#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK0_BMSK                      0x00000300
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK0_SHFT                             0x8
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK0_X8_X8_X8_X8_FVAL                0x0u
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK0_X16_X16_FVAL                    0x1u
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK0_X32_FVAL                        0x2u
#define HWIO_DPE_CONFIG_0_DEVICE_CFG_RANK0_X64_FVAL                        0x3u

#define HWIO_DPE_CONFIG_0_SHARED_CLK_BMSK                            0x00000010
#define HWIO_DPE_CONFIG_0_SHARED_CLK_SHFT                                   0x4
#define HWIO_DPE_CONFIG_0_SHARED_CLK_UNSHARED_CLK_FVAL                     0x0u
#define HWIO_DPE_CONFIG_0_SHARED_CLK_SHARED_CLK_FVAL                       0x1u

#define HWIO_DPE_CONFIG_0_DDR_CMD_BMSK                               0x00000001
#define HWIO_DPE_CONFIG_0_DDR_CMD_SHFT                                      0x0
#define HWIO_DPE_CONFIG_0_DDR_CMD_SDR_ON_CMD_FVAL                          0x0u
#define HWIO_DPE_CONFIG_0_DDR_CMD_DDR_ON_CMD_FVAL                          0x1u

//// Register CONFIG_1 ////

#define HWIO_DPE_CONFIG_1_ADDR(x)                                    (x+0x00000014)
#define HWIO_DPE_CONFIG_1_PHYS(x)                                    (x+0x00000014)
#define HWIO_DPE_CONFIG_1_RMSK                                       0xff111f1f
#define HWIO_DPE_CONFIG_1_SHFT                                                0
#define HWIO_DPE_CONFIG_1_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_1_ADDR(x), HWIO_DPE_CONFIG_1_RMSK)
#define HWIO_DPE_CONFIG_1_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_1_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_1_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_1_ADDR(x), val)
#define HWIO_DPE_CONFIG_1_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_1_ADDR(x), mask, val, HWIO_DPE_CONFIG_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_BMSK       0xff000000
#define HWIO_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_SHFT             0x18

#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_BMSK                   0x00100000
#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_SHFT                         0x14
#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_HW_CTRL_FVAL                 0x0u
#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_SW_CTRL_FVAL                 0x1u

#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_BMSK                        0x00010000
#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_SHFT                              0x10
#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_DISABLED_FVAL                     0x0u
#define HWIO_DPE_CONFIG_1_PAD_POWER_MODE_ENABLED_FVAL                      0x1u

#define HWIO_DPE_CONFIG_1_NUM_BANKS_RANK1_BMSK                       0x00001f00
#define HWIO_DPE_CONFIG_1_NUM_BANKS_RANK1_SHFT                              0x8

#define HWIO_DPE_CONFIG_1_NUM_BANKS_RANK0_BMSK                       0x0000001f
#define HWIO_DPE_CONFIG_1_NUM_BANKS_RANK0_SHFT                              0x0

//// Register CONFIG_2 ////

#define HWIO_DPE_CONFIG_2_ADDR(x)                                    (x+0x00000018)
#define HWIO_DPE_CONFIG_2_PHYS(x)                                    (x+0x00000018)
#define HWIO_DPE_CONFIG_2_RMSK                                       0xb3f37f33
#define HWIO_DPE_CONFIG_2_SHFT                                                0
#define HWIO_DPE_CONFIG_2_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_2_ADDR(x), HWIO_DPE_CONFIG_2_RMSK)
#define HWIO_DPE_CONFIG_2_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_2_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_2_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_2_ADDR(x), val)
#define HWIO_DPE_CONFIG_2_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_2_ADDR(x), mask, val, HWIO_DPE_CONFIG_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_MSB_BMSK                     0x80000000
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_MSB_SHFT                           0x1f
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_MSB_BL4_8_MSB_FVAL                 0x0u
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_MSB_BL16_MSB_FVAL                  0x1u

#define HWIO_DPE_CONFIG_2_TIMING_MODE_BMSK                           0x30000000
#define HWIO_DPE_CONFIG_2_TIMING_MODE_SHFT                                 0x1c
#define HWIO_DPE_CONFIG_2_TIMING_MODE_TM_1T_FVAL                           0x0u
#define HWIO_DPE_CONFIG_2_TIMING_MODE_TM_2T_FVAL                           0x1u
#define HWIO_DPE_CONFIG_2_TIMING_MODE_TM_3T_FVAL                           0x2u
#define HWIO_DPE_CONFIG_2_TIMING_MODE_RESERVED_FVAL                        0x3u

#define HWIO_DPE_CONFIG_2_DDR_BURST_LEN_BMSK                         0x03f00000
#define HWIO_DPE_CONFIG_2_DDR_BURST_LEN_SHFT                               0x14
#define HWIO_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_4_FVAL                       0x4u
#define HWIO_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_8_FVAL                       0x8u
#define HWIO_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_16_FVAL                     0x10u
#define HWIO_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_32_FVAL                     0x20u

#define HWIO_DPE_CONFIG_2_WR_DQS_EARLY_BMSK                          0x00030000
#define HWIO_DPE_CONFIG_2_WR_DQS_EARLY_SHFT                                0x10
#define HWIO_DPE_CONFIG_2_WR_DQS_EARLY_DISABLE_FVAL                        0x0u
#define HWIO_DPE_CONFIG_2_WR_DQS_EARLY_WR_1_PREAMBLE_EN_FVAL               0x1u
#define HWIO_DPE_CONFIG_2_WR_DQS_EARLY_WR_2_PREAMBLE_EN_FVAL               0x2u

#define HWIO_DPE_CONFIG_2_MRR_SAMPLE_IDX_BMSK                        0x00006000
#define HWIO_DPE_CONFIG_2_MRR_SAMPLE_IDX_SHFT                               0xd
#define HWIO_DPE_CONFIG_2_MRR_SAMPLE_IDX_IDX_0_FVAL                        0x0u
#define HWIO_DPE_CONFIG_2_MRR_SAMPLE_IDX_IDX_1_FVAL                        0x1u
#define HWIO_DPE_CONFIG_2_MRR_SAMPLE_IDX_IDX_2_FVAL                        0x2u
#define HWIO_DPE_CONFIG_2_MRR_SAMPLE_IDX_IDX_3_FVAL                        0x3u

#define HWIO_DPE_CONFIG_2_DDR_CK_ON_DBG_BMSK                         0x00001000
#define HWIO_DPE_CONFIG_2_DDR_CK_ON_DBG_SHFT                                0xc
#define HWIO_DPE_CONFIG_2_DDR_CK_ON_DBG_DISABLED_FVAL                      0x0u
#define HWIO_DPE_CONFIG_2_DDR_CK_ON_DBG_ENALBLED_FVAL                      0x1u

#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_BMSK                         0x00000f00
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_SHFT                                0x8
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_BL16_FVAL                          0x0u
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_BL4_FVAL                           0x4u
#define HWIO_DPE_CONFIG_2_MRR_BURST_LEN_BL8_FVAL                           0x8u

#define HWIO_DPE_CONFIG_2_BURST_RD_START_BMSK                        0x00000030
#define HWIO_DPE_CONFIG_2_BURST_RD_START_SHFT                               0x4
#define HWIO_DPE_CONFIG_2_BURST_RD_START_ADDRS_0_2_4_FVAL                  0x0u
#define HWIO_DPE_CONFIG_2_BURST_RD_START_ADDRS_0_4_8_FVAL                  0x1u
#define HWIO_DPE_CONFIG_2_BURST_RD_START_ADDRS_0_ONLY_FVAL                 0x2u

#define HWIO_DPE_CONFIG_2_BURST_WR_START_BMSK                        0x00000003
#define HWIO_DPE_CONFIG_2_BURST_WR_START_SHFT                               0x0
#define HWIO_DPE_CONFIG_2_BURST_WR_START_ADDRS_0_2_4_FVAL                  0x0u
#define HWIO_DPE_CONFIG_2_BURST_WR_START_ADDRS_0_4_8_FVAL                  0x1u
#define HWIO_DPE_CONFIG_2_BURST_WR_START_ADDRS_0_ONLY_FVAL                 0x2u

//// Register CONFIG_3 ////

#define HWIO_DPE_CONFIG_3_ADDR(x)                                    (x+0x0000001c)
#define HWIO_DPE_CONFIG_3_PHYS(x)                                    (x+0x0000001c)
#define HWIO_DPE_CONFIG_3_RMSK                                       0xf71f7117
#define HWIO_DPE_CONFIG_3_SHFT                                                0
#define HWIO_DPE_CONFIG_3_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_3_ADDR(x), HWIO_DPE_CONFIG_3_RMSK)
#define HWIO_DPE_CONFIG_3_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_3_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_3_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_3_ADDR(x), val)
#define HWIO_DPE_CONFIG_3_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_3_ADDR(x), mask, val, HWIO_DPE_CONFIG_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_3_PT_REF_DEFICIT_WTRMRK_BMSK                 0xe0000000
#define HWIO_DPE_CONFIG_3_PT_REF_DEFICIT_WTRMRK_SHFT                       0x1d

#define HWIO_DPE_CONFIG_3_DIST_LOAD_CTRL_BMSK                        0x10000000
#define HWIO_DPE_CONFIG_3_DIST_LOAD_CTRL_SHFT                              0x1c
#define HWIO_DPE_CONFIG_3_DIST_LOAD_CTRL_DISABLED_FVAL                     0x0u
#define HWIO_DPE_CONFIG_3_DIST_LOAD_CTRL_ENABLED_FVAL                      0x1u

#define HWIO_DPE_CONFIG_3_REF_DEFICIT_WTRMRK_BMSK                    0x07000000
#define HWIO_DPE_CONFIG_3_REF_DEFICIT_WTRMRK_SHFT                          0x18

#define HWIO_DPE_CONFIG_3_TREFBW_XO_DIV_6_CYCLES_BMSK                0x001f0000
#define HWIO_DPE_CONFIG_3_TREFBW_XO_DIV_6_CYCLES_SHFT                      0x10

#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_BMSK                  0x00007000
#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_SHFT                         0xc
#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_DISABLED_FVAL               0x0u
#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_EIGHT_FVAL                  0x1u
#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_SEVEN_FVAL                  0x2u
#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_SIX_FVAL                    0x3u
#define HWIO_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_FIVE_FVAL                   0x4u

#define HWIO_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_BMSK                  0x00000100
#define HWIO_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_SHFT                         0x8
#define HWIO_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_DISABLE_FVAL                0x0u
#define HWIO_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_ENABLE_FVAL                 0x1u

#define HWIO_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_BMSK              0x00000010
#define HWIO_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_SHFT                     0x4
#define HWIO_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_DISABLE_FVAL            0x0u
#define HWIO_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_ENABLE_FVAL             0x1u

#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_WITH_ZQCAL_BMSK                 0x00000004
#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_WITH_ZQCAL_SHFT                        0x2
#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_WITH_ZQCAL_DISABLE_FVAL               0x0u
#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_WITH_ZQCAL_ENABLE_FVAL                0x1u

#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_BMSK                    0x00000002
#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_SHFT                           0x1
#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_DISABLE_FVAL                  0x0u
#define HWIO_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_ENABLE_FVAL                   0x1u

#define HWIO_DPE_CONFIG_3_HW_FREQ_SWITCH_BMSK                        0x00000001
#define HWIO_DPE_CONFIG_3_HW_FREQ_SWITCH_SHFT                               0x0
#define HWIO_DPE_CONFIG_3_HW_FREQ_SWITCH_SELF_REFRESH_FVAL                 0x0u
#define HWIO_DPE_CONFIG_3_HW_FREQ_SWITCH_CSPD_FVAL                         0x1u

//// Register CONFIG_4 ////

#define HWIO_DPE_CONFIG_4_ADDR(x)                                    (x+0x00000020)
#define HWIO_DPE_CONFIG_4_PHYS(x)                                    (x+0x00000020)
#define HWIO_DPE_CONFIG_4_RMSK                                       0x00000011
#define HWIO_DPE_CONFIG_4_SHFT                                                0
#define HWIO_DPE_CONFIG_4_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_4_ADDR(x), HWIO_DPE_CONFIG_4_RMSK)
#define HWIO_DPE_CONFIG_4_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_4_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_4_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_4_ADDR(x), val)
#define HWIO_DPE_CONFIG_4_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_4_ADDR(x), mask, val, HWIO_DPE_CONFIG_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_4_RECALC_PS_PARAMS_BMSK                      0x00000010
#define HWIO_DPE_CONFIG_4_RECALC_PS_PARAMS_SHFT                             0x4
#define HWIO_DPE_CONFIG_4_RECALC_PS_PARAMS_NOP_FVAL                        0x0u
#define HWIO_DPE_CONFIG_4_RECALC_PS_PARAMS_RECALC_FVAL                     0x1u

#define HWIO_DPE_CONFIG_4_LOAD_ALL_CONFIG_BMSK                       0x00000001
#define HWIO_DPE_CONFIG_4_LOAD_ALL_CONFIG_SHFT                              0x0
#define HWIO_DPE_CONFIG_4_LOAD_ALL_CONFIG_NOP_FVAL                         0x0u
#define HWIO_DPE_CONFIG_4_LOAD_ALL_CONFIG_LOAD_FVAL                        0x1u

//// Register CONFIG_5 ////

#define HWIO_DPE_CONFIG_5_ADDR(x)                                    (x+0x00000024)
#define HWIO_DPE_CONFIG_5_PHYS(x)                                    (x+0x00000024)
#define HWIO_DPE_CONFIG_5_RMSK                                       0xffffffff
#define HWIO_DPE_CONFIG_5_SHFT                                                0
#define HWIO_DPE_CONFIG_5_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_5_ADDR(x), HWIO_DPE_CONFIG_5_RMSK)
#define HWIO_DPE_CONFIG_5_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_5_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_5_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_5_ADDR(x), val)
#define HWIO_DPE_CONFIG_5_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_5_ADDR(x), mask, val, HWIO_DPE_CONFIG_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_BMSK                      0x80000000
#define HWIO_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_SHFT                            0x1f
#define HWIO_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_PS_FVAL                         0x1u

#define HWIO_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_BMSK                      0x40000000
#define HWIO_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_SHFT                            0x1e
#define HWIO_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_PS_FVAL                         0x1u

#define HWIO_DPE_CONFIG_5_ODTON_MIN_IN_PS_BMSK                       0x20000000
#define HWIO_DPE_CONFIG_5_ODTON_MIN_IN_PS_SHFT                             0x1d
#define HWIO_DPE_CONFIG_5_ODTON_MIN_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_DPE_CONFIG_5_ODTON_MIN_IN_PS_PS_FVAL                          0x1u

#define HWIO_DPE_CONFIG_5_ODTON_MAX_IN_PS_BMSK                       0x10000000
#define HWIO_DPE_CONFIG_5_ODTON_MAX_IN_PS_SHFT                             0x1c
#define HWIO_DPE_CONFIG_5_ODTON_MAX_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_DPE_CONFIG_5_ODTON_MAX_IN_PS_PS_FVAL                          0x1u

#define HWIO_DPE_CONFIG_5_TRASMIN_IN_PS_BMSK                         0x08000000
#define HWIO_DPE_CONFIG_5_TRASMIN_IN_PS_SHFT                               0x1b
#define HWIO_DPE_CONFIG_5_TRASMIN_IN_PS_CLK_CYC_FVAL                       0x0u
#define HWIO_DPE_CONFIG_5_TRASMIN_IN_PS_PS_FVAL                            0x1u

#define HWIO_DPE_CONFIG_5_TWR_IN_PS_BMSK                             0x04000000
#define HWIO_DPE_CONFIG_5_TWR_IN_PS_SHFT                                   0x1a
#define HWIO_DPE_CONFIG_5_TWR_IN_PS_CLK_CYC_FVAL                           0x0u
#define HWIO_DPE_CONFIG_5_TWR_IN_PS_PS_FVAL                                0x1u

#define HWIO_DPE_CONFIG_5_TRCD_IN_PS_BMSK                            0x02000000
#define HWIO_DPE_CONFIG_5_TRCD_IN_PS_SHFT                                  0x19
#define HWIO_DPE_CONFIG_5_TRCD_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TRCD_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_TWTR_IN_PS_BMSK                            0x01000000
#define HWIO_DPE_CONFIG_5_TWTR_IN_PS_SHFT                                  0x18
#define HWIO_DPE_CONFIG_5_TWTR_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TWTR_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_TRRD_IN_PS_BMSK                            0x00800000
#define HWIO_DPE_CONFIG_5_TRRD_IN_PS_SHFT                                  0x17
#define HWIO_DPE_CONFIG_5_TRRD_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TRRD_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_TRFCAB_IN_PS_BMSK                          0x00400000
#define HWIO_DPE_CONFIG_5_TRFCAB_IN_PS_SHFT                                0x16
#define HWIO_DPE_CONFIG_5_TRFCAB_IN_PS_CLK_CYC_FVAL                        0x0u
#define HWIO_DPE_CONFIG_5_TRFCAB_IN_PS_PS_FVAL                             0x1u

#define HWIO_DPE_CONFIG_5_TRFCPB_IN_PS_BMSK                          0x00200000
#define HWIO_DPE_CONFIG_5_TRFCPB_IN_PS_SHFT                                0x15
#define HWIO_DPE_CONFIG_5_TRFCPB_IN_PS_CLK_CYC_FVAL                        0x0u
#define HWIO_DPE_CONFIG_5_TRFCPB_IN_PS_PS_FVAL                             0x1u

#define HWIO_DPE_CONFIG_5_TRTP_IN_PS_BMSK                            0x00100000
#define HWIO_DPE_CONFIG_5_TRTP_IN_PS_SHFT                                  0x14
#define HWIO_DPE_CONFIG_5_TRTP_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TRTP_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_TRPAB_IN_PS_BMSK                           0x00080000
#define HWIO_DPE_CONFIG_5_TRPAB_IN_PS_SHFT                                 0x13
#define HWIO_DPE_CONFIG_5_TRPAB_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_5_TRPAB_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_5_TRPPB_IN_PS_BMSK                           0x00040000
#define HWIO_DPE_CONFIG_5_TRPPB_IN_PS_SHFT                                 0x12
#define HWIO_DPE_CONFIG_5_TRPPB_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_5_TRPPB_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_5_TFAW_IN_PS_BMSK                            0x00020000
#define HWIO_DPE_CONFIG_5_TFAW_IN_PS_SHFT                                  0x11
#define HWIO_DPE_CONFIG_5_TFAW_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TFAW_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_TCKE_IN_PS_BMSK                            0x00010000
#define HWIO_DPE_CONFIG_5_TCKE_IN_PS_SHFT                                  0x10
#define HWIO_DPE_CONFIG_5_TCKE_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TCKE_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_TZQCS_IN_PS_BMSK                           0x00008000
#define HWIO_DPE_CONFIG_5_TZQCS_IN_PS_SHFT                                  0xf
#define HWIO_DPE_CONFIG_5_TZQCS_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_5_TZQCS_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_5_TZQCL_IN_PS_BMSK                           0x00004000
#define HWIO_DPE_CONFIG_5_TZQCL_IN_PS_SHFT                                  0xe
#define HWIO_DPE_CONFIG_5_TZQCL_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_5_TZQCL_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_5_TMOD_IN_PS_BMSK                            0x00002000
#define HWIO_DPE_CONFIG_5_TMOD_IN_PS_SHFT                                   0xd
#define HWIO_DPE_CONFIG_5_TMOD_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_5_TMOD_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_BMSK                 0x00001000
#define HWIO_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_SHFT                        0xc
#define HWIO_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_CLK_CYC_FVAL               0x0u
#define HWIO_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_PS_FVAL                    0x1u

#define HWIO_DPE_CONFIG_5_TXSRD_IN_PS_BMSK                           0x00000800
#define HWIO_DPE_CONFIG_5_TXSRD_IN_PS_SHFT                                  0xb
#define HWIO_DPE_CONFIG_5_TXSRD_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_5_TXSRD_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_5_TXSNR_IN_PS_BMSK                           0x00000400
#define HWIO_DPE_CONFIG_5_TXSNR_IN_PS_SHFT                                  0xa
#define HWIO_DPE_CONFIG_5_TXSNR_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_5_TXSNR_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_BMSK                0x00000200
#define HWIO_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_SHFT                       0x9
#define HWIO_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_CLK_CYC_FVAL              0x0u
#define HWIO_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_PS_FVAL                   0x1u

#define HWIO_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_BMSK                 0x00000100
#define HWIO_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_SHFT                        0x8
#define HWIO_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_CLK_CYC_FVAL               0x0u
#define HWIO_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_PS_FVAL                    0x1u

#define HWIO_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_BMSK               0x00000080
#define HWIO_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_SHFT                      0x7
#define HWIO_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_CLK_CYC_FVAL             0x0u
#define HWIO_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_PS_FVAL                  0x1u

#define HWIO_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_BMSK                0x00000040
#define HWIO_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_SHFT                       0x6
#define HWIO_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_CLK_CYC_FVAL              0x0u
#define HWIO_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_PS_FVAL                   0x1u

#define HWIO_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_BMSK              0x00000020
#define HWIO_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_SHFT                     0x5
#define HWIO_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_CLK_CYC_FVAL            0x0u
#define HWIO_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_PS_FVAL                 0x1u

#define HWIO_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_BMSK              0x00000010
#define HWIO_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_SHFT                     0x4
#define HWIO_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_CLK_CYC_FVAL            0x0u
#define HWIO_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_PS_FVAL                 0x1u

#define HWIO_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_BMSK                 0x00000008
#define HWIO_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_SHFT                        0x3
#define HWIO_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_CLK_CYC_FVAL               0x0u
#define HWIO_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_PS_FVAL                    0x1u

#define HWIO_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_BMSK                   0x00000004
#define HWIO_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_SHFT                          0x2
#define HWIO_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_CLK_CYC_FVAL                 0x0u
#define HWIO_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_PS_FVAL                      0x1u

#define HWIO_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_BMSK                0x00000002
#define HWIO_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_SHFT                       0x1
#define HWIO_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_CLK_CYC_FVAL              0x0u
#define HWIO_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_PS_FVAL                   0x1u

#define HWIO_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_BMSK                  0x00000001
#define HWIO_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_SHFT                         0x0
#define HWIO_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_CLK_CYC_FVAL                0x0u
#define HWIO_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_PS_FVAL                     0x1u

//// Register CONFIG_6 ////

#define HWIO_DPE_CONFIG_6_ADDR(x)                                    (x+0x00000028)
#define HWIO_DPE_CONFIG_6_PHYS(x)                                    (x+0x00000028)
#define HWIO_DPE_CONFIG_6_RMSK                                       0x1f1f13f7
#define HWIO_DPE_CONFIG_6_SHFT                                                0
#define HWIO_DPE_CONFIG_6_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_6_ADDR(x), HWIO_DPE_CONFIG_6_RMSK)
#define HWIO_DPE_CONFIG_6_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_6_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_6_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_6_ADDR(x), val)
#define HWIO_DPE_CONFIG_6_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_6_ADDR(x), mask, val, HWIO_DPE_CONFIG_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_6_DBG_BEFORE_WR_CLKEN_EXTEND_BMSK            0x1f000000
#define HWIO_DPE_CONFIG_6_DBG_BEFORE_WR_CLKEN_EXTEND_SHFT                  0x18

#define HWIO_DPE_CONFIG_6_DBG_BEFORE_RD_CLKEN_EXTEND_BMSK            0x001f0000
#define HWIO_DPE_CONFIG_6_DBG_BEFORE_RD_CLKEN_EXTEND_SHFT                  0x10

#define HWIO_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_BMSK                   0x00001000
#define HWIO_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_SHFT                          0xc
#define HWIO_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_INCR_ORDER_FVAL              0x0u
#define HWIO_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_DECR_ORDER_FVAL              0x1u

#define HWIO_DPE_CONFIG_6_RANK1_BLK_ACT_BMSK                         0x00000200
#define HWIO_DPE_CONFIG_6_RANK1_BLK_ACT_SHFT                                0x9
#define HWIO_DPE_CONFIG_6_RANK1_BLK_ACT_NOP_FVAL                           0x0u
#define HWIO_DPE_CONFIG_6_RANK1_BLK_ACT_BLOCK_FVAL                         0x1u

#define HWIO_DPE_CONFIG_6_RANK0_BLK_ACT_BMSK                         0x00000100
#define HWIO_DPE_CONFIG_6_RANK0_BLK_ACT_SHFT                                0x8
#define HWIO_DPE_CONFIG_6_RANK0_BLK_ACT_NOP_FVAL                           0x0u
#define HWIO_DPE_CONFIG_6_RANK0_BLK_ACT_BLOCK_FVAL                         0x1u

#define HWIO_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_BMSK                0x00000080
#define HWIO_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_SHFT                       0x7
#define HWIO_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_DISABLED_FVAL             0x0u
#define HWIO_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_ENABLED_FVAL              0x1u

#define HWIO_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_BMSK                 0x00000040
#define HWIO_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_SHFT                        0x6
#define HWIO_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_DISABLED_FVAL              0x0u
#define HWIO_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_ENABLED_FVAL               0x1u

#define HWIO_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_BMSK                 0x00000020
#define HWIO_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_SHFT                        0x5
#define HWIO_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_DISABLED_FVAL              0x0u
#define HWIO_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_ENABLED_FVAL               0x1u

#define HWIO_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_BMSK                 0x00000010
#define HWIO_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_SHFT                        0x4
#define HWIO_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_DISABLED_FVAL              0x0u
#define HWIO_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_ENABLED_FVAL               0x1u

#define HWIO_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_BMSK                     0x00000004
#define HWIO_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_SHFT                            0x2
#define HWIO_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_DISABLED_FVAL                  0x0u
#define HWIO_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_ENABLED_FVAL                   0x1u

#define HWIO_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_BMSK                     0x00000002
#define HWIO_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_SHFT                            0x1
#define HWIO_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_DISABLED_FVAL                  0x0u
#define HWIO_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_ENABLED_FVAL                   0x1u

#define HWIO_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_BMSK                     0x00000001
#define HWIO_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_SHFT                            0x0
#define HWIO_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_DISABLED_FVAL                  0x0u
#define HWIO_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_ENABLED_FVAL                   0x1u

//// Register CONFIG_7 ////

#define HWIO_DPE_CONFIG_7_ADDR(x)                                    (x+0x0000002c)
#define HWIO_DPE_CONFIG_7_PHYS(x)                                    (x+0x0000002c)
#define HWIO_DPE_CONFIG_7_RMSK                                       0x000000ff
#define HWIO_DPE_CONFIG_7_SHFT                                                0
#define HWIO_DPE_CONFIG_7_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_7_ADDR(x), HWIO_DPE_CONFIG_7_RMSK)
#define HWIO_DPE_CONFIG_7_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_7_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_7_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_7_ADDR(x), val)
#define HWIO_DPE_CONFIG_7_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_7_ADDR(x), mask, val, HWIO_DPE_CONFIG_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BMSK                     0x000000c0
#define HWIO_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_SHFT                            0x6
#define HWIO_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_0_DQ3_FVAL                0x0u
#define HWIO_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_1_DQ3_FVAL                0x1u
#define HWIO_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_2_DQ3_FVAL                0x2u
#define HWIO_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_3_DQ3_FVAL                0x3u

#define HWIO_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BMSK                     0x00000030
#define HWIO_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_SHFT                            0x4
#define HWIO_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_0_DQ2_FVAL                0x0u
#define HWIO_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_1_DQ2_FVAL                0x1u
#define HWIO_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_2_DQ2_FVAL                0x2u
#define HWIO_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_3_DQ2_FVAL                0x3u

#define HWIO_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BMSK                     0x0000000c
#define HWIO_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_SHFT                            0x2
#define HWIO_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_0_DQ1_FVAL                0x0u
#define HWIO_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_1_DQ1_FVAL                0x1u
#define HWIO_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_2_DQ1_FVAL                0x2u
#define HWIO_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_3_DQ1_FVAL                0x3u

#define HWIO_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BMSK                     0x00000003
#define HWIO_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_SHFT                            0x0
#define HWIO_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_0_DQ0_FVAL                0x0u
#define HWIO_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_1_DQ0_FVAL                0x1u
#define HWIO_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_2_DQ0_FVAL                0x2u
#define HWIO_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_3_DQ0_FVAL                0x3u

//// Register CONFIG_8 ////

#define HWIO_DPE_CONFIG_8_ADDR(x)                                    (x+0x00000030)
#define HWIO_DPE_CONFIG_8_PHYS(x)                                    (x+0x00000030)
#define HWIO_DPE_CONFIG_8_RMSK                                       0x0f0f0f0f
#define HWIO_DPE_CONFIG_8_SHFT                                                0
#define HWIO_DPE_CONFIG_8_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_8_ADDR(x), HWIO_DPE_CONFIG_8_RMSK)
#define HWIO_DPE_CONFIG_8_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_8_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_8_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_8_ADDR(x), val)
#define HWIO_DPE_CONFIG_8_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_8_ADDR(x), mask, val, HWIO_DPE_CONFIG_8_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_8_CLKEN_WR_EXTEND_BMSK                       0x0f000000
#define HWIO_DPE_CONFIG_8_CLKEN_WR_EXTEND_SHFT                             0x18

#define HWIO_DPE_CONFIG_8_CLKEN_RD_EXTEND_BMSK                       0x000f0000
#define HWIO_DPE_CONFIG_8_CLKEN_RD_EXTEND_SHFT                             0x10

#define HWIO_DPE_CONFIG_8_TRAFFIC_WR_EXTEND_BMSK                     0x00000f00
#define HWIO_DPE_CONFIG_8_TRAFFIC_WR_EXTEND_SHFT                            0x8

#define HWIO_DPE_CONFIG_8_TRAFFIC_RD_EXTEND_BMSK                     0x0000000f
#define HWIO_DPE_CONFIG_8_TRAFFIC_RD_EXTEND_SHFT                            0x0

//// Register CONFIG_9 ////

#define HWIO_DPE_CONFIG_9_ADDR(x)                                    (x+0x00000034)
#define HWIO_DPE_CONFIG_9_PHYS(x)                                    (x+0x00000034)
#define HWIO_DPE_CONFIG_9_RMSK                                       0x91157115
#define HWIO_DPE_CONFIG_9_SHFT                                                0
#define HWIO_DPE_CONFIG_9_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CONFIG_9_ADDR(x), HWIO_DPE_CONFIG_9_RMSK)
#define HWIO_DPE_CONFIG_9_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CONFIG_9_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_9_OUT(x, val)                                \
	out_dword( HWIO_DPE_CONFIG_9_ADDR(x), val)
#define HWIO_DPE_CONFIG_9_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_9_ADDR(x), mask, val, HWIO_DPE_CONFIG_9_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_9_ZQLATCH_TRISTATE_EN_BMSK                   0x80000000
#define HWIO_DPE_CONFIG_9_ZQLATCH_TRISTATE_EN_SHFT                         0x1f
#define HWIO_DPE_CONFIG_9_ZQLATCH_TRISTATE_EN_DISABLED_FVAL                0x0u
#define HWIO_DPE_CONFIG_9_ZQLATCH_TRISTATE_EN_ENABLED_FVAL                 0x1u

#define HWIO_DPE_CONFIG_9_IE_WINDOW_PRECISE_ENABLE_BMSK              0x10000000
#define HWIO_DPE_CONFIG_9_IE_WINDOW_PRECISE_ENABLE_SHFT                    0x1c
#define HWIO_DPE_CONFIG_9_IE_WINDOW_PRECISE_ENABLE_DISABLED_FVAL           0x0u
#define HWIO_DPE_CONFIG_9_IE_WINDOW_PRECISE_ENABLE_ENABLED_FVAL            0x1u

#define HWIO_DPE_CONFIG_9_TCCD_DISPATCH_DISABLE_BMSK                 0x01000000
#define HWIO_DPE_CONFIG_9_TCCD_DISPATCH_DISABLE_SHFT                       0x18
#define HWIO_DPE_CONFIG_9_TCCD_DISPATCH_DISABLE_ENABLED_FVAL               0x0u
#define HWIO_DPE_CONFIG_9_TCCD_DISPATCH_DISABLE_DISABLED_FVAL              0x1u

#define HWIO_DPE_CONFIG_9_ARBITER_OPTIMIZER_BMSK                     0x00100000
#define HWIO_DPE_CONFIG_9_ARBITER_OPTIMIZER_SHFT                           0x14
#define HWIO_DPE_CONFIG_9_ARBITER_OPTIMIZER_DISABLED_FVAL                  0x0u
#define HWIO_DPE_CONFIG_9_ARBITER_OPTIMIZER_ENABLED_FVAL                   0x1u

#define HWIO_DPE_CONFIG_9_MRR_RTN_PATH_OPT_DISABLE_BMSK              0x00040000
#define HWIO_DPE_CONFIG_9_MRR_RTN_PATH_OPT_DISABLE_SHFT                    0x12
#define HWIO_DPE_CONFIG_9_MRR_RTN_PATH_OPT_DISABLE_DISABLED_FVAL           0x0u
#define HWIO_DPE_CONFIG_9_MRR_RTN_PATH_OPT_DISABLE_ENABLED_FVAL            0x1u

#define HWIO_DPE_CONFIG_9_DBI_MRR_BMSK                               0x00010000
#define HWIO_DPE_CONFIG_9_DBI_MRR_SHFT                                     0x10
#define HWIO_DPE_CONFIG_9_DBI_MRR_DISABLED_FVAL                            0x0u
#define HWIO_DPE_CONFIG_9_DBI_MRR_ENABLED_FVAL                             0x1u

#define HWIO_DPE_CONFIG_9_DISPATCH_PULSE_DISABLE_CLK_BMSK            0x00004000
#define HWIO_DPE_CONFIG_9_DISPATCH_PULSE_DISABLE_CLK_SHFT                   0xe
#define HWIO_DPE_CONFIG_9_DISPATCH_PULSE_DISABLE_CLK_DISABLED_FVAL         0x0u
#define HWIO_DPE_CONFIG_9_DISPATCH_PULSE_DISABLE_CLK_ENABLED_FVAL          0x1u

#define HWIO_DPE_CONFIG_9_ZQCAL_TRISTATE_LP3_TRAFFIC_DSP_EN_BMSK     0x00002000
#define HWIO_DPE_CONFIG_9_ZQCAL_TRISTATE_LP3_TRAFFIC_DSP_EN_SHFT            0xd
#define HWIO_DPE_CONFIG_9_ZQCAL_TRISTATE_LP3_TRAFFIC_DSP_EN_DISABLED_FVAL       0x0u
#define HWIO_DPE_CONFIG_9_ZQCAL_TRISTATE_LP3_TRAFFIC_DSP_EN_ENABLED_FVAL       0x1u

#define HWIO_DPE_CONFIG_9_EARLY_TRAFFIC_EN_BMSK                      0x00001000
#define HWIO_DPE_CONFIG_9_EARLY_TRAFFIC_EN_SHFT                             0xc
#define HWIO_DPE_CONFIG_9_EARLY_TRAFFIC_EN_DISABLED_FVAL                   0x0u
#define HWIO_DPE_CONFIG_9_EARLY_TRAFFIC_EN_ENABLED_FVAL                    0x1u

#define HWIO_DPE_CONFIG_9_DBI_RD_BMSK                                0x00000100
#define HWIO_DPE_CONFIG_9_DBI_RD_SHFT                                       0x8
#define HWIO_DPE_CONFIG_9_DBI_RD_DISABLED_FVAL                             0x0u
#define HWIO_DPE_CONFIG_9_DBI_RD_ENABLED_FVAL                              0x1u

#define HWIO_DPE_CONFIG_9_DBI_WR_BMSK                                0x00000010
#define HWIO_DPE_CONFIG_9_DBI_WR_SHFT                                       0x4
#define HWIO_DPE_CONFIG_9_DBI_WR_DISABLED_FVAL                             0x0u
#define HWIO_DPE_CONFIG_9_DBI_WR_ENABLED_FVAL                              0x1u

#define HWIO_DPE_CONFIG_9_STOP_OK_PROP_NMWR_BMSK                     0x00000004
#define HWIO_DPE_CONFIG_9_STOP_OK_PROP_NMWR_SHFT                            0x2
#define HWIO_DPE_CONFIG_9_STOP_OK_PROP_NMWR_DISABLED_FVAL                  0x0u
#define HWIO_DPE_CONFIG_9_STOP_OK_PROP_NMWR_ENABLED_FVAL                   0x1u

#define HWIO_DPE_CONFIG_9_WR_OPT_ENABLE_BMSK                         0x00000001
#define HWIO_DPE_CONFIG_9_WR_OPT_ENABLE_SHFT                                0x0
#define HWIO_DPE_CONFIG_9_WR_OPT_ENABLE_DISABLED_FVAL                      0x0u
#define HWIO_DPE_CONFIG_9_WR_OPT_ENABLE_ENABLED_FVAL                       0x1u

//// Register CONFIG_DQ_MAP ////

#define HWIO_DPE_CONFIG_DQ_MAP_ADDR(x)                               (x+0x00000038)
#define HWIO_DPE_CONFIG_DQ_MAP_PHYS(x)                               (x+0x00000038)
#define HWIO_DPE_CONFIG_DQ_MAP_RMSK                                  0x77777777
#define HWIO_DPE_CONFIG_DQ_MAP_SHFT                                           0
#define HWIO_DPE_CONFIG_DQ_MAP_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_CONFIG_DQ_MAP_ADDR(x), HWIO_DPE_CONFIG_DQ_MAP_RMSK)
#define HWIO_DPE_CONFIG_DQ_MAP_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_CONFIG_DQ_MAP_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_DQ_MAP_OUT(x, val)                           \
	out_dword( HWIO_DPE_CONFIG_DQ_MAP_ADDR(x), val)
#define HWIO_DPE_CONFIG_DQ_MAP_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_DQ_MAP_ADDR(x), mask, val, HWIO_DPE_CONFIG_DQ_MAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_DQ_MAP_DQ7_BYTE_MAP_BMSK                     0x70000000
#define HWIO_DPE_CONFIG_DQ_MAP_DQ7_BYTE_MAP_SHFT                           0x1c

#define HWIO_DPE_CONFIG_DQ_MAP_DQ6_BYTE_MAP_BMSK                     0x07000000
#define HWIO_DPE_CONFIG_DQ_MAP_DQ6_BYTE_MAP_SHFT                           0x18

#define HWIO_DPE_CONFIG_DQ_MAP_DQ5_BYTE_MAP_BMSK                     0x00700000
#define HWIO_DPE_CONFIG_DQ_MAP_DQ5_BYTE_MAP_SHFT                           0x14

#define HWIO_DPE_CONFIG_DQ_MAP_DQ4_BYTE_MAP_BMSK                     0x00070000
#define HWIO_DPE_CONFIG_DQ_MAP_DQ4_BYTE_MAP_SHFT                           0x10

#define HWIO_DPE_CONFIG_DQ_MAP_DQ3_BYTE_MAP_BMSK                     0x00007000
#define HWIO_DPE_CONFIG_DQ_MAP_DQ3_BYTE_MAP_SHFT                            0xc

#define HWIO_DPE_CONFIG_DQ_MAP_DQ2_BYTE_MAP_BMSK                     0x00000700
#define HWIO_DPE_CONFIG_DQ_MAP_DQ2_BYTE_MAP_SHFT                            0x8

#define HWIO_DPE_CONFIG_DQ_MAP_DQ1_BYTE_MAP_BMSK                     0x00000070
#define HWIO_DPE_CONFIG_DQ_MAP_DQ1_BYTE_MAP_SHFT                            0x4

#define HWIO_DPE_CONFIG_DQ_MAP_DQ0_BYTE_MAP_BMSK                     0x00000007
#define HWIO_DPE_CONFIG_DQ_MAP_DQ0_BYTE_MAP_SHFT                            0x0

//// Register ODT_CONFIG_0 ////

#define HWIO_DPE_ODT_CONFIG_0_ADDR(x)                                (x+0x00000040)
#define HWIO_DPE_ODT_CONFIG_0_PHYS(x)                                (x+0x00000040)
#define HWIO_DPE_ODT_CONFIG_0_RMSK                                   0x00000377
#define HWIO_DPE_ODT_CONFIG_0_SHFT                                            0
#define HWIO_DPE_ODT_CONFIG_0_IN(x)                                  \
	in_dword_masked ( HWIO_DPE_ODT_CONFIG_0_ADDR(x), HWIO_DPE_ODT_CONFIG_0_RMSK)
#define HWIO_DPE_ODT_CONFIG_0_INM(x, mask)                           \
	in_dword_masked ( HWIO_DPE_ODT_CONFIG_0_ADDR(x), mask) 
#define HWIO_DPE_ODT_CONFIG_0_OUT(x, val)                            \
	out_dword( HWIO_DPE_ODT_CONFIG_0_ADDR(x), val)
#define HWIO_DPE_ODT_CONFIG_0_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ODT_CONFIG_0_ADDR(x), mask, val, HWIO_DPE_ODT_CONFIG_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_BMSK                   0x00000200
#define HWIO_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_SHFT                          0x9
#define HWIO_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_DISABLED_FVAL                0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_ENABLED_FVAL                 0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_BMSK                   0x00000100
#define HWIO_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_SHFT                          0x8
#define HWIO_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_DISABLED_FVAL                0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_ENABLED_FVAL                 0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_BMSK             0x00000040
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_SHFT                    0x6
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_DISABLED_FVAL          0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_ENABLED_FVAL           0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_BMSK             0x00000020
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_SHFT                    0x5
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_DISABLED_FVAL          0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_ENABLED_FVAL           0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_BMSK             0x00000010
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_SHFT                    0x4
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_DISABLED_FVAL          0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_ENABLED_FVAL           0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_BMSK             0x00000004
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_SHFT                    0x2
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_DISABLED_FVAL          0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_ENABLED_FVAL           0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_BMSK             0x00000002
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_SHFT                    0x1
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_DISABLED_FVAL          0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_ENABLED_FVAL           0x1u

#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_BMSK             0x00000001
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_SHFT                    0x0
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_DISABLED_FVAL          0x0u
#define HWIO_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_ENABLED_FVAL           0x1u

//// Register ODT_CONFIG_1 ////

#define HWIO_DPE_ODT_CONFIG_1_ADDR(x)                                (x+0x00000044)
#define HWIO_DPE_ODT_CONFIG_1_PHYS(x)                                (x+0x00000044)
#define HWIO_DPE_ODT_CONFIG_1_RMSK                                   0x71770311
#define HWIO_DPE_ODT_CONFIG_1_SHFT                                            0
#define HWIO_DPE_ODT_CONFIG_1_IN(x)                                  \
	in_dword_masked ( HWIO_DPE_ODT_CONFIG_1_ADDR(x), HWIO_DPE_ODT_CONFIG_1_RMSK)
#define HWIO_DPE_ODT_CONFIG_1_INM(x, mask)                           \
	in_dword_masked ( HWIO_DPE_ODT_CONFIG_1_ADDR(x), mask) 
#define HWIO_DPE_ODT_CONFIG_1_OUT(x, val)                            \
	out_dword( HWIO_DPE_ODT_CONFIG_1_ADDR(x), val)
#define HWIO_DPE_ODT_CONFIG_1_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ODT_CONFIG_1_ADDR(x), mask, val, HWIO_DPE_ODT_CONFIG_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ODT_CONFIG_1_ODTH8_BMSK                             0x70000000
#define HWIO_DPE_ODT_CONFIG_1_ODTH8_SHFT                                   0x1c

#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_BMSK                 0x01000000
#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_SHFT                       0x18
#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_IN_CYCLES_FVAL             0x0u
#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_WL_OFFSET_FVAL             0x1u

#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_ON_DLY_BMSK                   0x00700000
#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_ON_DLY_SHFT                         0x14

#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_OFF_DLY_BMSK                  0x00070000
#define HWIO_DPE_ODT_CONFIG_1_SYNC_ODT_OFF_DLY_SHFT                        0x10

#define HWIO_DPE_ODT_CONFIG_1_ODT_OFF_BEFORE_RD_BMSK                 0x00000300
#define HWIO_DPE_ODT_CONFIG_1_ODT_OFF_BEFORE_RD_SHFT                        0x8

#define HWIO_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_BMSK                    0x00000010
#define HWIO_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_SHFT                           0x4
#define HWIO_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_POSITIVE_FVAL                 0x0u
#define HWIO_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_NEGATIVE_FVAL                 0x1u

#define HWIO_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_BMSK                   0x00000001
#define HWIO_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_SHFT                          0x0
#define HWIO_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_POSITIVE_FVAL                0x0u
#define HWIO_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_NEGATIVE_FVAL                0x1u

//// Register CA_TRAIN_PRE_CS ////

#define HWIO_DPE_CA_TRAIN_PRE_CS_ADDR(x)                             (x+0x00000050)
#define HWIO_DPE_CA_TRAIN_PRE_CS_PHYS(x)                             (x+0x00000050)
#define HWIO_DPE_CA_TRAIN_PRE_CS_RMSK                                0x03ff03ff
#define HWIO_DPE_CA_TRAIN_PRE_CS_SHFT                                         0
#define HWIO_DPE_CA_TRAIN_PRE_CS_IN(x)                               \
	in_dword_masked ( HWIO_DPE_CA_TRAIN_PRE_CS_ADDR(x), HWIO_DPE_CA_TRAIN_PRE_CS_RMSK)
#define HWIO_DPE_CA_TRAIN_PRE_CS_INM(x, mask)                        \
	in_dword_masked ( HWIO_DPE_CA_TRAIN_PRE_CS_ADDR(x), mask) 
#define HWIO_DPE_CA_TRAIN_PRE_CS_OUT(x, val)                         \
	out_dword( HWIO_DPE_CA_TRAIN_PRE_CS_ADDR(x), val)
#define HWIO_DPE_CA_TRAIN_PRE_CS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CA_TRAIN_PRE_CS_ADDR(x), mask, val, HWIO_DPE_CA_TRAIN_PRE_CS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_BMSK                       0x03ff0000
#define HWIO_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_SHFT                             0x10

#define HWIO_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_BMSK                       0x000003ff
#define HWIO_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_SHFT                              0x0

//// Register CA_TRAIN_CS ////

#define HWIO_DPE_CA_TRAIN_CS_ADDR(x)                                 (x+0x00000054)
#define HWIO_DPE_CA_TRAIN_CS_PHYS(x)                                 (x+0x00000054)
#define HWIO_DPE_CA_TRAIN_CS_RMSK                                    0x03ff03ff
#define HWIO_DPE_CA_TRAIN_CS_SHFT                                             0
#define HWIO_DPE_CA_TRAIN_CS_IN(x)                                   \
	in_dword_masked ( HWIO_DPE_CA_TRAIN_CS_ADDR(x), HWIO_DPE_CA_TRAIN_CS_RMSK)
#define HWIO_DPE_CA_TRAIN_CS_INM(x, mask)                            \
	in_dword_masked ( HWIO_DPE_CA_TRAIN_CS_ADDR(x), mask) 
#define HWIO_DPE_CA_TRAIN_CS_OUT(x, val)                             \
	out_dword( HWIO_DPE_CA_TRAIN_CS_ADDR(x), val)
#define HWIO_DPE_CA_TRAIN_CS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CA_TRAIN_CS_ADDR(x), mask, val, HWIO_DPE_CA_TRAIN_CS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CA_TRAIN_CS_CA_BUS_4_BMSK                           0x03ff0000
#define HWIO_DPE_CA_TRAIN_CS_CA_BUS_4_SHFT                                 0x10

#define HWIO_DPE_CA_TRAIN_CS_CA_BUS_3_BMSK                           0x000003ff
#define HWIO_DPE_CA_TRAIN_CS_CA_BUS_3_SHFT                                  0x0

//// Register CA_TRAIN_POST_CS ////

#define HWIO_DPE_CA_TRAIN_POST_CS_ADDR(x)                            (x+0x00000058)
#define HWIO_DPE_CA_TRAIN_POST_CS_PHYS(x)                            (x+0x00000058)
#define HWIO_DPE_CA_TRAIN_POST_CS_RMSK                               0x03ff03ff
#define HWIO_DPE_CA_TRAIN_POST_CS_SHFT                                        0
#define HWIO_DPE_CA_TRAIN_POST_CS_IN(x)                              \
	in_dword_masked ( HWIO_DPE_CA_TRAIN_POST_CS_ADDR(x), HWIO_DPE_CA_TRAIN_POST_CS_RMSK)
#define HWIO_DPE_CA_TRAIN_POST_CS_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPE_CA_TRAIN_POST_CS_ADDR(x), mask) 
#define HWIO_DPE_CA_TRAIN_POST_CS_OUT(x, val)                        \
	out_dword( HWIO_DPE_CA_TRAIN_POST_CS_ADDR(x), val)
#define HWIO_DPE_CA_TRAIN_POST_CS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CA_TRAIN_POST_CS_ADDR(x), mask, val, HWIO_DPE_CA_TRAIN_POST_CS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CA_TRAIN_POST_CS_CA_BUS_6_BMSK                      0x03ff0000
#define HWIO_DPE_CA_TRAIN_POST_CS_CA_BUS_6_SHFT                            0x10

#define HWIO_DPE_CA_TRAIN_POST_CS_CA_BUS_5_BMSK                      0x000003ff
#define HWIO_DPE_CA_TRAIN_POST_CS_CA_BUS_5_SHFT                             0x0

//// Register RCW_CTRL ////

#define HWIO_DPE_RCW_CTRL_ADDR(x)                                    (x+0x00000060)
#define HWIO_DPE_RCW_CTRL_PHYS(x)                                    (x+0x00000060)
#define HWIO_DPE_RCW_CTRL_RMSK                                       0xff1111ff
#define HWIO_DPE_RCW_CTRL_SHFT                                                0
#define HWIO_DPE_RCW_CTRL_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_RCW_CTRL_ADDR(x), HWIO_DPE_RCW_CTRL_RMSK)
#define HWIO_DPE_RCW_CTRL_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_RCW_CTRL_ADDR(x), mask) 
#define HWIO_DPE_RCW_CTRL_OUT(x, val)                                \
	out_dword( HWIO_DPE_RCW_CTRL_ADDR(x), val)
#define HWIO_DPE_RCW_CTRL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_CTRL_ADDR(x), mask, val, HWIO_DPE_RCW_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_BMSK                 0x80000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_SHFT                       0x1f
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_BMSK                 0x40000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_SHFT                       0x1e
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_BMSK                 0x20000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_SHFT                       0x1d
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_BMSK                 0x10000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_SHFT                       0x1c
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_BMSK                 0x08000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_SHFT                       0x1b
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_BMSK                 0x04000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_SHFT                       0x1a
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_BMSK                 0x02000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_SHFT                       0x19
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_BMSK                 0x01000000
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_SHFT                       0x18
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_RESET_OFF_FVAL             0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_RESET_ON_FVAL              0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_BMSK                            0x00100000
#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_SHFT                                  0x14
#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_DISABLE_FVAL                          0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_ENABLE_FVAL                           0x1u

#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_HIGH_FREQ_BMSK                  0x00010000
#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_HIGH_FREQ_SHFT                        0x10
#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_HIGH_FREQ_DISABLE_FVAL                0x0u
#define HWIO_DPE_RCW_CTRL_RCW_ENABLE_HIGH_FREQ_ENABLE_FVAL                 0x1u

#define HWIO_DPE_RCW_CTRL_RCW_IN_SW_MODE_BMSK                        0x00001000
#define HWIO_DPE_RCW_CTRL_RCW_IN_SW_MODE_SHFT                               0xc
#define HWIO_DPE_RCW_CTRL_RCW_IN_SW_MODE_DISABLE_FVAL                      0x0u
#define HWIO_DPE_RCW_CTRL_RCW_IN_SW_MODE_ENABLE_FVAL                       0x1u

#define HWIO_DPE_RCW_CTRL_RCW_DUAL_RANK_EN_BMSK                      0x00000100
#define HWIO_DPE_RCW_CTRL_RCW_DUAL_RANK_EN_SHFT                             0x8
#define HWIO_DPE_RCW_CTRL_RCW_DUAL_RANK_EN_DISABLE_FVAL                    0x0u
#define HWIO_DPE_RCW_CTRL_RCW_DUAL_RANK_EN_ENABLE_FVAL                     0x1u

#define HWIO_DPE_RCW_CTRL_EXP_PATTERN_BMSK                           0x000000ff
#define HWIO_DPE_RCW_CTRL_EXP_PATTERN_SHFT                                  0x0

//// Register PWR_CTRL_0 ////

#define HWIO_DPE_PWR_CTRL_0_ADDR(x)                                  (x+0x00000068)
#define HWIO_DPE_PWR_CTRL_0_PHYS(x)                                  (x+0x00000068)
#define HWIO_DPE_PWR_CTRL_0_RMSK                                     0x1111fff1
#define HWIO_DPE_PWR_CTRL_0_SHFT                                              0
#define HWIO_DPE_PWR_CTRL_0_IN(x)                                    \
	in_dword_masked ( HWIO_DPE_PWR_CTRL_0_ADDR(x), HWIO_DPE_PWR_CTRL_0_RMSK)
#define HWIO_DPE_PWR_CTRL_0_INM(x, mask)                             \
	in_dword_masked ( HWIO_DPE_PWR_CTRL_0_ADDR(x), mask) 
#define HWIO_DPE_PWR_CTRL_0_OUT(x, val)                              \
	out_dword( HWIO_DPE_PWR_CTRL_0_ADDR(x), val)
#define HWIO_DPE_PWR_CTRL_0_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PWR_CTRL_0_ADDR(x), mask, val, HWIO_DPE_PWR_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PWR_CTRL_0_PWR_DN_MODE_BMSK                         0x10000000
#define HWIO_DPE_PWR_CTRL_0_PWR_DN_MODE_SHFT                               0x1c
#define HWIO_DPE_PWR_CTRL_0_PWR_DN_MODE_INDIVIDUAL_FVAL                    0x0u
#define HWIO_DPE_PWR_CTRL_0_PWR_DN_MODE_CONCURRENT_FVAL                    0x1u

#define HWIO_DPE_PWR_CTRL_0_PWR_DN_EN_BMSK                           0x01000000
#define HWIO_DPE_PWR_CTRL_0_PWR_DN_EN_SHFT                                 0x18
#define HWIO_DPE_PWR_CTRL_0_PWR_DN_EN_DISABLED_FVAL                        0x0u
#define HWIO_DPE_PWR_CTRL_0_PWR_DN_EN_ENABLED_FVAL                         0x1u

#define HWIO_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_BMSK                  0x00100000
#define HWIO_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_SHFT                        0x14
#define HWIO_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_DISABLED_FVAL               0x0u
#define HWIO_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_ENABLED_FVAL                0x1u

#define HWIO_DPE_PWR_CTRL_0_CLK_ON_EN_BMSK                           0x00010000
#define HWIO_DPE_PWR_CTRL_0_CLK_ON_EN_SHFT                                 0x10
#define HWIO_DPE_PWR_CTRL_0_CLK_ON_EN_DISABLED_FVAL                        0x0u
#define HWIO_DPE_PWR_CTRL_0_CLK_ON_EN_ENABLED_FVAL                         0x1u

#define HWIO_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_BMSK                     0x0000fff0
#define HWIO_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_SHFT                            0x4

#define HWIO_DPE_PWR_CTRL_0_PCHG_PD_DLL_BMSK                         0x00000001
#define HWIO_DPE_PWR_CTRL_0_PCHG_PD_DLL_SHFT                                0x0

//// Register OPT_CTRL_0 ////

#define HWIO_DPE_OPT_CTRL_0_ADDR(x)                                  (x+0x00000078)
#define HWIO_DPE_OPT_CTRL_0_PHYS(x)                                  (x+0x00000078)
#define HWIO_DPE_OPT_CTRL_0_RMSK                                     0x00111111
#define HWIO_DPE_OPT_CTRL_0_SHFT                                              0
#define HWIO_DPE_OPT_CTRL_0_IN(x)                                    \
	in_dword_masked ( HWIO_DPE_OPT_CTRL_0_ADDR(x), HWIO_DPE_OPT_CTRL_0_RMSK)
#define HWIO_DPE_OPT_CTRL_0_INM(x, mask)                             \
	in_dword_masked ( HWIO_DPE_OPT_CTRL_0_ADDR(x), mask) 
#define HWIO_DPE_OPT_CTRL_0_OUT(x, val)                              \
	out_dword( HWIO_DPE_OPT_CTRL_0_ADDR(x), val)
#define HWIO_DPE_OPT_CTRL_0_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_OPT_CTRL_0_ADDR(x), mask, val, HWIO_DPE_OPT_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_OPT_CTRL_0_BC_OTF_EN_BMSK                           0x00100000
#define HWIO_DPE_OPT_CTRL_0_BC_OTF_EN_SHFT                                 0x14
#define HWIO_DPE_OPT_CTRL_0_BC_OTF_EN_DISABLED_FVAL                        0x0u
#define HWIO_DPE_OPT_CTRL_0_BC_OTF_EN_ENABLED_FVAL                         0x1u

#define HWIO_DPE_OPT_CTRL_0_RD_INT_BST_BMSK                          0x00010000
#define HWIO_DPE_OPT_CTRL_0_RD_INT_BST_SHFT                                0x10
#define HWIO_DPE_OPT_CTRL_0_RD_INT_BST_DISABLED_FVAL                       0x0u
#define HWIO_DPE_OPT_CTRL_0_RD_INT_BST_ENABLED_FVAL                        0x1u

#define HWIO_DPE_OPT_CTRL_0_WR_INT_BST_BMSK                          0x00001000
#define HWIO_DPE_OPT_CTRL_0_WR_INT_BST_SHFT                                 0xc
#define HWIO_DPE_OPT_CTRL_0_WR_INT_BST_DISABLED_FVAL                       0x0u
#define HWIO_DPE_OPT_CTRL_0_WR_INT_BST_ENABLED_FVAL                        0x1u

#define HWIO_DPE_OPT_CTRL_0_RD_INT_RD_BMSK                           0x00000100
#define HWIO_DPE_OPT_CTRL_0_RD_INT_RD_SHFT                                  0x8
#define HWIO_DPE_OPT_CTRL_0_RD_INT_RD_DISABLED_FVAL                        0x0u
#define HWIO_DPE_OPT_CTRL_0_RD_INT_RD_ENABLED_FVAL                         0x1u

#define HWIO_DPE_OPT_CTRL_0_WR_INT_WR_BMSK                           0x00000010
#define HWIO_DPE_OPT_CTRL_0_WR_INT_WR_SHFT                                  0x4
#define HWIO_DPE_OPT_CTRL_0_WR_INT_WR_DISABLED_FVAL                        0x0u
#define HWIO_DPE_OPT_CTRL_0_WR_INT_WR_ENABLED_FVAL                         0x1u

#define HWIO_DPE_OPT_CTRL_0_SPLIT_LONG_WR_BMSK                       0x00000001
#define HWIO_DPE_OPT_CTRL_0_SPLIT_LONG_WR_SHFT                              0x0
#define HWIO_DPE_OPT_CTRL_0_SPLIT_LONG_WR_DISABLED_FVAL                    0x0u
#define HWIO_DPE_OPT_CTRL_0_SPLIT_LONG_WR_ENABLED_FVAL                     0x1u

//// Register OPT_CTRL_1 ////

#define HWIO_DPE_OPT_CTRL_1_ADDR(x)                                  (x+0x0000007c)
#define HWIO_DPE_OPT_CTRL_1_PHYS(x)                                  (x+0x0000007c)
#define HWIO_DPE_OPT_CTRL_1_RMSK                                     0x03ff1fff
#define HWIO_DPE_OPT_CTRL_1_SHFT                                              0
#define HWIO_DPE_OPT_CTRL_1_IN(x)                                    \
	in_dword_masked ( HWIO_DPE_OPT_CTRL_1_ADDR(x), HWIO_DPE_OPT_CTRL_1_RMSK)
#define HWIO_DPE_OPT_CTRL_1_INM(x, mask)                             \
	in_dword_masked ( HWIO_DPE_OPT_CTRL_1_ADDR(x), mask) 
#define HWIO_DPE_OPT_CTRL_1_OUT(x, val)                              \
	out_dword( HWIO_DPE_OPT_CTRL_1_ADDR(x), val)
#define HWIO_DPE_OPT_CTRL_1_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_OPT_CTRL_1_ADDR(x), mask, val, HWIO_DPE_OPT_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_BMSK                   0x03ff0000
#define HWIO_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_SHFT                         0x10

#define HWIO_DPE_OPT_CTRL_1_PG_MGMT_BMSK                             0x00001000
#define HWIO_DPE_OPT_CTRL_1_PG_MGMT_SHFT                                    0xc
#define HWIO_DPE_OPT_CTRL_1_PG_MGMT_KEEP_OPEN_FVAL                         0x0u
#define HWIO_DPE_OPT_CTRL_1_PG_MGMT_TIMER_FVAL                             0x1u

#define HWIO_DPE_OPT_CTRL_1_PG_OPEN_TIMER_BMSK                       0x00000fff
#define HWIO_DPE_OPT_CTRL_1_PG_OPEN_TIMER_SHFT                              0x0

//// Register DRAM_STATUS_0 ////

#define HWIO_DPE_DRAM_STATUS_0_ADDR(x)                               (x+0x0000008c)
#define HWIO_DPE_DRAM_STATUS_0_PHYS(x)                               (x+0x0000008c)
#define HWIO_DPE_DRAM_STATUS_0_RMSK                                  0x03333333
#define HWIO_DPE_DRAM_STATUS_0_SHFT                                           0
#define HWIO_DPE_DRAM_STATUS_0_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_STATUS_0_ADDR(x), HWIO_DPE_DRAM_STATUS_0_RMSK)
#define HWIO_DPE_DRAM_STATUS_0_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_STATUS_0_ADDR(x), mask) 
#define HWIO_DPE_DRAM_STATUS_0_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_STATUS_0_ADDR(x), val)
#define HWIO_DPE_DRAM_STATUS_0_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_STATUS_0_ADDR(x), mask, val, HWIO_DPE_DRAM_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_SR_BMSK                        0x02000000
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_SR_SHFT                              0x19
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_SR_NOT_IN_SR_FVAL                    0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_SR_IN_SR_FVAL                        0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_SR_BMSK                        0x01000000
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_SR_SHFT                              0x18
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_SR_NOT_IN_SR_FVAL                    0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_SR_IN_SR_FVAL                        0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DPD_BMSK                       0x00200000
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DPD_SHFT                             0x15
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DPD_NOT_IN_DPD_FVAL                  0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DPD_IN_DPD_FVAL                      0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DPD_BMSK                       0x00100000
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DPD_SHFT                             0x14
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DPD_NOT_IN_DPD_FVAL                  0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DPD_IN_DPD_FVAL                      0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DERATE_BMSK                    0x00020000
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DERATE_SHFT                          0x11
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DERATE_NOT_IN_DERATE_FVAL            0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_DERATE_IN_DERATE_FVAL                0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DERATE_BMSK                    0x00010000
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DERATE_SHFT                          0x10
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DERATE_NOT_IN_DERATE_FVAL            0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_DERATE_IN_DERATE_FVAL                0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_BMSK                  0x00002000
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_SHFT                         0xd
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_NOT_OOR_FVAL                0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_OOR_FVAL                    0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_BMSK                  0x00001000
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_SHFT                         0xc
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_NOT_OOR_FVAL                0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_OOR_FVAL                    0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_CSPD_BMSK                      0x00000200
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_CSPD_SHFT                             0x9
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_CSPD_NOT_IN_CSPD_FVAL                0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_CSPD_IN_CSPD_FVAL                    0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_CSPD_BMSK                      0x00000100
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_CSPD_SHFT                             0x8
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_CSPD_NOT_IN_CSPD_FVAL                0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_CSPD_IN_CSPD_FVAL                    0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_BMSK                    0x00000020
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_SHFT                           0x5
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_NOT_IN_PWR_DN_FVAL            0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_IN_PWR_DN_FVAL                0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_BMSK                    0x00000010
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_SHFT                           0x4
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_NOT_IN_PWR_DN_FVAL            0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_IN_PWR_DN_FVAL                0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_1_BUSY_BMSK                      0x00000002
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_BUSY_SHFT                             0x1
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_BUSY_IN_IDLE_FVAL                    0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_1_BUSY_BUSY_FVAL                       0x1u

#define HWIO_DPE_DRAM_STATUS_0_RANK_0_BUSY_BMSK                      0x00000001
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_BUSY_SHFT                             0x0
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_BUSY_IN_IDLE_FVAL                    0x0u
#define HWIO_DPE_DRAM_STATUS_0_RANK_0_BUSY_BUSY_FVAL                       0x1u

//// Register MEMC_STATUS_0 ////

#define HWIO_DPE_MEMC_STATUS_0_ADDR(x)                               (x+0x0000009c)
#define HWIO_DPE_MEMC_STATUS_0_PHYS(x)                               (x+0x0000009c)
#define HWIO_DPE_MEMC_STATUS_0_RMSK                                  0x0001ffff
#define HWIO_DPE_MEMC_STATUS_0_SHFT                                           0
#define HWIO_DPE_MEMC_STATUS_0_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_MEMC_STATUS_0_ADDR(x), HWIO_DPE_MEMC_STATUS_0_RMSK)
#define HWIO_DPE_MEMC_STATUS_0_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_MEMC_STATUS_0_ADDR(x), mask) 
#define HWIO_DPE_MEMC_STATUS_0_OUT(x, val)                           \
	out_dword( HWIO_DPE_MEMC_STATUS_0_ADDR(x), val)
#define HWIO_DPE_MEMC_STATUS_0_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MEMC_STATUS_0_ADDR(x), mask, val, HWIO_DPE_MEMC_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MEMC_STATUS_0_FREQSW_IN_PROGRESS_BMSK               0x00010000
#define HWIO_DPE_MEMC_STATUS_0_FREQSW_IN_PROGRESS_SHFT                     0x10
#define HWIO_DPE_MEMC_STATUS_0_FREQSW_IN_PROGRESS_IN_IDLE_FVAL             0x0u
#define HWIO_DPE_MEMC_STATUS_0_FREQSW_IN_PROGRESS_BUSY_FVAL                0x1u

#define HWIO_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_BMSK               0x0000ffff
#define HWIO_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_SHFT                      0x0

//// Register MEMC_STATUS_1 ////

#define HWIO_DPE_MEMC_STATUS_1_ADDR(x)                               (x+0x000000a0)
#define HWIO_DPE_MEMC_STATUS_1_PHYS(x)                               (x+0x000000a0)
#define HWIO_DPE_MEMC_STATUS_1_RMSK                                  0x00000001
#define HWIO_DPE_MEMC_STATUS_1_SHFT                                           0
#define HWIO_DPE_MEMC_STATUS_1_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_MEMC_STATUS_1_ADDR(x), HWIO_DPE_MEMC_STATUS_1_RMSK)
#define HWIO_DPE_MEMC_STATUS_1_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_MEMC_STATUS_1_ADDR(x), mask) 
#define HWIO_DPE_MEMC_STATUS_1_OUT(x, val)                           \
	out_dword( HWIO_DPE_MEMC_STATUS_1_ADDR(x), val)
#define HWIO_DPE_MEMC_STATUS_1_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MEMC_STATUS_1_ADDR(x), mask, val, HWIO_DPE_MEMC_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MEMC_STATUS_1_CYC_CALC_VALID_BMSK                   0x00000001
#define HWIO_DPE_MEMC_STATUS_1_CYC_CALC_VALID_SHFT                          0x0
#define HWIO_DPE_MEMC_STATUS_1_CYC_CALC_VALID_YES_FVAL                     0x0u
#define HWIO_DPE_MEMC_STATUS_1_CYC_CALC_VALID_NO_FVAL                      0x1u

//// Register MEMC_STATUS_2 ////

#define HWIO_DPE_MEMC_STATUS_2_ADDR(x)                               (x+0x000000a4)
#define HWIO_DPE_MEMC_STATUS_2_PHYS(x)                               (x+0x000000a4)
#define HWIO_DPE_MEMC_STATUS_2_RMSK                                  0x00000001
#define HWIO_DPE_MEMC_STATUS_2_SHFT                                           0
#define HWIO_DPE_MEMC_STATUS_2_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_MEMC_STATUS_2_ADDR(x), HWIO_DPE_MEMC_STATUS_2_RMSK)
#define HWIO_DPE_MEMC_STATUS_2_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_MEMC_STATUS_2_ADDR(x), mask) 
#define HWIO_DPE_MEMC_STATUS_2_OUT(x, val)                           \
	out_dword( HWIO_DPE_MEMC_STATUS_2_ADDR(x), val)
#define HWIO_DPE_MEMC_STATUS_2_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MEMC_STATUS_2_ADDR(x), mask, val, HWIO_DPE_MEMC_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_BMSK                0x00000001
#define HWIO_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_SHFT                       0x0
#define HWIO_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_STALE_FVAL                0x0u
#define HWIO_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_UP_TO_DATE_FVAL           0x1u

//// Register INTERRUPT_ENABLE ////

#define HWIO_DPE_INTERRUPT_ENABLE_ADDR(x)                            (x+0x000000b4)
#define HWIO_DPE_INTERRUPT_ENABLE_PHYS(x)                            (x+0x000000b4)
#define HWIO_DPE_INTERRUPT_ENABLE_RMSK                               0x00000077
#define HWIO_DPE_INTERRUPT_ENABLE_SHFT                                        0
#define HWIO_DPE_INTERRUPT_ENABLE_IN(x)                              \
	in_dword_masked ( HWIO_DPE_INTERRUPT_ENABLE_ADDR(x), HWIO_DPE_INTERRUPT_ENABLE_RMSK)
#define HWIO_DPE_INTERRUPT_ENABLE_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPE_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_DPE_INTERRUPT_ENABLE_OUT(x, val)                        \
	out_dword( HWIO_DPE_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_DPE_INTERRUPT_ENABLE_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_DPE_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_BMSK            0x00000070
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_SHFT                   0x4
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_DISABLED_FVAL         0x0u
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_2X_OR_4X_FVAL       0x1u
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_4X_FVAL         0x2u
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_2X_FVAL         0x3u
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_1X_FVAL         0x4u
#define HWIO_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_0_5X_FVAL       0x5u

#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_BMSK           0x00000007
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_SHFT                  0x0
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_DISABLED_FVAL        0x0u
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_0_25X_DERATE_FVAL       0x1u
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_DERATE_FVAL          0x2u
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_0_25X_FVAL       0x3u
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_1X_FVAL        0x4u
#define HWIO_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_0_5X_FVAL       0x5u

//// Register INTERRUPT_STATUS ////

#define HWIO_DPE_INTERRUPT_STATUS_ADDR(x)                            (x+0x000000b8)
#define HWIO_DPE_INTERRUPT_STATUS_PHYS(x)                            (x+0x000000b8)
#define HWIO_DPE_INTERRUPT_STATUS_RMSK                               0x0077000f
#define HWIO_DPE_INTERRUPT_STATUS_SHFT                                        0
#define HWIO_DPE_INTERRUPT_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_DPE_INTERRUPT_STATUS_ADDR(x), HWIO_DPE_INTERRUPT_STATUS_RMSK)
#define HWIO_DPE_INTERRUPT_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPE_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_DPE_INTERRUPT_STATUS_OUT(x, val)                        \
	out_dword( HWIO_DPE_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_DPE_INTERRUPT_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_DPE_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_BMSK               0x00700000
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_SHFT                     0x14
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_LOW_LIMIT_FVAL           0x0u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_4X_FVAL            0x1u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_2X_FVAL            0x2u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_1X_FVAL            0x3u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_0_5X_FVAL          0x4u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_0_25X_FVAL         0x5u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_0_25X_DERATE_FVAL       0x6u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_HIGH_LIMIT_FVAL          0x7u

#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_BMSK               0x00070000
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_SHFT                     0x10
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_LOW_LIMIT_FVAL           0x0u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_4X_FVAL            0x1u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_2X_FVAL            0x2u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_1X_FVAL            0x3u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_0_5X_FVAL          0x4u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_0_25X_FVAL         0x5u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_0_25X_DERATE_FVAL       0x6u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_HIGH_LIMIT_FVAL          0x7u

#define HWIO_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_BMSK                0x00000008
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_SHFT                       0x3
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_NONE_FVAL                 0x0u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_THRSHLD_CROSSED_FVAL       0x1u

#define HWIO_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_BMSK               0x00000004
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_SHFT                      0x2
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_NONE_FVAL                0x0u
#define HWIO_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_THRSHLD_CROSSED_FVAL       0x1u

#define HWIO_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_BMSK                0x00000002
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_SHFT                       0x1
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_NONE_FVAL                 0x0u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_THRSHLD_CROSSED_FVAL       0x1u

#define HWIO_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_BMSK               0x00000001
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_SHFT                      0x0
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_NONE_FVAL                0x0u
#define HWIO_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_THRSHLD_CROSSED_FVAL       0x1u

//// Register INTERRUPT_CLR ////

#define HWIO_DPE_INTERRUPT_CLR_ADDR(x)                               (x+0x000000bc)
#define HWIO_DPE_INTERRUPT_CLR_PHYS(x)                               (x+0x000000bc)
#define HWIO_DPE_INTERRUPT_CLR_RMSK                                  0x0000000f
#define HWIO_DPE_INTERRUPT_CLR_SHFT                                           0
#define HWIO_DPE_INTERRUPT_CLR_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_INTERRUPT_CLR_ADDR(x), HWIO_DPE_INTERRUPT_CLR_RMSK)
#define HWIO_DPE_INTERRUPT_CLR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_INTERRUPT_CLR_ADDR(x), mask) 
#define HWIO_DPE_INTERRUPT_CLR_OUT(x, val)                           \
	out_dword( HWIO_DPE_INTERRUPT_CLR_ADDR(x), val)
#define HWIO_DPE_INTERRUPT_CLR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_INTERRUPT_CLR_ADDR(x), mask, val, HWIO_DPE_INTERRUPT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_BMSK                   0x00000008
#define HWIO_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_SHFT                          0x3
#define HWIO_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_NOP_FVAL                     0x0u
#define HWIO_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_CLR_INT_FVAL                 0x1u

#define HWIO_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_BMSK                  0x00000004
#define HWIO_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_SHFT                         0x2
#define HWIO_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_NOP_FVAL                    0x0u
#define HWIO_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_CLR_INT_FVAL                0x1u

#define HWIO_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_BMSK                   0x00000002
#define HWIO_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_SHFT                          0x1
#define HWIO_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_NOP_FVAL                     0x0u
#define HWIO_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_CLR_INT_FVAL                 0x1u

#define HWIO_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_BMSK                  0x00000001
#define HWIO_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_SHFT                         0x0
#define HWIO_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_NOP_FVAL                    0x0u
#define HWIO_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_CLR_INT_FVAL                0x1u

//// Register INTERRUPT_SET ////

#define HWIO_DPE_INTERRUPT_SET_ADDR(x)                               (x+0x000000c0)
#define HWIO_DPE_INTERRUPT_SET_PHYS(x)                               (x+0x000000c0)
#define HWIO_DPE_INTERRUPT_SET_RMSK                                  0x0000000f
#define HWIO_DPE_INTERRUPT_SET_SHFT                                           0
#define HWIO_DPE_INTERRUPT_SET_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_INTERRUPT_SET_ADDR(x), HWIO_DPE_INTERRUPT_SET_RMSK)
#define HWIO_DPE_INTERRUPT_SET_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_INTERRUPT_SET_ADDR(x), mask) 
#define HWIO_DPE_INTERRUPT_SET_OUT(x, val)                           \
	out_dword( HWIO_DPE_INTERRUPT_SET_ADDR(x), val)
#define HWIO_DPE_INTERRUPT_SET_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_INTERRUPT_SET_ADDR(x), mask, val, HWIO_DPE_INTERRUPT_SET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_BMSK                   0x00000008
#define HWIO_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_SHFT                          0x3
#define HWIO_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_NOP_FVAL                     0x0u
#define HWIO_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_SET_INT_FVAL                 0x1u

#define HWIO_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_BMSK                  0x00000004
#define HWIO_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_SHFT                         0x2
#define HWIO_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_NOP_FVAL                    0x0u
#define HWIO_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_SET_INT_FVAL                0x1u

#define HWIO_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_BMSK                   0x00000002
#define HWIO_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_SHFT                          0x1
#define HWIO_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_NOP_FVAL                     0x0u
#define HWIO_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_SET_INT_FVAL                 0x1u

#define HWIO_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_BMSK                  0x00000001
#define HWIO_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_SHFT                         0x0
#define HWIO_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_NOP_FVAL                    0x0u
#define HWIO_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_SET_INT_FVAL                0x1u

//// Register ELEVATE_PRI_RD ////

#define HWIO_DPE_ELEVATE_PRI_RD_ADDR(x)                              (x+0x000000d0)
#define HWIO_DPE_ELEVATE_PRI_RD_PHYS(x)                              (x+0x000000d0)
#define HWIO_DPE_ELEVATE_PRI_RD_RMSK                                 0xffffffff
#define HWIO_DPE_ELEVATE_PRI_RD_SHFT                                          0
#define HWIO_DPE_ELEVATE_PRI_RD_IN(x)                                \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_RD_ADDR(x), HWIO_DPE_ELEVATE_PRI_RD_RMSK)
#define HWIO_DPE_ELEVATE_PRI_RD_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_RD_ADDR(x), mask) 
#define HWIO_DPE_ELEVATE_PRI_RD_OUT(x, val)                          \
	out_dword( HWIO_DPE_ELEVATE_PRI_RD_ADDR(x), val)
#define HWIO_DPE_ELEVATE_PRI_RD_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ELEVATE_PRI_RD_ADDR(x), mask, val, HWIO_DPE_ELEVATE_PRI_RD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_BMSK                     0xff000000
#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_SHFT                           0x18

#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_BMSK                     0x00ff0000
#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_SHFT                           0x10

#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_BMSK                     0x0000ff00
#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_SHFT                            0x8

#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_BMSK                     0x000000ff
#define HWIO_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_SHFT                            0x0

//// Register ELEVATE_PRI_WR ////

#define HWIO_DPE_ELEVATE_PRI_WR_ADDR(x)                              (x+0x000000d4)
#define HWIO_DPE_ELEVATE_PRI_WR_PHYS(x)                              (x+0x000000d4)
#define HWIO_DPE_ELEVATE_PRI_WR_RMSK                                 0xffffffff
#define HWIO_DPE_ELEVATE_PRI_WR_SHFT                                          0
#define HWIO_DPE_ELEVATE_PRI_WR_IN(x)                                \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_WR_ADDR(x), HWIO_DPE_ELEVATE_PRI_WR_RMSK)
#define HWIO_DPE_ELEVATE_PRI_WR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_WR_ADDR(x), mask) 
#define HWIO_DPE_ELEVATE_PRI_WR_OUT(x, val)                          \
	out_dword( HWIO_DPE_ELEVATE_PRI_WR_ADDR(x), val)
#define HWIO_DPE_ELEVATE_PRI_WR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ELEVATE_PRI_WR_ADDR(x), mask, val, HWIO_DPE_ELEVATE_PRI_WR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_BMSK                     0xff000000
#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_SHFT                           0x18

#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_BMSK                     0x00ff0000
#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_SHFT                           0x10

#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_BMSK                     0x0000ff00
#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_SHFT                            0x8

#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_BMSK                     0x000000ff
#define HWIO_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_SHFT                            0x0

//// Register TIMER_0 ////

#define HWIO_DPE_TIMER_0_ADDR(x)                                     (x+0x000000e4)
#define HWIO_DPE_TIMER_0_PHYS(x)                                     (x+0x000000e4)
#define HWIO_DPE_TIMER_0_RMSK                                        0xffffffff
#define HWIO_DPE_TIMER_0_SHFT                                                 0
#define HWIO_DPE_TIMER_0_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_TIMER_0_ADDR(x), HWIO_DPE_TIMER_0_RMSK)
#define HWIO_DPE_TIMER_0_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_TIMER_0_ADDR(x), mask) 
#define HWIO_DPE_TIMER_0_OUT(x, val)                                 \
	out_dword( HWIO_DPE_TIMER_0_ADDR(x), val)
#define HWIO_DPE_TIMER_0_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_TIMER_0_ADDR(x), mask, val, HWIO_DPE_TIMER_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_TIMER_0_WTR_DIFF_RANK_BMSK                          0xf0000000
#define HWIO_DPE_TIMER_0_WTR_DIFF_RANK_SHFT                                0x1c

#define HWIO_DPE_TIMER_0_RTW_DIFF_RANK_BMSK                          0x0f000000
#define HWIO_DPE_TIMER_0_RTW_DIFF_RANK_SHFT                                0x18

#define HWIO_DPE_TIMER_0_RTR_DIFF_RANK_BMSK                          0x00f00000
#define HWIO_DPE_TIMER_0_RTR_DIFF_RANK_SHFT                                0x14

#define HWIO_DPE_TIMER_0_WTW_DIFF_RANK_BMSK                          0x000f0000
#define HWIO_DPE_TIMER_0_WTW_DIFF_RANK_SHFT                                0x10

#define HWIO_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_BMSK                  0x0000f000
#define HWIO_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_SHFT                         0xc

#define HWIO_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_BMSK                  0x00000f00
#define HWIO_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_SHFT                         0x8

#define HWIO_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_BMSK                  0x000000f0
#define HWIO_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_SHFT                         0x4

#define HWIO_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_BMSK                  0x0000000f
#define HWIO_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_SHFT                         0x0

//// Register TIMER_1 ////

#define HWIO_DPE_TIMER_1_ADDR(x)                                     (x+0x000000e8)
#define HWIO_DPE_TIMER_1_PHYS(x)                                     (x+0x000000e8)
#define HWIO_DPE_TIMER_1_RMSK                                        0x0001f1ff
#define HWIO_DPE_TIMER_1_SHFT                                                 0
#define HWIO_DPE_TIMER_1_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_TIMER_1_ADDR(x), HWIO_DPE_TIMER_1_RMSK)
#define HWIO_DPE_TIMER_1_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_TIMER_1_ADDR(x), mask) 
#define HWIO_DPE_TIMER_1_OUT(x, val)                                 \
	out_dword( HWIO_DPE_TIMER_1_ADDR(x), val)
#define HWIO_DPE_TIMER_1_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_TIMER_1_ADDR(x), mask, val, HWIO_DPE_TIMER_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_TIMER_1_DERATE_OFFSET_BMSK                          0x0001f000
#define HWIO_DPE_TIMER_1_DERATE_OFFSET_SHFT                                 0xc

#define HWIO_DPE_TIMER_1_TDQSS_BMSK                                  0x00000100
#define HWIO_DPE_TIMER_1_TDQSS_SHFT                                         0x8
#define HWIO_DPE_TIMER_1_TDQSS_ZERO_FVAL                                   0x0u
#define HWIO_DPE_TIMER_1_TDQSS_ONE_FVAL                                    0x1u

#define HWIO_DPE_TIMER_1_IDLE_PWR_DN_CNT_BMSK                        0x000000ff
#define HWIO_DPE_TIMER_1_IDLE_PWR_DN_CNT_SHFT                               0x0

//// Register TIMER_2 ////

#define HWIO_DPE_TIMER_2_ADDR(x)                                     (x+0x000000ec)
#define HWIO_DPE_TIMER_2_PHYS(x)                                     (x+0x000000ec)
#define HWIO_DPE_TIMER_2_RMSK                                        0x0031ffff
#define HWIO_DPE_TIMER_2_SHFT                                                 0
#define HWIO_DPE_TIMER_2_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_TIMER_2_ADDR(x), HWIO_DPE_TIMER_2_RMSK)
#define HWIO_DPE_TIMER_2_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_TIMER_2_ADDR(x), mask) 
#define HWIO_DPE_TIMER_2_OUT(x, val)                                 \
	out_dword( HWIO_DPE_TIMER_2_ADDR(x), val)
#define HWIO_DPE_TIMER_2_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_TIMER_2_ADDR(x), mask, val, HWIO_DPE_TIMER_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_TIMER_2_TMRW_MSB_BMSK                               0x00300000
#define HWIO_DPE_TIMER_2_TMRW_MSB_SHFT                                     0x14

#define HWIO_DPE_TIMER_2_TRASMAX_XO_DIV_6_CYCLES_BMSK                0x0001ff00
#define HWIO_DPE_TIMER_2_TRASMAX_XO_DIV_6_CYCLES_SHFT                       0x8

#define HWIO_DPE_TIMER_2_TMRW_BMSK                                   0x000000f0
#define HWIO_DPE_TIMER_2_TMRW_SHFT                                          0x4

#define HWIO_DPE_TIMER_2_TMRR_BMSK                                   0x0000000f
#define HWIO_DPE_TIMER_2_TMRR_SHFT                                          0x0

//// Register TIMER_3 ////

#define HWIO_DPE_TIMER_3_ADDR(x)                                     (x+0x000000f0)
#define HWIO_DPE_TIMER_3_PHYS(x)                                     (x+0x000000f0)
#define HWIO_DPE_TIMER_3_RMSK                                        0x00330fff
#define HWIO_DPE_TIMER_3_SHFT                                                 0
#define HWIO_DPE_TIMER_3_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_TIMER_3_ADDR(x), HWIO_DPE_TIMER_3_RMSK)
#define HWIO_DPE_TIMER_3_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_TIMER_3_ADDR(x), mask) 
#define HWIO_DPE_TIMER_3_OUT(x, val)                                 \
	out_dword( HWIO_DPE_TIMER_3_ADDR(x), val)
#define HWIO_DPE_TIMER_3_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_TIMER_3_ADDR(x), mask, val, HWIO_DPE_TIMER_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_MSB_BMSK             0x00300000
#define HWIO_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_MSB_SHFT                   0x14

#define HWIO_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_MSB_BMSK             0x00030000
#define HWIO_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_MSB_SHFT                   0x10

#define HWIO_DPE_TIMER_3_BANK_AVAIL_OFFSET_BMSK                      0x00000f00
#define HWIO_DPE_TIMER_3_BANK_AVAIL_OFFSET_SHFT                             0x8

#define HWIO_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_BMSK                 0x000000f0
#define HWIO_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_SHFT                        0x4

#define HWIO_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_BMSK                 0x0000000f
#define HWIO_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_SHFT                        0x0

//// Register MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_ADDR(x)            (x+0x00000104)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_PHYS(x)            (x+0x00000104)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_RMSK               0xf3f3f3f3
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_SHFT                        0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_IN(x)              \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_INM(x, mask)       \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_OUT(x, val)        \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_3_BMSK 0xf0000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_3_SHFT       0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_3_BMSK   0x03000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_3_SHFT         0x18

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_2_BMSK 0x00f00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_2_SHFT       0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_2_BMSK   0x00030000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_2_SHFT         0x10

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_1_BMSK 0x0000f000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_1_SHFT        0xc

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_1_BMSK   0x00000300
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_1_SHFT          0x8

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_0_BMSK 0x000000f0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_0_SHFT        0x4

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_0_BMSK   0x00000003
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_0_SHFT          0x0

//// Register MRW_BEFORE_FREQ_SWITCH_WAIT_TIME ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_ADDR(x)            (x+0x00000108)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_PHYS(x)            (x+0x00000108)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_RMSK               0xffffffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_SHFT                        0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_IN(x)              \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_INM(x, mask)       \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_OUT(x, val)        \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_3_BMSK   0xff000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_3_SHFT         0x18

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_2_BMSK   0x00ff0000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_2_SHFT         0x10

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_1_BMSK   0x0000ff00
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_1_SHFT          0x8

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_0_BMSK   0x000000ff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_0_SHFT          0x0

//// Register MRW_AFTER_FREQ_SWITCH_WAIT_TYPE ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_ADDR(x)             (x+0x0000010c)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_PHYS(x)             (x+0x0000010c)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_RMSK                0xf3f3f3f3
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_SHFT                         0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_IN(x)               \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_INM(x, mask)        \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_OUT(x, val)         \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_3_BMSK 0xf0000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_3_SHFT       0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_3_BMSK    0x03000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_3_SHFT          0x18

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_2_BMSK 0x00f00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_2_SHFT       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_2_BMSK    0x00030000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_2_SHFT          0x10

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_1_BMSK 0x0000f000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_1_SHFT        0xc

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_1_BMSK    0x00000300
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_1_SHFT           0x8

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_0_BMSK 0x000000f0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_PRECISE_0_SHFT        0x4

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_0_BMSK    0x00000003
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_WAIT_TYPE_0_SHFT           0x0

//// Register MRW_AFTER_FREQ_SWITCH_WAIT_TIME ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_ADDR(x)             (x+0x00000110)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_PHYS(x)             (x+0x00000110)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_RMSK                0xffffffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_SHFT                         0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_IN(x)               \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_INM(x, mask)        \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_OUT(x, val)         \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_3_BMSK    0xff000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_3_SHFT          0x18

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_2_BMSK    0x00ff0000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_2_SHFT          0x10

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_1_BMSK    0x0000ff00
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_1_SHFT           0x8

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_0_BMSK    0x000000ff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_0_SHFT           0x0

//// Register MRW_BEFORE_FREQ_SWITCH_0 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x)                    (x+0x00000114)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_PHYS(x)                    (x+0x00000114)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_1 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x)                    (x+0x00000118)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_PHYS(x)                    (x+0x00000118)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_2 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x)                    (x+0x0000011c)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_PHYS(x)                    (x+0x0000011c)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_3 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x)                    (x+0x00000120)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_PHYS(x)                    (x+0x00000120)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_SHFT                       0x0

//// Register MRW_AFTER_FREQ_SWITCH_0 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x)                     (x+0x00000124)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_PHYS(x)                     (x+0x00000124)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_SHFT                        0x0

//// Register MRW_AFTER_FREQ_SWITCH_1 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x)                     (x+0x00000128)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_PHYS(x)                     (x+0x00000128)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_SHFT                        0x0

//// Register MRW_AFTER_FREQ_SWITCH_2 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x)                     (x+0x0000012c)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_PHYS(x)                     (x+0x0000012c)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_SHFT                        0x0

//// Register MRW_AFTER_FREQ_SWITCH_3 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x)                     (x+0x00000130)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_PHYS(x)                     (x+0x00000130)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_SHFT                        0x0

//// Register MRW_FREQ_SWITCH ////

#define HWIO_DPE_MRW_FREQ_SWITCH_ADDR(x)                             (x+0x00000134)
#define HWIO_DPE_MRW_FREQ_SWITCH_PHYS(x)                             (x+0x00000134)
#define HWIO_DPE_MRW_FREQ_SWITCH_RMSK                                0x00ff01ff
#define HWIO_DPE_MRW_FREQ_SWITCH_SHFT                                         0
#define HWIO_DPE_MRW_FREQ_SWITCH_IN(x)                               \
	in_dword_masked ( HWIO_DPE_MRW_FREQ_SWITCH_ADDR(x), HWIO_DPE_MRW_FREQ_SWITCH_RMSK)
#define HWIO_DPE_MRW_FREQ_SWITCH_INM(x, mask)                        \
	in_dword_masked ( HWIO_DPE_MRW_FREQ_SWITCH_ADDR(x), mask) 
#define HWIO_DPE_MRW_FREQ_SWITCH_OUT(x, val)                         \
	out_dword( HWIO_DPE_MRW_FREQ_SWITCH_ADDR(x), val)
#define HWIO_DPE_MRW_FREQ_SWITCH_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_FREQ_SWITCH_ADDR(x), mask, val, HWIO_DPE_MRW_FREQ_SWITCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_7_BMSK                       0x00800000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_7_SHFT                             0x17
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_7_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_7_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_6_BMSK                       0x00400000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_6_SHFT                             0x16
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_6_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_6_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_5_BMSK                       0x00200000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_5_SHFT                             0x15
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_5_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_5_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_4_BMSK                       0x00100000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_4_SHFT                             0x14
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_4_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_4_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_3_BMSK                       0x00080000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_3_SHFT                             0x13
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_3_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_3_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_2_BMSK                       0x00040000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_2_SHFT                             0x12
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_2_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_2_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_1_BMSK                       0x00020000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_1_SHFT                             0x11
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_1_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_1_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_0_BMSK                       0x00010000
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_0_SHFT                             0x10
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_0_NOP_FVAL                         0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_BEFORE_0_EXEC_FVAL                        0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_DURING_BMSK                         0x00000100
#define HWIO_DPE_MRW_FREQ_SWITCH_DURING_SHFT                                0x8
#define HWIO_DPE_MRW_FREQ_SWITCH_DURING_NOP_FVAL                           0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_DURING_EXEC_FVAL                          0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_7_BMSK                        0x00000080
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_7_SHFT                               0x7
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_7_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_7_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_6_BMSK                        0x00000040
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_6_SHFT                               0x6
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_6_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_6_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_5_BMSK                        0x00000020
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_5_SHFT                               0x5
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_5_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_5_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_4_BMSK                        0x00000010
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_4_SHFT                               0x4
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_4_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_4_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_3_BMSK                        0x00000008
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_3_SHFT                               0x3
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_3_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_3_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_2_BMSK                        0x00000004
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_2_SHFT                               0x2
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_2_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_2_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_1_BMSK                        0x00000002
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_1_SHFT                               0x1
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_1_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_1_EXEC_FVAL                         0x1u

#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_0_BMSK                        0x00000001
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_0_SHFT                               0x0
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_0_NOP_FVAL                          0x0u
#define HWIO_DPE_MRW_FREQ_SWITCH_AFTER_0_EXEC_FVAL                         0x1u

//// Register MRW_DURING_FREQ_SWITCH ////

#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_ADDR(x)                      (x+0x00000138)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_PHYS(x)                      (x+0x00000138)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_RMSK                         0x3ff0ffff
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_SHFT                                  0
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_IN(x)                        \
	in_dword_masked ( HWIO_DPE_MRW_DURING_FREQ_SWITCH_ADDR(x), HWIO_DPE_MRW_DURING_FREQ_SWITCH_RMSK)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_INM(x, mask)                 \
	in_dword_masked ( HWIO_DPE_MRW_DURING_FREQ_SWITCH_ADDR(x), mask) 
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_OUT(x, val)                  \
	out_dword( HWIO_DPE_MRW_DURING_FREQ_SWITCH_ADDR(x), val)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_DURING_FREQ_SWITCH_ADDR(x), mask, val, HWIO_DPE_MRW_DURING_FREQ_SWITCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_W_CS_BMSK                    0x30000000
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_W_CS_SHFT                          0x1c

#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_W_ADDR_BMSK                  0x0ff00000
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_W_ADDR_SHFT                        0x14

#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_W_DATA_BMSK                  0x0000ffff
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_W_DATA_SHFT                         0x0

//// Register ZQCAL_FREQ_SWITCH ////

#define HWIO_DPE_ZQCAL_FREQ_SWITCH_ADDR(x)                           (x+0x0000013c)
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_PHYS(x)                           (x+0x0000013c)
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_RMSK                              0x0000007f
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_SHFT                                       0
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_IN(x)                             \
	in_dword_masked ( HWIO_DPE_ZQCAL_FREQ_SWITCH_ADDR(x), HWIO_DPE_ZQCAL_FREQ_SWITCH_RMSK)
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_ZQCAL_FREQ_SWITCH_ADDR(x), mask) 
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_OUT(x, val)                       \
	out_dword( HWIO_DPE_ZQCAL_FREQ_SWITCH_ADDR(x), val)
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ZQCAL_FREQ_SWITCH_ADDR(x), mask, val, HWIO_DPE_ZQCAL_FREQ_SWITCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ZQCAL_FREQ_SWITCH_WAIT_BMSK                         0x0000007f
#define HWIO_DPE_ZQCAL_FREQ_SWITCH_WAIT_SHFT                                0x0

//// Register MRW_DURING_FREQ_SWITCH_WAIT_TIME ////

#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_ADDR(x)            (x+0x00000140)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_PHYS(x)            (x+0x00000140)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_RMSK               0x000000ff
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_SHFT                        0
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_IN(x)              \
	in_dword_masked ( HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_ADDR(x), HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_RMSK)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_INM(x, mask)       \
	in_dword_masked ( HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_ADDR(x), mask) 
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_OUT(x, val)        \
	out_dword( HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_ADDR(x), val)
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_ADDR(x), mask, val, HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_BMSK     0x000000ff
#define HWIO_DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME_WAIT_TIME_SHFT            0x0

//// Register DRAM_TIMING_0 ////

#define HWIO_DPE_DRAM_TIMING_0_ADDR(x)                               (x+0x00000144)
#define HWIO_DPE_DRAM_TIMING_0_PHYS(x)                               (x+0x00000144)
#define HWIO_DPE_DRAM_TIMING_0_RMSK                                  0x0000f3ff
#define HWIO_DPE_DRAM_TIMING_0_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_0_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_0_ADDR(x), HWIO_DPE_DRAM_TIMING_0_RMSK)
#define HWIO_DPE_DRAM_TIMING_0_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_0_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_0_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_0_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_0_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_0_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_BMSK                  0x0000f000
#define HWIO_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_SHFT                         0xc

#define HWIO_DPE_DRAM_TIMING_0_TRASMIN_BMSK                          0x000003ff
#define HWIO_DPE_DRAM_TIMING_0_TRASMIN_SHFT                                 0x0

//// Register DRAM_TIMING_1 ////

#define HWIO_DPE_DRAM_TIMING_1_ADDR(x)                               (x+0x00000148)
#define HWIO_DPE_DRAM_TIMING_1_PHYS(x)                               (x+0x00000148)
#define HWIO_DPE_DRAM_TIMING_1_RMSK                                  0xf1fff1ff
#define HWIO_DPE_DRAM_TIMING_1_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_1_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_1_ADDR(x), HWIO_DPE_DRAM_TIMING_1_RMSK)
#define HWIO_DPE_DRAM_TIMING_1_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_1_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_1_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_1_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_1_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_1_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_1_TWR_MIN_CYC_BMSK                      0xf0000000
#define HWIO_DPE_DRAM_TIMING_1_TWR_MIN_CYC_SHFT                            0x1c

#define HWIO_DPE_DRAM_TIMING_1_TWR_BMSK                              0x01ff0000
#define HWIO_DPE_DRAM_TIMING_1_TWR_SHFT                                    0x10

#define HWIO_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_BMSK                     0x0000f000
#define HWIO_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_SHFT                            0xc

#define HWIO_DPE_DRAM_TIMING_1_TRCD_BMSK                             0x000001ff
#define HWIO_DPE_DRAM_TIMING_1_TRCD_SHFT                                    0x0

//// Register DRAM_TIMING_2 ////

#define HWIO_DPE_DRAM_TIMING_2_ADDR(x)                               (x+0x0000014c)
#define HWIO_DPE_DRAM_TIMING_2_PHYS(x)                               (x+0x0000014c)
#define HWIO_DPE_DRAM_TIMING_2_RMSK                                  0xf8fff0ff
#define HWIO_DPE_DRAM_TIMING_2_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_2_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_2_ADDR(x), HWIO_DPE_DRAM_TIMING_2_RMSK)
#define HWIO_DPE_DRAM_TIMING_2_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_2_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_2_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_2_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_2_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_2_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_BMSK                     0xf8000000
#define HWIO_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_SHFT                           0x1b

#define HWIO_DPE_DRAM_TIMING_2_TWTR_BMSK                             0x00ff0000
#define HWIO_DPE_DRAM_TIMING_2_TWTR_SHFT                                   0x10

#define HWIO_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_BMSK                     0x0000f000
#define HWIO_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_SHFT                            0xc

#define HWIO_DPE_DRAM_TIMING_2_TRRD_BMSK                             0x000000ff
#define HWIO_DPE_DRAM_TIMING_2_TRRD_SHFT                                    0x0

//// Register DRAM_TIMING_3 ////

#define HWIO_DPE_DRAM_TIMING_3_ADDR(x)                               (x+0x00000150)
#define HWIO_DPE_DRAM_TIMING_3_PHYS(x)                               (x+0x00000150)
#define HWIO_DPE_DRAM_TIMING_3_RMSK                                  0xffffffff
#define HWIO_DPE_DRAM_TIMING_3_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_3_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_3_ADDR(x), HWIO_DPE_DRAM_TIMING_3_RMSK)
#define HWIO_DPE_DRAM_TIMING_3_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_3_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_3_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_3_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_3_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_3_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_BMSK                   0xf0000000
#define HWIO_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_SHFT                         0x1c

#define HWIO_DPE_DRAM_TIMING_3_TRFCAB_BMSK                           0x0fff0000
#define HWIO_DPE_DRAM_TIMING_3_TRFCAB_SHFT                                 0x10

#define HWIO_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_BMSK                   0x0000f000
#define HWIO_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_SHFT                          0xc

#define HWIO_DPE_DRAM_TIMING_3_TRFCPB_BMSK                           0x00000fff
#define HWIO_DPE_DRAM_TIMING_3_TRFCPB_SHFT                                  0x0

//// Register DRAM_TIMING_4 ////

#define HWIO_DPE_DRAM_TIMING_4_ADDR(x)                               (x+0x00000154)
#define HWIO_DPE_DRAM_TIMING_4_PHYS(x)                               (x+0x00000154)
#define HWIO_DPE_DRAM_TIMING_4_RMSK                                  0x0001f07f
#define HWIO_DPE_DRAM_TIMING_4_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_4_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_4_ADDR(x), HWIO_DPE_DRAM_TIMING_4_RMSK)
#define HWIO_DPE_DRAM_TIMING_4_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_4_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_4_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_4_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_4_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_4_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_BMSK                     0x0001f000
#define HWIO_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_SHFT                            0xc

#define HWIO_DPE_DRAM_TIMING_4_TRTP_BMSK                             0x0000007f
#define HWIO_DPE_DRAM_TIMING_4_TRTP_SHFT                                    0x0

//// Register DRAM_TIMING_5 ////

#define HWIO_DPE_DRAM_TIMING_5_ADDR(x)                               (x+0x00000158)
#define HWIO_DPE_DRAM_TIMING_5_PHYS(x)                               (x+0x00000158)
#define HWIO_DPE_DRAM_TIMING_5_RMSK                                  0xf1fff1ff
#define HWIO_DPE_DRAM_TIMING_5_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_5_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_5_ADDR(x), HWIO_DPE_DRAM_TIMING_5_RMSK)
#define HWIO_DPE_DRAM_TIMING_5_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_5_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_5_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_5_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_5_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_5_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_BMSK                    0xf0000000
#define HWIO_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_SHFT                          0x1c

#define HWIO_DPE_DRAM_TIMING_5_TRPAB_BMSK                            0x01ff0000
#define HWIO_DPE_DRAM_TIMING_5_TRPAB_SHFT                                  0x10

#define HWIO_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_BMSK                    0x0000f000
#define HWIO_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_SHFT                           0xc

#define HWIO_DPE_DRAM_TIMING_5_TRPPB_BMSK                            0x000001ff
#define HWIO_DPE_DRAM_TIMING_5_TRPPB_SHFT                                   0x0

//// Register DRAM_TIMING_6 ////

#define HWIO_DPE_DRAM_TIMING_6_ADDR(x)                               (x+0x0000015c)
#define HWIO_DPE_DRAM_TIMING_6_PHYS(x)                               (x+0x0000015c)
#define HWIO_DPE_DRAM_TIMING_6_RMSK                                  0xf3fff0ff
#define HWIO_DPE_DRAM_TIMING_6_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_6_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_6_ADDR(x), HWIO_DPE_DRAM_TIMING_6_RMSK)
#define HWIO_DPE_DRAM_TIMING_6_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_6_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_6_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_6_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_6_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_6_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_BMSK                     0xf0000000
#define HWIO_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_SHFT                           0x1c

#define HWIO_DPE_DRAM_TIMING_6_TFAW_BMSK                             0x03ff0000
#define HWIO_DPE_DRAM_TIMING_6_TFAW_SHFT                                   0x10

#define HWIO_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_BMSK                     0x0000f000
#define HWIO_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_SHFT                            0xc

#define HWIO_DPE_DRAM_TIMING_6_TCKE_BMSK                             0x000000ff
#define HWIO_DPE_DRAM_TIMING_6_TCKE_SHFT                                    0x0

//// Register DRAM_TIMING_7 ////

#define HWIO_DPE_DRAM_TIMING_7_ADDR(x)                               (x+0x00000160)
#define HWIO_DPE_DRAM_TIMING_7_PHYS(x)                               (x+0x00000160)
#define HWIO_DPE_DRAM_TIMING_7_RMSK                                  0x007f07ff
#define HWIO_DPE_DRAM_TIMING_7_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_7_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_7_ADDR(x), HWIO_DPE_DRAM_TIMING_7_RMSK)
#define HWIO_DPE_DRAM_TIMING_7_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_7_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_7_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_7_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_7_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_7_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_BMSK                    0x007f0000
#define HWIO_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_SHFT                          0x10

#define HWIO_DPE_DRAM_TIMING_7_TZQCS_BMSK                            0x000007ff
#define HWIO_DPE_DRAM_TIMING_7_TZQCS_SHFT                                   0x0

//// Register DRAM_TIMING_8 ////

#define HWIO_DPE_DRAM_TIMING_8_ADDR(x)                               (x+0x00000164)
#define HWIO_DPE_DRAM_TIMING_8_PHYS(x)                               (x+0x00000164)
#define HWIO_DPE_DRAM_TIMING_8_RMSK                                  0x0000f7ff
#define HWIO_DPE_DRAM_TIMING_8_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_8_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_8_ADDR(x), HWIO_DPE_DRAM_TIMING_8_RMSK)
#define HWIO_DPE_DRAM_TIMING_8_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_8_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_8_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_8_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_8_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_8_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_8_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_BMSK                     0x0000f000
#define HWIO_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_SHFT                            0xc

#define HWIO_DPE_DRAM_TIMING_8_TMOD_BMSK                             0x000007ff
#define HWIO_DPE_DRAM_TIMING_8_TMOD_SHFT                                    0x0

//// Register DRAM_TIMING_9 ////

#define HWIO_DPE_DRAM_TIMING_9_ADDR(x)                               (x+0x00000168)
#define HWIO_DPE_DRAM_TIMING_9_PHYS(x)                               (x+0x00000168)
#define HWIO_DPE_DRAM_TIMING_9_RMSK                                  0x0000f1ff
#define HWIO_DPE_DRAM_TIMING_9_SHFT                                           0
#define HWIO_DPE_DRAM_TIMING_9_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_9_ADDR(x), HWIO_DPE_DRAM_TIMING_9_RMSK)
#define HWIO_DPE_DRAM_TIMING_9_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_9_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_9_OUT(x, val)                           \
	out_dword( HWIO_DPE_DRAM_TIMING_9_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_9_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_9_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_9_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_BMSK          0x0000f000
#define HWIO_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_SHFT                 0xc

#define HWIO_DPE_DRAM_TIMING_9_MIN_SR_DURATION_BMSK                  0x000001ff
#define HWIO_DPE_DRAM_TIMING_9_MIN_SR_DURATION_SHFT                         0x0

//// Register DRAM_TIMING_10 ////

#define HWIO_DPE_DRAM_TIMING_10_ADDR(x)                              (x+0x0000016c)
#define HWIO_DPE_DRAM_TIMING_10_PHYS(x)                              (x+0x0000016c)
#define HWIO_DPE_DRAM_TIMING_10_RMSK                                 0xffffffff
#define HWIO_DPE_DRAM_TIMING_10_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_10_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_10_ADDR(x), HWIO_DPE_DRAM_TIMING_10_RMSK)
#define HWIO_DPE_DRAM_TIMING_10_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_10_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_10_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_10_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_10_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_10_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_10_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_BMSK                   0xf0000000
#define HWIO_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_SHFT                         0x1c

#define HWIO_DPE_DRAM_TIMING_10_TXSRD_BMSK                           0x0fff0000
#define HWIO_DPE_DRAM_TIMING_10_TXSRD_SHFT                                 0x10

#define HWIO_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_BMSK                   0x0000f000
#define HWIO_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_SHFT                          0xc

#define HWIO_DPE_DRAM_TIMING_10_TXSNR_BMSK                           0x00000fff
#define HWIO_DPE_DRAM_TIMING_10_TXSNR_SHFT                                  0x0

//// Register DRAM_TIMING_11 ////

#define HWIO_DPE_DRAM_TIMING_11_ADDR(x)                              (x+0x00000170)
#define HWIO_DPE_DRAM_TIMING_11_PHYS(x)                              (x+0x00000170)
#define HWIO_DPE_DRAM_TIMING_11_RMSK                                 0xf0fff1ff
#define HWIO_DPE_DRAM_TIMING_11_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_11_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_11_ADDR(x), HWIO_DPE_DRAM_TIMING_11_RMSK)
#define HWIO_DPE_DRAM_TIMING_11_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_11_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_11_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_11_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_11_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_11_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_11_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_BMSK        0xf0000000
#define HWIO_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_SHFT              0x1c

#define HWIO_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_BMSK                0x00ff0000
#define HWIO_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_SHFT                      0x10

#define HWIO_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_BMSK         0x0000f000
#define HWIO_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_SHFT                0xc

#define HWIO_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_BMSK                 0x000001ff
#define HWIO_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_SHFT                        0x0

//// Register DRAM_TIMING_12 ////

#define HWIO_DPE_DRAM_TIMING_12_ADDR(x)                              (x+0x00000174)
#define HWIO_DPE_DRAM_TIMING_12_PHYS(x)                              (x+0x00000174)
#define HWIO_DPE_DRAM_TIMING_12_RMSK                                 0xf0fff1ff
#define HWIO_DPE_DRAM_TIMING_12_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_12_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_12_ADDR(x), HWIO_DPE_DRAM_TIMING_12_RMSK)
#define HWIO_DPE_DRAM_TIMING_12_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_12_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_12_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_12_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_12_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_12_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_12_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_BMSK       0xf0000000
#define HWIO_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_SHFT             0x1c

#define HWIO_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_BMSK               0x00ff0000
#define HWIO_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_SHFT                     0x10

#define HWIO_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_BMSK        0x0000f000
#define HWIO_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_SHFT               0xc

#define HWIO_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_BMSK                0x000001ff
#define HWIO_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_SHFT                       0x0

//// Register DRAM_TIMING_13 ////

#define HWIO_DPE_DRAM_TIMING_13_ADDR(x)                              (x+0x00000178)
#define HWIO_DPE_DRAM_TIMING_13_PHYS(x)                              (x+0x00000178)
#define HWIO_DPE_DRAM_TIMING_13_RMSK                                 0xf3ffffff
#define HWIO_DPE_DRAM_TIMING_13_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_13_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_13_ADDR(x), HWIO_DPE_DRAM_TIMING_13_RMSK)
#define HWIO_DPE_DRAM_TIMING_13_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_13_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_13_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_13_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_13_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_13_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_13_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_BMSK      0xf0000000
#define HWIO_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_SHFT            0x1c

#define HWIO_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_MSB_BMSK  0x03000000
#define HWIO_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_MSB_SHFT        0x18

#define HWIO_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_BMSK              0x00ff0000
#define HWIO_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_SHFT                    0x10

#define HWIO_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_BMSK      0x0000f000
#define HWIO_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_SHFT             0xc

#define HWIO_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_BMSK              0x00000fff
#define HWIO_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_SHFT                     0x0

//// Register DRAM_TIMING_14 ////

#define HWIO_DPE_DRAM_TIMING_14_ADDR(x)                              (x+0x0000017c)
#define HWIO_DPE_DRAM_TIMING_14_PHYS(x)                              (x+0x0000017c)
#define HWIO_DPE_DRAM_TIMING_14_RMSK                                 0xf3fff0ff
#define HWIO_DPE_DRAM_TIMING_14_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_14_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_14_ADDR(x), HWIO_DPE_DRAM_TIMING_14_RMSK)
#define HWIO_DPE_DRAM_TIMING_14_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_14_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_14_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_14_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_14_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_14_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_14_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_BMSK      0xf0000000
#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_SHFT            0x1c

#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_START_SUB_CYCLES_BMSK      0x03000000
#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_START_SUB_CYCLES_SHFT            0x18

#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_START_BMSK                 0x00ff0000
#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_START_SHFT                       0x10

#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_BMSK        0x0000f000
#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_SHFT               0xc

#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_END_BMSK                   0x000000ff
#define HWIO_DPE_DRAM_TIMING_14_IE_WINDOW_END_SHFT                          0x0

//// Register DRAM_TIMING_15 ////

#define HWIO_DPE_DRAM_TIMING_15_ADDR(x)                              (x+0x00000180)
#define HWIO_DPE_DRAM_TIMING_15_PHYS(x)                              (x+0x00000180)
#define HWIO_DPE_DRAM_TIMING_15_RMSK                                 0xf0ffffff
#define HWIO_DPE_DRAM_TIMING_15_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_15_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_15_ADDR(x), HWIO_DPE_DRAM_TIMING_15_RMSK)
#define HWIO_DPE_DRAM_TIMING_15_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_15_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_15_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_15_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_15_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_15_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_15_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_BMSK     0xf0000000
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_SHFT           0x1c

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_START_BMSK                0x00ff0000
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_START_SHFT                      0x10

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_BMSK       0x0000f000
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_SHFT              0xc

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_1X_BMSK    0x00000800
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_1X_SHFT           0xb

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_2X_BMSK    0x00000400
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_2X_SHFT           0xa

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_3X_BMSK    0x00000200
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_3X_SHFT           0x9

#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_BMSK                  0x000001ff
#define HWIO_DPE_DRAM_TIMING_15_RD_CAPTURE_END_SHFT                         0x0

//// Register DRAM_TIMING_16 ////

#define HWIO_DPE_DRAM_TIMING_16_ADDR(x)                              (x+0x00000184)
#define HWIO_DPE_DRAM_TIMING_16_PHYS(x)                              (x+0x00000184)
#define HWIO_DPE_DRAM_TIMING_16_RMSK                                 0x331f3f3f
#define HWIO_DPE_DRAM_TIMING_16_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_16_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_16_ADDR(x), HWIO_DPE_DRAM_TIMING_16_RMSK)
#define HWIO_DPE_DRAM_TIMING_16_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_16_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_16_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_16_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_16_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_16_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_16_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_16_ODTON_MAX_ADD_CYCLES_BMSK            0x30000000
#define HWIO_DPE_DRAM_TIMING_16_ODTON_MAX_ADD_CYCLES_SHFT                  0x1c

#define HWIO_DPE_DRAM_TIMING_16_ODTOFF_MIN_SUB_CYCLES_BMSK           0x03000000
#define HWIO_DPE_DRAM_TIMING_16_ODTOFF_MIN_SUB_CYCLES_SHFT                 0x18

#define HWIO_DPE_DRAM_TIMING_16_PAD_MODE_BMSK                        0x00100000
#define HWIO_DPE_DRAM_TIMING_16_PAD_MODE_SHFT                              0x14
#define HWIO_DPE_DRAM_TIMING_16_PAD_MODE_LOW_POWER_MODE_FVAL               0x0u
#define HWIO_DPE_DRAM_TIMING_16_PAD_MODE_HIGH_POWER_MODE_FVAL              0x1u

#define HWIO_DPE_DRAM_TIMING_16_TCCD_BMSK                            0x000f0000
#define HWIO_DPE_DRAM_TIMING_16_TCCD_SHFT                                  0x10

#define HWIO_DPE_DRAM_TIMING_16_RD_LATENCY_BMSK                      0x00003f00
#define HWIO_DPE_DRAM_TIMING_16_RD_LATENCY_SHFT                             0x8

#define HWIO_DPE_DRAM_TIMING_16_WR_LATENCY_BMSK                      0x0000003f
#define HWIO_DPE_DRAM_TIMING_16_WR_LATENCY_SHFT                             0x0

//// Register DRAM_TIMING_17 ////

#define HWIO_DPE_DRAM_TIMING_17_ADDR(x)                              (x+0x00000188)
#define HWIO_DPE_DRAM_TIMING_17_PHYS(x)                              (x+0x00000188)
#define HWIO_DPE_DRAM_TIMING_17_RMSK                                 0x03ff0fff
#define HWIO_DPE_DRAM_TIMING_17_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_17_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_17_ADDR(x), HWIO_DPE_DRAM_TIMING_17_RMSK)
#define HWIO_DPE_DRAM_TIMING_17_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_17_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_17_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_17_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_17_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_17_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_17_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_BMSK                   0x03ff0000
#define HWIO_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_SHFT                         0x10

#define HWIO_DPE_DRAM_TIMING_17_TZQCL_BMSK                           0x00000fff
#define HWIO_DPE_DRAM_TIMING_17_TZQCL_SHFT                                  0x0

//// Register DRAM_TIMING_18 ////

#define HWIO_DPE_DRAM_TIMING_18_ADDR(x)                              (x+0x0000018c)
#define HWIO_DPE_DRAM_TIMING_18_PHYS(x)                              (x+0x0000018c)
#define HWIO_DPE_DRAM_TIMING_18_RMSK                                 0x3f3f3f3f
#define HWIO_DPE_DRAM_TIMING_18_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_18_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_18_ADDR(x), HWIO_DPE_DRAM_TIMING_18_RMSK)
#define HWIO_DPE_DRAM_TIMING_18_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_18_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_18_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_18_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_18_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_18_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_18_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE7_BMSK             0x3f000000
#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE7_SHFT                   0x18

#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE6_BMSK             0x003f0000
#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE6_SHFT                   0x10

#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE5_BMSK             0x00003f00
#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE5_SHFT                    0x8

#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE4_BMSK             0x0000003f
#define HWIO_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE4_SHFT                    0x0

//// Register DRAM_TIMING_19 ////

#define HWIO_DPE_DRAM_TIMING_19_ADDR(x)                              (x+0x00000190)
#define HWIO_DPE_DRAM_TIMING_19_PHYS(x)                              (x+0x00000190)
#define HWIO_DPE_DRAM_TIMING_19_RMSK                                 0x3f3f3f3f
#define HWIO_DPE_DRAM_TIMING_19_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_19_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_19_ADDR(x), HWIO_DPE_DRAM_TIMING_19_RMSK)
#define HWIO_DPE_DRAM_TIMING_19_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_19_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_19_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_19_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_19_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_19_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_19_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE3_BMSK             0x3f000000
#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE3_SHFT                   0x18

#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE2_BMSK             0x003f0000
#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE2_SHFT                   0x10

#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE1_BMSK             0x00003f00
#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE1_SHFT                    0x8

#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE0_BMSK             0x0000003f
#define HWIO_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE0_SHFT                    0x0

//// Register DRAM_TIMING_20 ////

#define HWIO_DPE_DRAM_TIMING_20_ADDR(x)                              (x+0x00000194)
#define HWIO_DPE_DRAM_TIMING_20_PHYS(x)                              (x+0x00000194)
#define HWIO_DPE_DRAM_TIMING_20_RMSK                                 0xffffffff
#define HWIO_DPE_DRAM_TIMING_20_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_20_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_20_ADDR(x), HWIO_DPE_DRAM_TIMING_20_RMSK)
#define HWIO_DPE_DRAM_TIMING_20_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_20_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_20_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_20_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_20_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_20_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_20_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE7_BMSK              0xff000000
#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE7_SHFT                    0x18

#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE6_BMSK              0x00ff0000
#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE6_SHFT                    0x10

#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE5_BMSK              0x0000ff00
#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE5_SHFT                     0x8

#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE4_BMSK              0x000000ff
#define HWIO_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE4_SHFT                     0x0

//// Register DRAM_TIMING_21 ////

#define HWIO_DPE_DRAM_TIMING_21_ADDR(x)                              (x+0x00000198)
#define HWIO_DPE_DRAM_TIMING_21_PHYS(x)                              (x+0x00000198)
#define HWIO_DPE_DRAM_TIMING_21_RMSK                                 0xffffffff
#define HWIO_DPE_DRAM_TIMING_21_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_21_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_21_ADDR(x), HWIO_DPE_DRAM_TIMING_21_RMSK)
#define HWIO_DPE_DRAM_TIMING_21_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_21_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_21_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_21_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_21_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_21_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_21_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE3_BMSK              0xff000000
#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE3_SHFT                    0x18

#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE2_BMSK              0x00ff0000
#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE2_SHFT                    0x10

#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE1_BMSK              0x0000ff00
#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE1_SHFT                     0x8

#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE0_BMSK              0x000000ff
#define HWIO_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE0_SHFT                     0x0

//// Register DRAM_TIMING_22 ////

#define HWIO_DPE_DRAM_TIMING_22_ADDR(x)                              (x+0x0000019c)
#define HWIO_DPE_DRAM_TIMING_22_PHYS(x)                              (x+0x0000019c)
#define HWIO_DPE_DRAM_TIMING_22_RMSK                                 0x33333333
#define HWIO_DPE_DRAM_TIMING_22_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_22_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_22_ADDR(x), HWIO_DPE_DRAM_TIMING_22_RMSK)
#define HWIO_DPE_DRAM_TIMING_22_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_22_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_22_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_22_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_22_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_22_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_22_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_BMSK            0x30000000
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_SHFT                  0x1c
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_BMSK            0x03000000
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_SHFT                  0x18
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_BMSK            0x00300000
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_SHFT                  0x14
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_BMSK            0x00030000
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_SHFT                  0x10
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_BMSK            0x00003000
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_SHFT                   0xc
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_BMSK            0x00000300
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_SHFT                   0x8
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_BMSK            0x00000030
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_SHFT                   0x4
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_BMSK            0x00000003
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_SHFT                   0x0
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_NO_DELAY_FVAL         0x0u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_MINOR_DLY_FVAL        0x1u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

//// Register DRAM_TIMING_23 ////

#define HWIO_DPE_DRAM_TIMING_23_ADDR(x)                              (x+0x000001a0)
#define HWIO_DPE_DRAM_TIMING_23_PHYS(x)                              (x+0x000001a0)
#define HWIO_DPE_DRAM_TIMING_23_RMSK                                 0x3f1f3f1f
#define HWIO_DPE_DRAM_TIMING_23_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_23_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_23_ADDR(x), HWIO_DPE_DRAM_TIMING_23_RMSK)
#define HWIO_DPE_DRAM_TIMING_23_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_23_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_23_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_23_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_23_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_23_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_23_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_23_ODTON_MAX_BMSK                       0x3f000000
#define HWIO_DPE_DRAM_TIMING_23_ODTON_MAX_SHFT                             0x18

#define HWIO_DPE_DRAM_TIMING_23_ODTON_MIN_BMSK                       0x001f0000
#define HWIO_DPE_DRAM_TIMING_23_ODTON_MIN_SHFT                             0x10

#define HWIO_DPE_DRAM_TIMING_23_ODTOFF_MAX_BMSK                      0x00003f00
#define HWIO_DPE_DRAM_TIMING_23_ODTOFF_MAX_SHFT                             0x8

#define HWIO_DPE_DRAM_TIMING_23_ODTOFF_MIN_BMSK                      0x0000001f
#define HWIO_DPE_DRAM_TIMING_23_ODTOFF_MIN_SHFT                             0x0

//// Register DRAM_TIMING_0_ACT ////

#define HWIO_DPE_DRAM_TIMING_0_ACT_ADDR(x)                           (x+0x000001a4)
#define HWIO_DPE_DRAM_TIMING_0_ACT_PHYS(x)                           (x+0x000001a4)
#define HWIO_DPE_DRAM_TIMING_0_ACT_RMSK                              0x0000007f
#define HWIO_DPE_DRAM_TIMING_0_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_0_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_0_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_0_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_0_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_0_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_0_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_0_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_0_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_0_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_0_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_0_ACT_TRASMIN_BMSK                      0x0000007f
#define HWIO_DPE_DRAM_TIMING_0_ACT_TRASMIN_SHFT                             0x0

//// Register DRAM_TIMING_1_ACT ////

#define HWIO_DPE_DRAM_TIMING_1_ACT_ADDR(x)                           (x+0x000001a8)
#define HWIO_DPE_DRAM_TIMING_1_ACT_PHYS(x)                           (x+0x000001a8)
#define HWIO_DPE_DRAM_TIMING_1_ACT_RMSK                              0x007f007f
#define HWIO_DPE_DRAM_TIMING_1_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_1_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_1_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_1_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_1_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_1_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_1_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_1_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_1_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_1_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_1_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_1_ACT_TWR_BMSK                          0x007f0000
#define HWIO_DPE_DRAM_TIMING_1_ACT_TWR_SHFT                                0x10

#define HWIO_DPE_DRAM_TIMING_1_ACT_TRCD_BMSK                         0x0000007f
#define HWIO_DPE_DRAM_TIMING_1_ACT_TRCD_SHFT                                0x0

//// Register DRAM_TIMING_2_ACT ////

#define HWIO_DPE_DRAM_TIMING_2_ACT_ADDR(x)                           (x+0x000001ac)
#define HWIO_DPE_DRAM_TIMING_2_ACT_PHYS(x)                           (x+0x000001ac)
#define HWIO_DPE_DRAM_TIMING_2_ACT_RMSK                              0x003f003f
#define HWIO_DPE_DRAM_TIMING_2_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_2_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_2_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_2_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_2_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_2_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_2_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_2_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_2_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_2_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_2_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_2_ACT_TWTR_BMSK                         0x003f0000
#define HWIO_DPE_DRAM_TIMING_2_ACT_TWTR_SHFT                               0x10

#define HWIO_DPE_DRAM_TIMING_2_ACT_TRRD_BMSK                         0x0000003f
#define HWIO_DPE_DRAM_TIMING_2_ACT_TRRD_SHFT                                0x0

//// Register DRAM_TIMING_3_ACT ////

#define HWIO_DPE_DRAM_TIMING_3_ACT_ADDR(x)                           (x+0x000001b0)
#define HWIO_DPE_DRAM_TIMING_3_ACT_PHYS(x)                           (x+0x000001b0)
#define HWIO_DPE_DRAM_TIMING_3_ACT_RMSK                              0x01ff01ff
#define HWIO_DPE_DRAM_TIMING_3_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_3_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_3_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_3_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_3_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_3_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_3_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_3_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_3_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_3_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_3_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_3_ACT_TRFCAB_BMSK                       0x01ff0000
#define HWIO_DPE_DRAM_TIMING_3_ACT_TRFCAB_SHFT                             0x10

#define HWIO_DPE_DRAM_TIMING_3_ACT_TRFCPB_BMSK                       0x000001ff
#define HWIO_DPE_DRAM_TIMING_3_ACT_TRFCPB_SHFT                              0x0

//// Register DRAM_TIMING_4_ACT ////

#define HWIO_DPE_DRAM_TIMING_4_ACT_ADDR(x)                           (x+0x000001b4)
#define HWIO_DPE_DRAM_TIMING_4_ACT_PHYS(x)                           (x+0x000001b4)
#define HWIO_DPE_DRAM_TIMING_4_ACT_RMSK                              0x0000001f
#define HWIO_DPE_DRAM_TIMING_4_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_4_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_4_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_4_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_4_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_4_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_4_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_4_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_4_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_4_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_4_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_4_ACT_TRTP_BMSK                         0x0000001f
#define HWIO_DPE_DRAM_TIMING_4_ACT_TRTP_SHFT                                0x0

//// Register DRAM_TIMING_5_ACT ////

#define HWIO_DPE_DRAM_TIMING_5_ACT_ADDR(x)                           (x+0x000001b8)
#define HWIO_DPE_DRAM_TIMING_5_ACT_PHYS(x)                           (x+0x000001b8)
#define HWIO_DPE_DRAM_TIMING_5_ACT_RMSK                              0x007f007f
#define HWIO_DPE_DRAM_TIMING_5_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_5_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_5_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_5_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_5_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_5_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_5_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_5_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_5_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_5_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_5_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_5_ACT_TRPAB_BMSK                        0x007f0000
#define HWIO_DPE_DRAM_TIMING_5_ACT_TRPAB_SHFT                              0x10

#define HWIO_DPE_DRAM_TIMING_5_ACT_TRPPB_BMSK                        0x0000007f
#define HWIO_DPE_DRAM_TIMING_5_ACT_TRPPB_SHFT                               0x0

//// Register DRAM_TIMING_6_ACT ////

#define HWIO_DPE_DRAM_TIMING_6_ACT_ADDR(x)                           (x+0x000001bc)
#define HWIO_DPE_DRAM_TIMING_6_ACT_PHYS(x)                           (x+0x000001bc)
#define HWIO_DPE_DRAM_TIMING_6_ACT_RMSK                              0x007f001f
#define HWIO_DPE_DRAM_TIMING_6_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_6_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_6_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_6_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_6_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_6_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_6_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_6_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_6_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_6_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_6_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_6_ACT_TFAW_BMSK                         0x007f0000
#define HWIO_DPE_DRAM_TIMING_6_ACT_TFAW_SHFT                               0x10

#define HWIO_DPE_DRAM_TIMING_6_ACT_TCKE_BMSK                         0x0000001f
#define HWIO_DPE_DRAM_TIMING_6_ACT_TCKE_SHFT                                0x0

//// Register DRAM_TIMING_7_ACT ////

#define HWIO_DPE_DRAM_TIMING_7_ACT_ADDR(x)                           (x+0x000001c0)
#define HWIO_DPE_DRAM_TIMING_7_ACT_PHYS(x)                           (x+0x000001c0)
#define HWIO_DPE_DRAM_TIMING_7_ACT_RMSK                              0x000000ff
#define HWIO_DPE_DRAM_TIMING_7_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_7_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_7_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_7_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_7_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_7_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_7_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_7_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_7_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_7_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_7_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_7_ACT_TZQCS_BMSK                        0x000000ff
#define HWIO_DPE_DRAM_TIMING_7_ACT_TZQCS_SHFT                               0x0

//// Register DRAM_TIMING_8_ACT ////

#define HWIO_DPE_DRAM_TIMING_8_ACT_ADDR(x)                           (x+0x000001c4)
#define HWIO_DPE_DRAM_TIMING_8_ACT_PHYS(x)                           (x+0x000001c4)
#define HWIO_DPE_DRAM_TIMING_8_ACT_RMSK                              0x000000ff
#define HWIO_DPE_DRAM_TIMING_8_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_8_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_8_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_8_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_8_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_8_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_8_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_8_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_8_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_8_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_8_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_8_ACT_TMOD_BMSK                         0x000000ff
#define HWIO_DPE_DRAM_TIMING_8_ACT_TMOD_SHFT                                0x0

//// Register DRAM_TIMING_9_ACT ////

#define HWIO_DPE_DRAM_TIMING_9_ACT_ADDR(x)                           (x+0x000001c8)
#define HWIO_DPE_DRAM_TIMING_9_ACT_PHYS(x)                           (x+0x000001c8)
#define HWIO_DPE_DRAM_TIMING_9_ACT_RMSK                              0x0000007f
#define HWIO_DPE_DRAM_TIMING_9_ACT_SHFT                                       0
#define HWIO_DPE_DRAM_TIMING_9_ACT_IN(x)                             \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_9_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_9_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_9_ACT_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_9_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_9_ACT_OUT(x, val)                       \
	out_dword( HWIO_DPE_DRAM_TIMING_9_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_9_ACT_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_9_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_9_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_BMSK              0x0000007f
#define HWIO_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_SHFT                     0x0

//// Register DRAM_TIMING_10_ACT ////

#define HWIO_DPE_DRAM_TIMING_10_ACT_ADDR(x)                          (x+0x000001cc)
#define HWIO_DPE_DRAM_TIMING_10_ACT_PHYS(x)                          (x+0x000001cc)
#define HWIO_DPE_DRAM_TIMING_10_ACT_RMSK                             0x03ff03ff
#define HWIO_DPE_DRAM_TIMING_10_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_10_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_10_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_10_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_10_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_10_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_10_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_10_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_10_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_10_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_10_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_10_ACT_TXSRD_BMSK                       0x03ff0000
#define HWIO_DPE_DRAM_TIMING_10_ACT_TXSRD_SHFT                             0x10

#define HWIO_DPE_DRAM_TIMING_10_ACT_TXSNR_BMSK                       0x000003ff
#define HWIO_DPE_DRAM_TIMING_10_ACT_TXSNR_SHFT                              0x0

//// Register DRAM_TIMING_11_ACT ////

#define HWIO_DPE_DRAM_TIMING_11_ACT_ADDR(x)                          (x+0x000001d0)
#define HWIO_DPE_DRAM_TIMING_11_ACT_PHYS(x)                          (x+0x000001d0)
#define HWIO_DPE_DRAM_TIMING_11_ACT_RMSK                             0x003f007f
#define HWIO_DPE_DRAM_TIMING_11_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_11_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_11_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_11_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_11_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_11_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_11_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_11_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_11_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_11_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_11_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_BMSK            0x003f0000
#define HWIO_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_SHFT                  0x10

#define HWIO_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_BMSK             0x0000007f
#define HWIO_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_SHFT                    0x0

//// Register DRAM_TIMING_12_ACT ////

#define HWIO_DPE_DRAM_TIMING_12_ACT_ADDR(x)                          (x+0x000001d4)
#define HWIO_DPE_DRAM_TIMING_12_ACT_PHYS(x)                          (x+0x000001d4)
#define HWIO_DPE_DRAM_TIMING_12_ACT_RMSK                             0x003f007f
#define HWIO_DPE_DRAM_TIMING_12_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_12_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_12_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_12_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_12_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_12_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_12_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_12_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_12_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_12_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_12_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_BMSK           0x003f0000
#define HWIO_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_SHFT                 0x10

#define HWIO_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_BMSK            0x0000007f
#define HWIO_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_SHFT                   0x0

//// Register DRAM_TIMING_13_ACT ////

#define HWIO_DPE_DRAM_TIMING_13_ACT_ADDR(x)                          (x+0x000001d8)
#define HWIO_DPE_DRAM_TIMING_13_ACT_PHYS(x)                          (x+0x000001d8)
#define HWIO_DPE_DRAM_TIMING_13_ACT_RMSK                             0x003f01ff
#define HWIO_DPE_DRAM_TIMING_13_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_13_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_13_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_13_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_13_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_13_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_13_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_13_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_13_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_13_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_13_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_BMSK          0x003f0000
#define HWIO_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_SHFT                0x10

#define HWIO_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_BMSK          0x000001ff
#define HWIO_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_SHFT                 0x0

//// Register DRAM_TIMING_14_ACT ////

#define HWIO_DPE_DRAM_TIMING_14_ACT_ADDR(x)                          (x+0x000001dc)
#define HWIO_DPE_DRAM_TIMING_14_ACT_PHYS(x)                          (x+0x000001dc)
#define HWIO_DPE_DRAM_TIMING_14_ACT_RMSK                             0x003f003f
#define HWIO_DPE_DRAM_TIMING_14_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_14_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_14_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_14_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_14_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_14_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_14_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_14_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_14_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_14_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_14_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_BMSK             0x003f0000
#define HWIO_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_SHFT                   0x10

#define HWIO_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_BMSK               0x0000003f
#define HWIO_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_SHFT                      0x0

//// Register DRAM_TIMING_15_ACT ////

#define HWIO_DPE_DRAM_TIMING_15_ACT_ADDR(x)                          (x+0x000001e0)
#define HWIO_DPE_DRAM_TIMING_15_ACT_PHYS(x)                          (x+0x000001e0)
#define HWIO_DPE_DRAM_TIMING_15_ACT_RMSK                             0x003f00ff
#define HWIO_DPE_DRAM_TIMING_15_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_15_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_15_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_15_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_15_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_15_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_15_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_15_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_15_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_15_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_15_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_BMSK            0x003f0000
#define HWIO_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_SHFT                  0x10

#define HWIO_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_BMSK              0x000000ff
#define HWIO_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_SHFT                     0x0

//// Register DRAM_TIMING_16_ACT ////

#define HWIO_DPE_DRAM_TIMING_16_ACT_ADDR(x)                          (x+0x000001e4)
#define HWIO_DPE_DRAM_TIMING_16_ACT_PHYS(x)                          (x+0x000001e4)
#define HWIO_DPE_DRAM_TIMING_16_ACT_RMSK                             0x001f3f3f
#define HWIO_DPE_DRAM_TIMING_16_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_16_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_16_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_16_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_16_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_16_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_16_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_16_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_16_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_16_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_16_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_16_ACT_PAD_MODE_BMSK                    0x00100000
#define HWIO_DPE_DRAM_TIMING_16_ACT_PAD_MODE_SHFT                          0x14

#define HWIO_DPE_DRAM_TIMING_16_ACT_TCCD_BMSK                        0x000f0000
#define HWIO_DPE_DRAM_TIMING_16_ACT_TCCD_SHFT                              0x10

#define HWIO_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_BMSK                  0x00003f00
#define HWIO_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_SHFT                         0x8

#define HWIO_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_BMSK                  0x0000003f
#define HWIO_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_SHFT                         0x0

//// Register DRAM_TIMING_17_ACT ////

#define HWIO_DPE_DRAM_TIMING_17_ACT_ADDR(x)                          (x+0x000001e8)
#define HWIO_DPE_DRAM_TIMING_17_ACT_PHYS(x)                          (x+0x000001e8)
#define HWIO_DPE_DRAM_TIMING_17_ACT_RMSK                             0x000003ff
#define HWIO_DPE_DRAM_TIMING_17_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_17_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_17_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_17_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_17_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_17_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_17_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_17_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_17_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_17_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_17_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_17_ACT_TZQCL_BMSK                       0x000003ff
#define HWIO_DPE_DRAM_TIMING_17_ACT_TZQCL_SHFT                              0x0

//// Register DRAM_TIMING_18_ACT ////

#define HWIO_DPE_DRAM_TIMING_18_ACT_ADDR(x)                          (x+0x000001ec)
#define HWIO_DPE_DRAM_TIMING_18_ACT_PHYS(x)                          (x+0x000001ec)
#define HWIO_DPE_DRAM_TIMING_18_ACT_RMSK                             0x3f3f3f3f
#define HWIO_DPE_DRAM_TIMING_18_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_18_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_18_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_18_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_18_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_18_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_18_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_18_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_18_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_18_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_18_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE7_BMSK         0x3f000000
#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE7_SHFT               0x18

#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE6_BMSK         0x003f0000
#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE6_SHFT               0x10

#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE5_BMSK         0x00003f00
#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE5_SHFT                0x8

#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE4_BMSK         0x0000003f
#define HWIO_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE4_SHFT                0x0

//// Register DRAM_TIMING_19_ACT ////

#define HWIO_DPE_DRAM_TIMING_19_ACT_ADDR(x)                          (x+0x000001f0)
#define HWIO_DPE_DRAM_TIMING_19_ACT_PHYS(x)                          (x+0x000001f0)
#define HWIO_DPE_DRAM_TIMING_19_ACT_RMSK                             0x3f3f3f3f
#define HWIO_DPE_DRAM_TIMING_19_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_19_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_19_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_19_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_19_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_19_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_19_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_19_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_19_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_19_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_19_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE3_BMSK         0x3f000000
#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE3_SHFT               0x18

#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE2_BMSK         0x003f0000
#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE2_SHFT               0x10

#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE1_BMSK         0x00003f00
#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE1_SHFT                0x8

#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE0_BMSK         0x0000003f
#define HWIO_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE0_SHFT                0x0

//// Register DRAM_TIMING_20_ACT ////

#define HWIO_DPE_DRAM_TIMING_20_ACT_ADDR(x)                          (x+0x000001f4)
#define HWIO_DPE_DRAM_TIMING_20_ACT_PHYS(x)                          (x+0x000001f4)
#define HWIO_DPE_DRAM_TIMING_20_ACT_RMSK                             0xffffffff
#define HWIO_DPE_DRAM_TIMING_20_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_20_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_20_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_20_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_20_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_20_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_20_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_20_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_20_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_20_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_20_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE7_BMSK          0xff000000
#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE7_SHFT                0x18

#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE6_BMSK          0x00ff0000
#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE6_SHFT                0x10

#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE5_BMSK          0x0000ff00
#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE5_SHFT                 0x8

#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE4_BMSK          0x000000ff
#define HWIO_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE4_SHFT                 0x0

//// Register DRAM_TIMING_21_ACT ////

#define HWIO_DPE_DRAM_TIMING_21_ACT_ADDR(x)                          (x+0x000001f8)
#define HWIO_DPE_DRAM_TIMING_21_ACT_PHYS(x)                          (x+0x000001f8)
#define HWIO_DPE_DRAM_TIMING_21_ACT_RMSK                             0xffffffff
#define HWIO_DPE_DRAM_TIMING_21_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_21_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_21_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_21_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_21_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_21_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_21_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_21_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_21_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_21_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_21_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE3_BMSK          0xff000000
#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE3_SHFT                0x18

#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE2_BMSK          0x00ff0000
#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE2_SHFT                0x10

#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE1_BMSK          0x0000ff00
#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE1_SHFT                 0x8

#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE0_BMSK          0x000000ff
#define HWIO_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE0_SHFT                 0x0

//// Register DRAM_TIMING_22_ACT ////

#define HWIO_DPE_DRAM_TIMING_22_ACT_ADDR(x)                          (x+0x000001fc)
#define HWIO_DPE_DRAM_TIMING_22_ACT_PHYS(x)                          (x+0x000001fc)
#define HWIO_DPE_DRAM_TIMING_22_ACT_RMSK                             0x33333333
#define HWIO_DPE_DRAM_TIMING_22_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_22_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_22_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_22_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_22_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_22_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_22_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_22_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_22_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_22_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_22_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_BMSK        0x30000000
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_SHFT              0x1c
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_BMSK        0x03000000
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_SHFT              0x18
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_BMSK        0x00300000
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_SHFT              0x14
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_BMSK        0x00030000
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_SHFT              0x10
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_BMSK        0x00003000
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_SHFT               0xc
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_BMSK        0x00000300
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_SHFT               0x8
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_BMSK        0x00000030
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_SHFT               0x4
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_BMSK        0x00000003
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_SHFT               0x0
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_NO_DELAY_FVAL       0x0u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_MINOR_DLY_FVAL       0x1u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

//// Register DRAM_TIMING_23_ACT ////

#define HWIO_DPE_DRAM_TIMING_23_ACT_ADDR(x)                          (x+0x00000200)
#define HWIO_DPE_DRAM_TIMING_23_ACT_PHYS(x)                          (x+0x00000200)
#define HWIO_DPE_DRAM_TIMING_23_ACT_RMSK                             0xf3730000
#define HWIO_DPE_DRAM_TIMING_23_ACT_SHFT                                     16
#define HWIO_DPE_DRAM_TIMING_23_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_23_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_23_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_23_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_23_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_23_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_23_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_23_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_23_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_23_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTON_MAX_BMSK                   0xf0000000
#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTON_MAX_SHFT                         0x1c

#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTON_MIN_BMSK                   0x03000000
#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTON_MIN_SHFT                         0x18

#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTOFF_MAX_BMSK                  0x00700000
#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTOFF_MAX_SHFT                        0x14

#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTOFF_MIN_BMSK                  0x00030000
#define HWIO_DPE_DRAM_TIMING_23_ACT_ODTOFF_MIN_SHFT                        0x10

//// Register TESTBUS_CTRL ////

#define HWIO_DPE_TESTBUS_CTRL_ADDR(x)                                (x+0x00000204)
#define HWIO_DPE_TESTBUS_CTRL_PHYS(x)                                (x+0x00000204)
#define HWIO_DPE_TESTBUS_CTRL_RMSK                                   0x000701f1
#define HWIO_DPE_TESTBUS_CTRL_SHFT                                            0
#define HWIO_DPE_TESTBUS_CTRL_IN(x)                                  \
	in_dword_masked ( HWIO_DPE_TESTBUS_CTRL_ADDR(x), HWIO_DPE_TESTBUS_CTRL_RMSK)
#define HWIO_DPE_TESTBUS_CTRL_INM(x, mask)                           \
	in_dword_masked ( HWIO_DPE_TESTBUS_CTRL_ADDR(x), mask) 
#define HWIO_DPE_TESTBUS_CTRL_OUT(x, val)                            \
	out_dword( HWIO_DPE_TESTBUS_CTRL_ADDR(x), val)
#define HWIO_DPE_TESTBUS_CTRL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_TESTBUS_CTRL_ADDR(x), mask, val, HWIO_DPE_TESTBUS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_SRC2_BMSK                  0x00070000
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_SRC2_SHFT                        0x10

#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_BMSK                       0x000001f0
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_SHFT                              0x4
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_MEMCAS_FVAL                      0x0u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_PWR_MGMT_FVAL                    0x1u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_PG_HIT_CONFLICT_FVAL             0x2u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_COMMAND_QUEUE_FVAL               0x3u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_DDR_CMD_DECODE_0_FVAL            0x4u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_DDR_CMD_DECODE_1_FVAL            0x5u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_READ_COMMAND_FVAL                0x6u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_WRITE_COMMAND_FVAL               0x7u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_STATE_STATUS_FVAL                0x8u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_ACTIVATE_FVAL                    0x9u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_COLUMN_FVAL                      0xau
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_PRECHARGE_FVAL                   0xbu
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_PRIORITY_FVAL                    0xcu
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_COLUMN_TIMERS_FVAL               0xdu
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_SHKECS_FVAL                      0xeu
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_READ_CTRL_FVAL                   0xfu
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_SEL_RCW_FVAL                        0x10u

#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_EN_BMSK                        0x00000001
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_EN_SHFT                               0x0
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_EN_DISABLE_FVAL                      0x0u
#define HWIO_DPE_TESTBUS_CTRL_TESTBUS_EN_ENABLE_FVAL                       0x1u

//// Register SPARE_REG_1 ////

#define HWIO_DPE_SPARE_REG_1_ADDR(x)                                 (x+0x00000210)
#define HWIO_DPE_SPARE_REG_1_PHYS(x)                                 (x+0x00000210)
#define HWIO_DPE_SPARE_REG_1_RMSK                                    0xffffffff
#define HWIO_DPE_SPARE_REG_1_SHFT                                             0
#define HWIO_DPE_SPARE_REG_1_IN(x)                                   \
	in_dword_masked ( HWIO_DPE_SPARE_REG_1_ADDR(x), HWIO_DPE_SPARE_REG_1_RMSK)
#define HWIO_DPE_SPARE_REG_1_INM(x, mask)                            \
	in_dword_masked ( HWIO_DPE_SPARE_REG_1_ADDR(x), mask) 
#define HWIO_DPE_SPARE_REG_1_OUT(x, val)                             \
	out_dword( HWIO_DPE_SPARE_REG_1_ADDR(x), val)
#define HWIO_DPE_SPARE_REG_1_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_SPARE_REG_1_ADDR(x), mask, val, HWIO_DPE_SPARE_REG_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_SPARE_REG_1_SPARE_REGS_1_BMSK                       0xffffffff
#define HWIO_DPE_SPARE_REG_1_SPARE_REGS_1_SHFT                              0x0

//// Register SPARE_REG ////

#define HWIO_DPE_SPARE_REG_ADDR(x)                                   (x+0x00000214)
#define HWIO_DPE_SPARE_REG_PHYS(x)                                   (x+0x00000214)
#define HWIO_DPE_SPARE_REG_RMSK                                      0xffffffff
#define HWIO_DPE_SPARE_REG_SHFT                                               0
#define HWIO_DPE_SPARE_REG_IN(x)                                     \
	in_dword_masked ( HWIO_DPE_SPARE_REG_ADDR(x), HWIO_DPE_SPARE_REG_RMSK)
#define HWIO_DPE_SPARE_REG_INM(x, mask)                              \
	in_dword_masked ( HWIO_DPE_SPARE_REG_ADDR(x), mask) 
#define HWIO_DPE_SPARE_REG_OUT(x, val)                               \
	out_dword( HWIO_DPE_SPARE_REG_ADDR(x), val)
#define HWIO_DPE_SPARE_REG_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_SPARE_REG_ADDR(x), mask, val, HWIO_DPE_SPARE_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_SPARE_REG_SPARE_REGS_BMSK                           0xffffffff
#define HWIO_DPE_SPARE_REG_SPARE_REGS_SHFT                                  0x0

//// Register SPARE_REG_1_ACT ////

#define HWIO_DPE_SPARE_REG_1_ACT_ADDR(x)                             (x+0x00000220)
#define HWIO_DPE_SPARE_REG_1_ACT_PHYS(x)                             (x+0x00000220)
#define HWIO_DPE_SPARE_REG_1_ACT_RMSK                                0xffffffff
#define HWIO_DPE_SPARE_REG_1_ACT_SHFT                                         0
#define HWIO_DPE_SPARE_REG_1_ACT_IN(x)                               \
	in_dword_masked ( HWIO_DPE_SPARE_REG_1_ACT_ADDR(x), HWIO_DPE_SPARE_REG_1_ACT_RMSK)
#define HWIO_DPE_SPARE_REG_1_ACT_INM(x, mask)                        \
	in_dword_masked ( HWIO_DPE_SPARE_REG_1_ACT_ADDR(x), mask) 
#define HWIO_DPE_SPARE_REG_1_ACT_OUT(x, val)                         \
	out_dword( HWIO_DPE_SPARE_REG_1_ACT_ADDR(x), val)
#define HWIO_DPE_SPARE_REG_1_ACT_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_SPARE_REG_1_ACT_ADDR(x), mask, val, HWIO_DPE_SPARE_REG_1_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_SPARE_REG_1_ACT_SPARE_REG_1_ACT_BMSK                0xffffffff
#define HWIO_DPE_SPARE_REG_1_ACT_SPARE_REG_1_ACT_SHFT                       0x0

//// Register SPARE_REG_ACT ////

#define HWIO_DPE_SPARE_REG_ACT_ADDR(x)                               (x+0x00000224)
#define HWIO_DPE_SPARE_REG_ACT_PHYS(x)                               (x+0x00000224)
#define HWIO_DPE_SPARE_REG_ACT_RMSK                                  0xffffffff
#define HWIO_DPE_SPARE_REG_ACT_SHFT                                           0
#define HWIO_DPE_SPARE_REG_ACT_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_SPARE_REG_ACT_ADDR(x), HWIO_DPE_SPARE_REG_ACT_RMSK)
#define HWIO_DPE_SPARE_REG_ACT_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_SPARE_REG_ACT_ADDR(x), mask) 
#define HWIO_DPE_SPARE_REG_ACT_OUT(x, val)                           \
	out_dword( HWIO_DPE_SPARE_REG_ACT_ADDR(x), val)
#define HWIO_DPE_SPARE_REG_ACT_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_SPARE_REG_ACT_ADDR(x), mask, val, HWIO_DPE_SPARE_REG_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_SPARE_REG_ACT_SPARE_REGS_ACT_BMSK                   0xffffffff
#define HWIO_DPE_SPARE_REG_ACT_SPARE_REGS_ACT_SHFT                          0x0

//// Register MPC_CONTROL ////

#define HWIO_DPE_MPC_CONTROL_ADDR(x)                                 (x+0x00000228)
#define HWIO_DPE_MPC_CONTROL_PHYS(x)                                 (x+0x00000228)
#define HWIO_DPE_MPC_CONTROL_RMSK                                    0xffffffff
#define HWIO_DPE_MPC_CONTROL_SHFT                                             0
#define HWIO_DPE_MPC_CONTROL_IN(x)                                   \
	in_dword_masked ( HWIO_DPE_MPC_CONTROL_ADDR(x), HWIO_DPE_MPC_CONTROL_RMSK)
#define HWIO_DPE_MPC_CONTROL_INM(x, mask)                            \
	in_dword_masked ( HWIO_DPE_MPC_CONTROL_ADDR(x), mask) 
#define HWIO_DPE_MPC_CONTROL_OUT(x, val)                             \
	out_dword( HWIO_DPE_MPC_CONTROL_ADDR(x), val)
#define HWIO_DPE_MPC_CONTROL_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MPC_CONTROL_ADDR(x), mask, val, HWIO_DPE_MPC_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MPC_CONTROL_INVERT_FOR_WR_BMSK                      0xffff0000
#define HWIO_DPE_MPC_CONTROL_INVERT_FOR_WR_SHFT                            0x10

#define HWIO_DPE_MPC_CONTROL_INVERT_FOR_RD_BMSK                      0x0000ffff
#define HWIO_DPE_MPC_CONTROL_INVERT_FOR_RD_SHFT                             0x0

//// Register MPC_CONTROL_1 ////

#define HWIO_DPE_MPC_CONTROL_1_ADDR(x)                               (x+0x0000022c)
#define HWIO_DPE_MPC_CONTROL_1_PHYS(x)                               (x+0x0000022c)
#define HWIO_DPE_MPC_CONTROL_1_RMSK                                  0xffffffff
#define HWIO_DPE_MPC_CONTROL_1_SHFT                                           0
#define HWIO_DPE_MPC_CONTROL_1_IN(x)                                 \
	in_dword_masked ( HWIO_DPE_MPC_CONTROL_1_ADDR(x), HWIO_DPE_MPC_CONTROL_1_RMSK)
#define HWIO_DPE_MPC_CONTROL_1_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPE_MPC_CONTROL_1_ADDR(x), mask) 
#define HWIO_DPE_MPC_CONTROL_1_OUT(x, val)                           \
	out_dword( HWIO_DPE_MPC_CONTROL_1_ADDR(x), val)
#define HWIO_DPE_MPC_CONTROL_1_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MPC_CONTROL_1_ADDR(x), mask, val, HWIO_DPE_MPC_CONTROL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MPC_CONTROL_1_PKPENE_FOR_WR_BMSK                    0xffff0000
#define HWIO_DPE_MPC_CONTROL_1_PKPENE_FOR_WR_SHFT                          0x10

#define HWIO_DPE_MPC_CONTROL_1_PKPENE_FOR_RD_BMSK                    0x0000ffff
#define HWIO_DPE_MPC_CONTROL_1_PKPENE_FOR_RD_SHFT                           0x0

//// Register DQCAL_RDATA_RANK1_U ////

#define HWIO_DPE_DQCAL_RDATA_RANK1_U_ADDR(x)                         (x+0x00000240)
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_PHYS(x)                         (x+0x00000240)
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_SHFT                                     0
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), HWIO_DPE_DQCAL_RDATA_RANK1_U_RMSK)
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), val)
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), mask, val, HWIO_DPE_DQCAL_RDATA_RANK1_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_RDATA_RANK1_U_DQCAL_RDATA_BMSK                0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK1_U_DQCAL_RDATA_SHFT                       0x0

//// Register DQCAL_RDATA_RANK1_L ////

#define HWIO_DPE_DQCAL_RDATA_RANK1_L_ADDR(x)                         (x+0x00000244)
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_PHYS(x)                         (x+0x00000244)
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_SHFT                                     0
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), HWIO_DPE_DQCAL_RDATA_RANK1_L_RMSK)
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), val)
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), mask, val, HWIO_DPE_DQCAL_RDATA_RANK1_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_RDATA_RANK1_L_DQCAL_RDATA_BMSK                0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK1_L_DQCAL_RDATA_SHFT                       0x0

//// Register DQCAL_RDATA_RANK0_U ////

#define HWIO_DPE_DQCAL_RDATA_RANK0_U_ADDR(x)                         (x+0x00000248)
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_PHYS(x)                         (x+0x00000248)
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_SHFT                                     0
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), HWIO_DPE_DQCAL_RDATA_RANK0_U_RMSK)
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), val)
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), mask, val, HWIO_DPE_DQCAL_RDATA_RANK0_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_RDATA_RANK0_U_DQCAL_RDATA_BMSK                0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK0_U_DQCAL_RDATA_SHFT                       0x0

//// Register DQCAL_RDATA_RANK0_L ////

#define HWIO_DPE_DQCAL_RDATA_RANK0_L_ADDR(x)                         (x+0x0000024c)
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_PHYS(x)                         (x+0x0000024c)
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_SHFT                                     0
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), HWIO_DPE_DQCAL_RDATA_RANK0_L_RMSK)
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), val)
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), mask, val, HWIO_DPE_DQCAL_RDATA_RANK0_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_RDATA_RANK0_L_DQCAL_RDATA_BMSK                0xffffffff
#define HWIO_DPE_DQCAL_RDATA_RANK0_L_DQCAL_RDATA_SHFT                       0x0

//// Register DQCAL_STATUS0_RANK1 ////

#define HWIO_DPE_DQCAL_STATUS0_RANK1_ADDR(x)                         (x+0x00000260)
#define HWIO_DPE_DQCAL_STATUS0_RANK1_PHYS(x)                         (x+0x00000260)
#define HWIO_DPE_DQCAL_STATUS0_RANK1_RMSK                            0xffff00ff
#define HWIO_DPE_DQCAL_STATUS0_RANK1_SHFT                                     0
#define HWIO_DPE_DQCAL_STATUS0_RANK1_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS0_RANK1_ADDR(x), HWIO_DPE_DQCAL_STATUS0_RANK1_RMSK)
#define HWIO_DPE_DQCAL_STATUS0_RANK1_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS0_RANK1_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_STATUS0_RANK1_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_STATUS0_RANK1_ADDR(x), val)
#define HWIO_DPE_DQCAL_STATUS0_RANK1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_STATUS0_RANK1_ADDR(x), mask, val, HWIO_DPE_DQCAL_STATUS0_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE15_BMSK      0x80000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE15_SHFT            0x1f
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE15_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE15_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE14_BMSK      0x40000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE14_SHFT            0x1e
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE14_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE14_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE13_BMSK      0x20000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE13_SHFT            0x1d
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE13_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE13_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE12_BMSK      0x10000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE12_SHFT            0x1c
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE12_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE12_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE11_BMSK      0x08000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE11_SHFT            0x1b
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE11_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE11_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE10_BMSK      0x04000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE10_SHFT            0x1a
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE10_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE10_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE9_BMSK       0x02000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE9_SHFT             0x19
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE9_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE9_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE8_BMSK       0x01000000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE8_SHFT             0x18
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE8_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE8_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE7_BMSK       0x00800000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE7_SHFT             0x17
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE7_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE7_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE6_BMSK       0x00400000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE6_SHFT             0x16
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE6_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE6_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE5_BMSK       0x00200000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE5_SHFT             0x15
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE5_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE5_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE4_BMSK       0x00100000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE4_SHFT             0x14
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE4_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE4_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE3_BMSK       0x00080000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE3_SHFT             0x13
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE3_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE3_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE2_BMSK       0x00040000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE2_SHFT             0x12
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE2_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE2_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE1_BMSK       0x00020000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE1_SHFT             0x11
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE1_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE1_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE0_BMSK       0x00010000
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE0_SHFT             0x10
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE0_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_MPC_RD_COMPARE_BYTE0_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_BMSK        0x00000080
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_SHFT               0x7
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_BMSK        0x00000040
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_SHFT               0x6
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_BMSK        0x00000020
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_SHFT               0x5
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_BMSK        0x00000010
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_SHFT               0x4
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_BMSK        0x00000008
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_SHFT               0x3
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_BMSK        0x00000004
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_SHFT               0x2
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_BMSK        0x00000002
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_SHFT               0x1
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_BMSK        0x00000001
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_SHFT               0x0
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_PASS_FVAL         0x1u

//// Register DQCAL_STATUS1_RANK1 ////

#define HWIO_DPE_DQCAL_STATUS1_RANK1_ADDR(x)                         (x+0x00000264)
#define HWIO_DPE_DQCAL_STATUS1_RANK1_PHYS(x)                         (x+0x00000264)
#define HWIO_DPE_DQCAL_STATUS1_RANK1_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_STATUS1_RANK1_SHFT                                     0
#define HWIO_DPE_DQCAL_STATUS1_RANK1_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS1_RANK1_ADDR(x), HWIO_DPE_DQCAL_STATUS1_RANK1_RMSK)
#define HWIO_DPE_DQCAL_STATUS1_RANK1_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS1_RANK1_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_STATUS1_RANK1_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_STATUS1_RANK1_ADDR(x), val)
#define HWIO_DPE_DQCAL_STATUS1_RANK1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_STATUS1_RANK1_ADDR(x), mask, val, HWIO_DPE_DQCAL_STATUS1_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_BMSK               0xf0000000
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_SHFT                     0x1c
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_BMSK               0x0f000000
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_SHFT                     0x18
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_BMSK               0x00f00000
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_SHFT                     0x14
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_BMSK               0x000f0000
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_SHFT                     0x10
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_BMSK               0x0000f000
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_SHFT                      0xc
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_BMSK               0x00000f00
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_SHFT                      0x8
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_BMSK               0x000000f0
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_SHFT                      0x4
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_BMSK               0x0000000f
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_SHFT                      0x0
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

//// Register DQCAL_STATUS2_RANK1 ////

#define HWIO_DPE_DQCAL_STATUS2_RANK1_ADDR(x)                         (x+0x00000268)
#define HWIO_DPE_DQCAL_STATUS2_RANK1_PHYS(x)                         (x+0x00000268)
#define HWIO_DPE_DQCAL_STATUS2_RANK1_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_STATUS2_RANK1_SHFT                                     0
#define HWIO_DPE_DQCAL_STATUS2_RANK1_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS2_RANK1_ADDR(x), HWIO_DPE_DQCAL_STATUS2_RANK1_RMSK)
#define HWIO_DPE_DQCAL_STATUS2_RANK1_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS2_RANK1_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_STATUS2_RANK1_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_STATUS2_RANK1_ADDR(x), val)
#define HWIO_DPE_DQCAL_STATUS2_RANK1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_STATUS2_RANK1_ADDR(x), mask, val, HWIO_DPE_DQCAL_STATUS2_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_BMSK               0xf0000000
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_SHFT                     0x1c
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_BMSK               0x0f000000
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_SHFT                     0x18
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_BMSK               0x00f00000
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_SHFT                     0x14
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_BMSK               0x000f0000
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_SHFT                     0x10
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_BMSK               0x0000f000
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_SHFT                      0xc
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_BMSK               0x00000f00
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_SHFT                      0x8
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_BMSK               0x000000f0
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_SHFT                      0x4
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_BMSK               0x0000000f
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_SHFT                      0x0
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

//// Register DQCAL_STATUS0_RANK0 ////

#define HWIO_DPE_DQCAL_STATUS0_RANK0_ADDR(x)                         (x+0x00000280)
#define HWIO_DPE_DQCAL_STATUS0_RANK0_PHYS(x)                         (x+0x00000280)
#define HWIO_DPE_DQCAL_STATUS0_RANK0_RMSK                            0xffff00ff
#define HWIO_DPE_DQCAL_STATUS0_RANK0_SHFT                                     0
#define HWIO_DPE_DQCAL_STATUS0_RANK0_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS0_RANK0_ADDR(x), HWIO_DPE_DQCAL_STATUS0_RANK0_RMSK)
#define HWIO_DPE_DQCAL_STATUS0_RANK0_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS0_RANK0_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_STATUS0_RANK0_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_STATUS0_RANK0_ADDR(x), val)
#define HWIO_DPE_DQCAL_STATUS0_RANK0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_STATUS0_RANK0_ADDR(x), mask, val, HWIO_DPE_DQCAL_STATUS0_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE15_BMSK      0x80000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE15_SHFT            0x1f
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE15_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE15_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE14_BMSK      0x40000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE14_SHFT            0x1e
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE14_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE14_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE13_BMSK      0x20000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE13_SHFT            0x1d
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE13_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE13_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE12_BMSK      0x10000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE12_SHFT            0x1c
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE12_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE12_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE11_BMSK      0x08000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE11_SHFT            0x1b
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE11_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE11_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE10_BMSK      0x04000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE10_SHFT            0x1a
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE10_FAIL_FVAL       0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE10_PASS_FVAL       0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE9_BMSK       0x02000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE9_SHFT             0x19
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE9_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE9_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE8_BMSK       0x01000000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE8_SHFT             0x18
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE8_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE8_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE7_BMSK       0x00800000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE7_SHFT             0x17
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE7_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE7_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE6_BMSK       0x00400000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE6_SHFT             0x16
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE6_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE6_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE5_BMSK       0x00200000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE5_SHFT             0x15
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE5_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE5_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE4_BMSK       0x00100000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE4_SHFT             0x14
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE4_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE4_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE3_BMSK       0x00080000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE3_SHFT             0x13
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE3_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE3_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE2_BMSK       0x00040000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE2_SHFT             0x12
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE2_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE2_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE1_BMSK       0x00020000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE1_SHFT             0x11
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE1_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE1_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE0_BMSK       0x00010000
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE0_SHFT             0x10
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE0_FAIL_FVAL        0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_MPC_RD_COMPARE_BYTE0_PASS_FVAL        0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_BMSK        0x00000080
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_SHFT               0x7
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_BMSK        0x00000040
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_SHFT               0x6
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_BMSK        0x00000020
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_SHFT               0x5
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_BMSK        0x00000010
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_SHFT               0x4
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_BMSK        0x00000008
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_SHFT               0x3
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_BMSK        0x00000004
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_SHFT               0x2
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_BMSK        0x00000002
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_SHFT               0x1
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_PASS_FVAL         0x1u

#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_BMSK        0x00000001
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_SHFT               0x0
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_FAIL_FVAL         0x0u
#define HWIO_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_PASS_FVAL         0x1u

//// Register DQCAL_STATUS1_RANK0 ////

#define HWIO_DPE_DQCAL_STATUS1_RANK0_ADDR(x)                         (x+0x00000284)
#define HWIO_DPE_DQCAL_STATUS1_RANK0_PHYS(x)                         (x+0x00000284)
#define HWIO_DPE_DQCAL_STATUS1_RANK0_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_STATUS1_RANK0_SHFT                                     0
#define HWIO_DPE_DQCAL_STATUS1_RANK0_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS1_RANK0_ADDR(x), HWIO_DPE_DQCAL_STATUS1_RANK0_RMSK)
#define HWIO_DPE_DQCAL_STATUS1_RANK0_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS1_RANK0_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_STATUS1_RANK0_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_STATUS1_RANK0_ADDR(x), val)
#define HWIO_DPE_DQCAL_STATUS1_RANK0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_STATUS1_RANK0_ADDR(x), mask, val, HWIO_DPE_DQCAL_STATUS1_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_BMSK               0xf0000000
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_SHFT                     0x1c
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_BMSK               0x0f000000
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_SHFT                     0x18
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_BMSK               0x00f00000
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_SHFT                     0x14
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_BMSK               0x000f0000
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_SHFT                     0x10
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_BMSK               0x0000f000
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_SHFT                      0xc
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_BMSK               0x00000f00
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_SHFT                      0x8
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_BMSK               0x000000f0
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_SHFT                      0x4
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_BMSK               0x0000000f
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_SHFT                      0x0
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

//// Register DQCAL_STATUS2_RANK0 ////

#define HWIO_DPE_DQCAL_STATUS2_RANK0_ADDR(x)                         (x+0x00000288)
#define HWIO_DPE_DQCAL_STATUS2_RANK0_PHYS(x)                         (x+0x00000288)
#define HWIO_DPE_DQCAL_STATUS2_RANK0_RMSK                            0xffffffff
#define HWIO_DPE_DQCAL_STATUS2_RANK0_SHFT                                     0
#define HWIO_DPE_DQCAL_STATUS2_RANK0_IN(x)                           \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS2_RANK0_ADDR(x), HWIO_DPE_DQCAL_STATUS2_RANK0_RMSK)
#define HWIO_DPE_DQCAL_STATUS2_RANK0_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPE_DQCAL_STATUS2_RANK0_ADDR(x), mask) 
#define HWIO_DPE_DQCAL_STATUS2_RANK0_OUT(x, val)                     \
	out_dword( HWIO_DPE_DQCAL_STATUS2_RANK0_ADDR(x), val)
#define HWIO_DPE_DQCAL_STATUS2_RANK0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DQCAL_STATUS2_RANK0_ADDR(x), mask, val, HWIO_DPE_DQCAL_STATUS2_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_BMSK               0xf0000000
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_SHFT                     0x1c
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_BMSK               0x0f000000
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_SHFT                     0x18
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_BMSK               0x00f00000
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_SHFT                     0x14
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_BMSK               0x000f0000
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_SHFT                     0x10
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_BMSK               0x0000f000
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_SHFT                      0xc
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_BMSK               0x00000f00
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_SHFT                      0x8
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_BMSK               0x000000f0
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_SHFT                      0x4
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_BMSK               0x0000000f
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_SHFT                      0x0
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_NONE_FVAL                0x0u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_7_POS_EDGES_FVAL       0x7u
#define HWIO_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_8_OR_MORE_POS_EDGES_FVAL       0x8u

//// Register CGC_CTRL ////

#define HWIO_DPE_CGC_CTRL_ADDR(x)                                    (x+0x000002fc)
#define HWIO_DPE_CGC_CTRL_PHYS(x)                                    (x+0x000002fc)
#define HWIO_DPE_CGC_CTRL_RMSK                                       0x0003ffff
#define HWIO_DPE_CGC_CTRL_SHFT                                                0
#define HWIO_DPE_CGC_CTRL_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_CGC_CTRL_ADDR(x), HWIO_DPE_CGC_CTRL_RMSK)
#define HWIO_DPE_CGC_CTRL_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_CGC_CTRL_ADDR(x), mask) 
#define HWIO_DPE_CGC_CTRL_OUT(x, val)                                \
	out_dword( HWIO_DPE_CGC_CTRL_ADDR(x), val)
#define HWIO_DPE_CGC_CTRL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CGC_CTRL_ADDR(x), mask, val, HWIO_DPE_CGC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CGC_CTRL_TRAIN_BMSK                                 0x00020000
#define HWIO_DPE_CGC_CTRL_TRAIN_SHFT                                       0x11
#define HWIO_DPE_CGC_CTRL_TRAIN_DISABLE_FVAL                               0x0u
#define HWIO_DPE_CGC_CTRL_TRAIN_ENABLE_FVAL                                0x1u

#define HWIO_DPE_CGC_CTRL_BANKTIMERS_BMSK                            0x00010000
#define HWIO_DPE_CGC_CTRL_BANKTIMERS_SHFT                                  0x10
#define HWIO_DPE_CGC_CTRL_BANKTIMERS_DISABLE_FVAL                          0x0u
#define HWIO_DPE_CGC_CTRL_BANKTIMERS_ENABLE_FVAL                           0x1u

#define HWIO_DPE_CGC_CTRL_COL_TIMERS_BMSK                            0x00008000
#define HWIO_DPE_CGC_CTRL_COL_TIMERS_SHFT                                   0xf
#define HWIO_DPE_CGC_CTRL_COL_TIMERS_DISABLE_FVAL                          0x0u
#define HWIO_DPE_CGC_CTRL_COL_TIMERS_ENABLE_FVAL                           0x1u

#define HWIO_DPE_CGC_CTRL_CQ_BMSK                                    0x00004000
#define HWIO_DPE_CGC_CTRL_CQ_SHFT                                           0xe
#define HWIO_DPE_CGC_CTRL_CQ_DISABLE_FVAL                                  0x0u
#define HWIO_DPE_CGC_CTRL_CQ_ENABLE_FVAL                                   0x1u

#define HWIO_DPE_CGC_CTRL_CSR_ACCESS_BMSK                            0x00002000
#define HWIO_DPE_CGC_CTRL_CSR_ACCESS_SHFT                                   0xd
#define HWIO_DPE_CGC_CTRL_CSR_ACCESS_DISABLE_FVAL                          0x0u
#define HWIO_DPE_CGC_CTRL_CSR_ACCESS_ENABLE_FVAL                           0x1u

#define HWIO_DPE_CGC_CTRL_LOAD_TIMING_BMSK                           0x00001000
#define HWIO_DPE_CGC_CTRL_LOAD_TIMING_SHFT                                  0xc
#define HWIO_DPE_CGC_CTRL_LOAD_TIMING_DISABLE_FVAL                         0x0u
#define HWIO_DPE_CGC_CTRL_LOAD_TIMING_ENABLE_FVAL                          0x1u

#define HWIO_DPE_CGC_CTRL_MEMCAS_CMD_BMSK                            0x00000800
#define HWIO_DPE_CGC_CTRL_MEMCAS_CMD_SHFT                                   0xb
#define HWIO_DPE_CGC_CTRL_MEMCAS_CMD_DISABLE_FVAL                          0x0u
#define HWIO_DPE_CGC_CTRL_MEMCAS_CMD_ENABLE_FVAL                           0x1u

#define HWIO_DPE_CGC_CTRL_NDX_FIFO_BMSK                              0x00000400
#define HWIO_DPE_CGC_CTRL_NDX_FIFO_SHFT                                     0xa
#define HWIO_DPE_CGC_CTRL_NDX_FIFO_DISABLE_FVAL                            0x0u
#define HWIO_DPE_CGC_CTRL_NDX_FIFO_ENABLE_FVAL                             0x1u

#define HWIO_DPE_CGC_CTRL_OPT_BMSK                                   0x00000200
#define HWIO_DPE_CGC_CTRL_OPT_SHFT                                          0x9
#define HWIO_DPE_CGC_CTRL_OPT_DISABLE_FVAL                                 0x0u
#define HWIO_DPE_CGC_CTRL_OPT_ENABLE_FVAL                                  0x1u

#define HWIO_DPE_CGC_CTRL_PAGE_IDLE_TIMER_BMSK                       0x00000100
#define HWIO_DPE_CGC_CTRL_PAGE_IDLE_TIMER_SHFT                              0x8
#define HWIO_DPE_CGC_CTRL_PAGE_IDLE_TIMER_DISABLE_FVAL                     0x0u
#define HWIO_DPE_CGC_CTRL_PAGE_IDLE_TIMER_ENABLE_FVAL                      0x1u

#define HWIO_DPE_CGC_CTRL_PWR_MGMT_BMSK                              0x00000080
#define HWIO_DPE_CGC_CTRL_PWR_MGMT_SHFT                                     0x7
#define HWIO_DPE_CGC_CTRL_PWR_MGMT_DISABLE_FVAL                            0x0u
#define HWIO_DPE_CGC_CTRL_PWR_MGMT_ENABLE_FVAL                             0x1u

#define HWIO_DPE_CGC_CTRL_RANKTIMERS_BMSK                            0x00000040
#define HWIO_DPE_CGC_CTRL_RANKTIMERS_SHFT                                   0x6
#define HWIO_DPE_CGC_CTRL_RANKTIMERS_DISABLE_FVAL                          0x0u
#define HWIO_DPE_CGC_CTRL_RANKTIMERS_ENABLE_FVAL                           0x1u

#define HWIO_DPE_CGC_CTRL_RDATA_BMSK                                 0x00000020
#define HWIO_DPE_CGC_CTRL_RDATA_SHFT                                        0x5
#define HWIO_DPE_CGC_CTRL_RDATA_DISABLE_FVAL                               0x0u
#define HWIO_DPE_CGC_CTRL_RDATA_ENABLE_FVAL                                0x1u

#define HWIO_DPE_CGC_CTRL_RECALC_TCYC_BMSK                           0x00000010
#define HWIO_DPE_CGC_CTRL_RECALC_TCYC_SHFT                                  0x4
#define HWIO_DPE_CGC_CTRL_RECALC_TCYC_DISABLE_FVAL                         0x0u
#define HWIO_DPE_CGC_CTRL_RECALC_TCYC_ENABLE_FVAL                          0x1u

#define HWIO_DPE_CGC_CTRL_SHKECS_BMSK                                0x00000008
#define HWIO_DPE_CGC_CTRL_SHKECS_SHFT                                       0x3
#define HWIO_DPE_CGC_CTRL_SHKECS_DISABLE_FVAL                              0x0u
#define HWIO_DPE_CGC_CTRL_SHKECS_ENABLE_FVAL                               0x1u

#define HWIO_DPE_CGC_CTRL_WR_BUFFER_BMSK                             0x00000004
#define HWIO_DPE_CGC_CTRL_WR_BUFFER_SHFT                                    0x2
#define HWIO_DPE_CGC_CTRL_WR_BUFFER_DISABLE_FVAL                           0x0u
#define HWIO_DPE_CGC_CTRL_WR_BUFFER_ENABLE_FVAL                            0x1u

#define HWIO_DPE_CGC_CTRL_WR_CTRL_BMSK                               0x00000002
#define HWIO_DPE_CGC_CTRL_WR_CTRL_SHFT                                      0x1
#define HWIO_DPE_CGC_CTRL_WR_CTRL_DISABLE_FVAL                             0x0u
#define HWIO_DPE_CGC_CTRL_WR_CTRL_ENABLE_FVAL                              0x1u

#define HWIO_DPE_CGC_CTRL_WRDATA_MGMT_BMSK                           0x00000001
#define HWIO_DPE_CGC_CTRL_WRDATA_MGMT_SHFT                                  0x0
#define HWIO_DPE_CGC_CTRL_WRDATA_MGMT_DISABLE_FVAL                         0x0u
#define HWIO_DPE_CGC_CTRL_WRDATA_MGMT_ENABLE_FVAL                          0x1u

//// Register PMON_EN ////

#define HWIO_DPE_PMON_EN_ADDR(x)                                     (x+0x00000300)
#define HWIO_DPE_PMON_EN_PHYS(x)                                     (x+0x00000300)
#define HWIO_DPE_PMON_EN_RMSK                                        0x00000003
#define HWIO_DPE_PMON_EN_SHFT                                                 0
#define HWIO_DPE_PMON_EN_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_PMON_EN_ADDR(x), HWIO_DPE_PMON_EN_RMSK)
#define HWIO_DPE_PMON_EN_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_PMON_EN_ADDR(x), mask) 
#define HWIO_DPE_PMON_EN_OUT(x, val)                                 \
	out_dword( HWIO_DPE_PMON_EN_ADDR(x), val)
#define HWIO_DPE_PMON_EN_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_EN_ADDR(x), mask, val, HWIO_DPE_PMON_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_EN_CLK_REQ_BMSK                                0x00000002
#define HWIO_DPE_PMON_EN_CLK_REQ_SHFT                                       0x1
#define HWIO_DPE_PMON_EN_CLK_REQ_DISABLE_FVAL                              0x0u
#define HWIO_DPE_PMON_EN_CLK_REQ_ENABLE_FVAL                               0x1u

#define HWIO_DPE_PMON_EN_ENABLE_BMSK                                 0x00000001
#define HWIO_DPE_PMON_EN_ENABLE_SHFT                                        0x0
#define HWIO_DPE_PMON_EN_ENABLE_DISABLE_FVAL                               0x0u
#define HWIO_DPE_PMON_EN_ENABLE_ENABLE_FVAL                                0x1u

//// Register PMON_CFG ////

#define HWIO_DPE_PMON_CFG_ADDR(x)                                    (x+0x00000304)
#define HWIO_DPE_PMON_CFG_PHYS(x)                                    (x+0x00000304)
#define HWIO_DPE_PMON_CFG_RMSK                                       0x0000000b
#define HWIO_DPE_PMON_CFG_SHFT                                                0
#define HWIO_DPE_PMON_CFG_IN(x)                                      \
	in_dword_masked ( HWIO_DPE_PMON_CFG_ADDR(x), HWIO_DPE_PMON_CFG_RMSK)
#define HWIO_DPE_PMON_CFG_INM(x, mask)                               \
	in_dword_masked ( HWIO_DPE_PMON_CFG_ADDR(x), mask) 
#define HWIO_DPE_PMON_CFG_OUT(x, val)                                \
	out_dword( HWIO_DPE_PMON_CFG_ADDR(x), val)
#define HWIO_DPE_PMON_CFG_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_CFG_ADDR(x), mask, val, HWIO_DPE_PMON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_CFG_HK_BUSY_BMSK                               0x00000008
#define HWIO_DPE_PMON_CFG_HK_BUSY_SHFT                                      0x3
#define HWIO_DPE_PMON_CFG_HK_BUSY_EXCLUDE_FVAL                             0x0u
#define HWIO_DPE_PMON_CFG_HK_BUSY_INCLUDE_FVAL                             0x1u

#define HWIO_DPE_PMON_CFG_OVERHEAD_BMSK                              0x00000003
#define HWIO_DPE_PMON_CFG_OVERHEAD_SHFT                                     0x0
#define HWIO_DPE_PMON_CFG_OVERHEAD_DEFAULT_FVAL                            0x0u
#define HWIO_DPE_PMON_CFG_OVERHEAD_EXTRA_WRITE_FVAL                        0x1u
#define HWIO_DPE_PMON_CFG_OVERHEAD_EXTRA_READ_FVAL                         0x2u

//// Register PMON_CMD_QUEUED_n ////

#define HWIO_DPE_PMON_CMD_QUEUED_n_ADDR(base, n)                     (base+0x310+0x4*n)
#define HWIO_DPE_PMON_CMD_QUEUED_n_PHYS(base, n)                     (base+0x310+0x4*n)
#define HWIO_DPE_PMON_CMD_QUEUED_n_RMSK                              0x0f700300
#define HWIO_DPE_PMON_CMD_QUEUED_n_SHFT                                       8
#define HWIO_DPE_PMON_CMD_QUEUED_n_MAXn                                       3
#define HWIO_DPE_PMON_CMD_QUEUED_n_INI(base, n)                      \
	in_dword_masked ( HWIO_DPE_PMON_CMD_QUEUED_n_ADDR(base, n), HWIO_DPE_PMON_CMD_QUEUED_n_RMSK)
#define HWIO_DPE_PMON_CMD_QUEUED_n_INMI(base, n, mask)               \
	in_dword_masked ( HWIO_DPE_PMON_CMD_QUEUED_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_CMD_QUEUED_n_OUTI(base, n, val)                \
	out_dword( HWIO_DPE_PMON_CMD_QUEUED_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_CMD_QUEUED_n_OUTMI(base, n, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_CMD_QUEUED_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_CMD_QUEUED_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CNT_BMSK                       0x0f000000
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CNT_SHFT                             0x18

#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CMP_BMSK                       0x00700000
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CMP_SHFT                             0x14
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CMP_DISABLE_FVAL                     0x0u
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CMP_GT_FVAL                          0x1u
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CMP_EQ_FVAL                          0x2u
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_CMP_LT_FVAL                          0x4u

#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_FLTR_BMSK                      0x00000300
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_FLTR_SHFT                             0x8
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_FLTR_PMON_CMD_FLTR_0_FVAL            0x0u
#define HWIO_DPE_PMON_CMD_QUEUED_n_QC_FLTR_PMON_CMD_FLTR_1_FVAL            0x1u

//// Register PMON_CMD_EXEC_n ////

#define HWIO_DPE_PMON_CMD_EXEC_n_ADDR(base, n)                       (base+0x320+0x4*n)
#define HWIO_DPE_PMON_CMD_EXEC_n_PHYS(base, n)                       (base+0x320+0x4*n)
#define HWIO_DPE_PMON_CMD_EXEC_n_RMSK                                0x0f731373
#define HWIO_DPE_PMON_CMD_EXEC_n_SHFT                                         0
#define HWIO_DPE_PMON_CMD_EXEC_n_MAXn                                         3
#define HWIO_DPE_PMON_CMD_EXEC_n_INI(base, n)                        \
	in_dword_masked ( HWIO_DPE_PMON_CMD_EXEC_n_ADDR(base, n), HWIO_DPE_PMON_CMD_EXEC_n_RMSK)
#define HWIO_DPE_PMON_CMD_EXEC_n_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_DPE_PMON_CMD_EXEC_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_CMD_EXEC_n_OUTI(base, n, val)                  \
	out_dword( HWIO_DPE_PMON_CMD_EXEC_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_CMD_EXEC_n_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_CMD_EXEC_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_CMD_EXEC_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CNT_BMSK                         0x0f000000
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CNT_SHFT                               0x18

#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CMP_BMSK                         0x00700000
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CMP_SHFT                               0x14
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CMP_DISABLE_FVAL                       0x0u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CMP_GT_FVAL                            0x1u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CMP_EQ_FVAL                            0x2u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_CMP_LT_FVAL                            0x4u

#define HWIO_DPE_PMON_CMD_EXEC_n_QC_AGE_BMSK                         0x00030000
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_AGE_SHFT                               0x10
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_AGE_OLDER_FVAL                         0x0u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_AGE_NEWER_FVAL                         0x1u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_AGE_ALL_FVAL                           0x2u

#define HWIO_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_BMSK                   0x00001000
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_SHFT                          0xc
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_DISABLE_FVAL                 0x0u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_ENABLE_FVAL                  0x1u

#define HWIO_DPE_PMON_CMD_EXEC_n_QC_FLTR_BMSK                        0x00000300
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_FLTR_SHFT                               0x8
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_FLTR_PMON_CMD_FLTR_0_FVAL              0x0u
#define HWIO_DPE_PMON_CMD_EXEC_n_QC_FLTR_PMON_CMD_FLTR_1_FVAL              0x1u

#define HWIO_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_BMSK                      0x00000070
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_SHFT                             0x4
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_CONFLICT_FVAL                   0x1u
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_MISS_FVAL                       0x2u
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_HIT_FVAL                        0x4u
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_ANY_FVAL                        0x7u

#define HWIO_DPE_PMON_CMD_EXEC_n_XC_FLTR_BMSK                        0x00000003
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_FLTR_SHFT                               0x0
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_FLTR_PMON_CMD_FLTR_0_FVAL              0x0u
#define HWIO_DPE_PMON_CMD_EXEC_n_XC_FLTR_PMON_CMD_FLTR_1_FVAL              0x1u

//// Register PMON_CMD_FLTR_n ////

#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR(base, n)                       (base+0x330+0x4*n)
#define HWIO_DPE_PMON_CMD_FLTR_n_PHYS(base, n)                       (base+0x330+0x4*n)
#define HWIO_DPE_PMON_CMD_FLTR_n_RMSK                                0x0003fdff
#define HWIO_DPE_PMON_CMD_FLTR_n_SHFT                                         0
#define HWIO_DPE_PMON_CMD_FLTR_n_MAXn                                         3
#define HWIO_DPE_PMON_CMD_FLTR_n_INI(base, n)                        \
	in_dword_masked ( HWIO_DPE_PMON_CMD_FLTR_n_ADDR(base, n), HWIO_DPE_PMON_CMD_FLTR_n_RMSK)
#define HWIO_DPE_PMON_CMD_FLTR_n_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_DPE_PMON_CMD_FLTR_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_CMD_FLTR_n_OUTI(base, n, val)                  \
	out_dword( HWIO_DPE_PMON_CMD_FLTR_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_CMD_FLTR_n_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_CMD_FLTR_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_CMD_FLTR_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_CMD_FLTR_n_TYPE_BMSK                           0x00030000
#define HWIO_DPE_PMON_CMD_FLTR_n_TYPE_SHFT                                 0x10
#define HWIO_DPE_PMON_CMD_FLTR_n_TYPE_WRITE_FVAL                           0x1u
#define HWIO_DPE_PMON_CMD_FLTR_n_TYPE_READ_FVAL                            0x2u

#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_BMSK                      0x00008000
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SHFT                             0xf
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_DISABLE_FVAL                    0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_ENABLE_FVAL                     0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_BMSK                  0x00004000
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_SHFT                         0xe
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_NORMAL_FVAL                 0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_INVERT_FVAL                 0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_BMSK                  0x00003000
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_SHFT                         0xc
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_PMON_ADDR_FLTR_0_FVAL       0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_PMON_ADDR_FLTR_1_FVAL       0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_BMSK                       0x00000800
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_SHFT                              0xb
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_DISABLE_FVAL                     0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_ENABLE_FVAL                      0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_BMSK                   0x00000400
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_SHFT                          0xa
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_NORMAL_FVAL                  0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_INVERT_FVAL                  0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_BMSK                   0x00000100
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_SHFT                          0x8
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL         0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL         0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_BMSK                        0x00000080
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SHFT                               0x7
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_DISABLE_FVAL                      0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_ENABLE_FVAL                       0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_BMSK                    0x00000040
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_SHFT                           0x6
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_NORMAL_FVAL                   0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_INVERT_FVAL                   0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_BMSK                    0x00000030
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_SHFT                           0x4
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_PMON_LAT_LIM_0_FVAL           0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_PMON_LAT_LIM_1_FVAL           0x1u
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_PMON_LAT_LIM_2_FVAL           0x2u
#define HWIO_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_PMON_LAT_LIM_3_FVAL           0x3u

#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_BMSK                       0x00000008
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SHFT                              0x3
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_DISABLE_FVAL                     0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_ENABLE_FVAL                      0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_BMSK                   0x00000004
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_SHFT                          0x2
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_NORMAL_FVAL                  0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_INVERT_FVAL                  0x1u

#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_BMSK                   0x00000003
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_SHFT                          0x0
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_PMON_PRI_FLTR_0_FVAL         0x0u
#define HWIO_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_PMON_PRI_FLTR_1_FVAL         0x1u

//// Register PMON_ADDR_FLTR_n ////

#define HWIO_DPE_PMON_ADDR_FLTR_n_ADDR(base, n)                      (base+0x340+0x4*n)
#define HWIO_DPE_PMON_ADDR_FLTR_n_PHYS(base, n)                      (base+0x340+0x4*n)
#define HWIO_DPE_PMON_ADDR_FLTR_n_RMSK                               0x000030ff
#define HWIO_DPE_PMON_ADDR_FLTR_n_SHFT                                        0
#define HWIO_DPE_PMON_ADDR_FLTR_n_MAXn                                        3
#define HWIO_DPE_PMON_ADDR_FLTR_n_INI(base, n)                       \
	in_dword_masked ( HWIO_DPE_PMON_ADDR_FLTR_n_ADDR(base, n), HWIO_DPE_PMON_ADDR_FLTR_n_RMSK)
#define HWIO_DPE_PMON_ADDR_FLTR_n_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_DPE_PMON_ADDR_FLTR_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_ADDR_FLTR_n_OUTI(base, n, val)                 \
	out_dword( HWIO_DPE_PMON_ADDR_FLTR_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_ADDR_FLTR_n_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_ADDR_FLTR_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_ADDR_FLTR_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_ADDR_FLTR_n_RANK_BMSK                          0x00003000
#define HWIO_DPE_PMON_ADDR_FLTR_n_RANK_SHFT                                 0xc
#define HWIO_DPE_PMON_ADDR_FLTR_n_RANK_RANK_0_FVAL                         0x1u
#define HWIO_DPE_PMON_ADDR_FLTR_n_RANK_RANK_1_FVAL                         0x2u

#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BMSK                          0x000000ff
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_SHFT                                 0x0
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_0_FVAL                         0x1u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_1_FVAL                         0x2u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_2_FVAL                         0x4u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_3_FVAL                         0x8u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_4_FVAL                        0x10u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_5_FVAL                        0x20u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_6_FVAL                        0x40u
#define HWIO_DPE_PMON_ADDR_FLTR_n_BANK_BANK_7_FVAL                        0x80u

//// Register PMON_MID_FLTR_n ////

#define HWIO_DPE_PMON_MID_FLTR_n_ADDR(base, n)                       (base+0x350+0x4*n)
#define HWIO_DPE_PMON_MID_FLTR_n_PHYS(base, n)                       (base+0x350+0x4*n)
#define HWIO_DPE_PMON_MID_FLTR_n_RMSK                                0xffffffff
#define HWIO_DPE_PMON_MID_FLTR_n_SHFT                                         0
#define HWIO_DPE_PMON_MID_FLTR_n_MAXn                                         1
#define HWIO_DPE_PMON_MID_FLTR_n_INI(base, n)                        \
	in_dword_masked ( HWIO_DPE_PMON_MID_FLTR_n_ADDR(base, n), HWIO_DPE_PMON_MID_FLTR_n_RMSK)
#define HWIO_DPE_PMON_MID_FLTR_n_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_DPE_PMON_MID_FLTR_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_MID_FLTR_n_OUTI(base, n, val)                  \
	out_dword( HWIO_DPE_PMON_MID_FLTR_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_MID_FLTR_n_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_MID_FLTR_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_MID_FLTR_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_MID_FLTR_n_BID_MASK_BMSK                       0xe0000000
#define HWIO_DPE_PMON_MID_FLTR_n_BID_MASK_SHFT                             0x1d

#define HWIO_DPE_PMON_MID_FLTR_n_PID_MASK_BMSK                       0x1f000000
#define HWIO_DPE_PMON_MID_FLTR_n_PID_MASK_SHFT                             0x18

#define HWIO_DPE_PMON_MID_FLTR_n_MID_MASK_BMSK                       0x00ff0000
#define HWIO_DPE_PMON_MID_FLTR_n_MID_MASK_SHFT                             0x10

#define HWIO_DPE_PMON_MID_FLTR_n_BID_MATCH_BMSK                      0x0000e000
#define HWIO_DPE_PMON_MID_FLTR_n_BID_MATCH_SHFT                             0xd

#define HWIO_DPE_PMON_MID_FLTR_n_PID_MATCH_BMSK                      0x00001f00
#define HWIO_DPE_PMON_MID_FLTR_n_PID_MATCH_SHFT                             0x8

#define HWIO_DPE_PMON_MID_FLTR_n_MID_MATCH_BMSK                      0x000000ff
#define HWIO_DPE_PMON_MID_FLTR_n_MID_MATCH_SHFT                             0x0

//// Register PMON_LAT_LIM_n ////

#define HWIO_DPE_PMON_LAT_LIM_n_ADDR(base, n)                        (base+0x360+0x4*n)
#define HWIO_DPE_PMON_LAT_LIM_n_PHYS(base, n)                        (base+0x360+0x4*n)
#define HWIO_DPE_PMON_LAT_LIM_n_RMSK                                 0x0000ffff
#define HWIO_DPE_PMON_LAT_LIM_n_SHFT                                          0
#define HWIO_DPE_PMON_LAT_LIM_n_MAXn                                          3
#define HWIO_DPE_PMON_LAT_LIM_n_INI(base, n)                         \
	in_dword_masked ( HWIO_DPE_PMON_LAT_LIM_n_ADDR(base, n), HWIO_DPE_PMON_LAT_LIM_n_RMSK)
#define HWIO_DPE_PMON_LAT_LIM_n_INMI(base, n, mask)                  \
	in_dword_masked ( HWIO_DPE_PMON_LAT_LIM_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_LAT_LIM_n_OUTI(base, n, val)                   \
	out_dword( HWIO_DPE_PMON_LAT_LIM_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_LAT_LIM_n_OUTMI(base, n, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_LAT_LIM_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_LAT_LIM_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_LAT_LIM_n_CYCLES_BMSK                          0x0000ffff
#define HWIO_DPE_PMON_LAT_LIM_n_CYCLES_SHFT                                 0x0

//// Register PMON_PRI_FLTR_n ////

#define HWIO_DPE_PMON_PRI_FLTR_n_ADDR(base, n)                       (base+0x370+0x4*n)
#define HWIO_DPE_PMON_PRI_FLTR_n_PHYS(base, n)                       (base+0x370+0x4*n)
#define HWIO_DPE_PMON_PRI_FLTR_n_RMSK                                0x000031ff
#define HWIO_DPE_PMON_PRI_FLTR_n_SHFT                                         0
#define HWIO_DPE_PMON_PRI_FLTR_n_MAXn                                         3
#define HWIO_DPE_PMON_PRI_FLTR_n_INI(base, n)                        \
	in_dword_masked ( HWIO_DPE_PMON_PRI_FLTR_n_ADDR(base, n), HWIO_DPE_PMON_PRI_FLTR_n_RMSK)
#define HWIO_DPE_PMON_PRI_FLTR_n_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_DPE_PMON_PRI_FLTR_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_PRI_FLTR_n_OUTI(base, n, val)                  \
	out_dword( HWIO_DPE_PMON_PRI_FLTR_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_PRI_FLTR_n_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_PRI_FLTR_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_PRI_FLTR_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CMP_BMSK                        0x00003000
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CMP_SHFT                               0xc
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CMP_EXPLICIT_FVAL                     0x0u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CMP_SAME_FVAL                         0x1u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CMP_DIFFERENT_FVAL                    0x2u

#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_BMSK                        0x000001f0
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_SHFT                               0x4
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_PRI_0_FVAL                        0x1u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_PRI_1_FVAL                        0x2u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_PRI_2_FVAL                        0x4u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_PRI_3_FVAL                        0x8u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_CUR_PRI_4_FVAL                       0x10u

#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_ORIG_BMSK                       0x0000000f
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_ORIG_SHFT                              0x0
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_ORIG_PRI_0_FVAL                       0x1u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_ORIG_PRI_1_FVAL                       0x2u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_ORIG_PRI_2_FVAL                       0x4u
#define HWIO_DPE_PMON_PRI_FLTR_n_PRI_ORIG_PRI_3_FVAL                       0x8u

//// Register PMON_CMDQ_n ////

#define HWIO_DPE_PMON_CMDQ_n_ADDR(base, n)                           (base+0x380+0x4*n)
#define HWIO_DPE_PMON_CMDQ_n_PHYS(base, n)                           (base+0x380+0x4*n)
#define HWIO_DPE_PMON_CMDQ_n_RMSK                                    0x000000f7
#define HWIO_DPE_PMON_CMDQ_n_SHFT                                             0
#define HWIO_DPE_PMON_CMDQ_n_MAXn                                             1
#define HWIO_DPE_PMON_CMDQ_n_INI(base, n)                            \
	in_dword_masked ( HWIO_DPE_PMON_CMDQ_n_ADDR(base, n), HWIO_DPE_PMON_CMDQ_n_RMSK)
#define HWIO_DPE_PMON_CMDQ_n_INMI(base, n, mask)                     \
	in_dword_masked ( HWIO_DPE_PMON_CMDQ_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_CMDQ_n_OUTI(base, n, val)                      \
	out_dword( HWIO_DPE_PMON_CMDQ_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_CMDQ_n_OUTMI(base, n, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_CMDQ_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_CMDQ_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_CMDQ_n_CNT_BMSK                                0x000000f0
#define HWIO_DPE_PMON_CMDQ_n_CNT_SHFT                                       0x4

#define HWIO_DPE_PMON_CMDQ_n_CMP_BMSK                                0x00000007
#define HWIO_DPE_PMON_CMDQ_n_CMP_SHFT                                       0x0
#define HWIO_DPE_PMON_CMDQ_n_CMP_DISABLE_FVAL                              0x0u
#define HWIO_DPE_PMON_CMDQ_n_CMP_GT_FVAL                                   0x1u
#define HWIO_DPE_PMON_CMDQ_n_CMP_EQ_FVAL                                   0x2u
#define HWIO_DPE_PMON_CMDQ_n_CMP_LT_FVAL                                   0x4u

//// Register PMON_WRBUF_n ////

#define HWIO_DPE_PMON_WRBUF_n_ADDR(base, n)                          (base+0x388+0x4*n)
#define HWIO_DPE_PMON_WRBUF_n_PHYS(base, n)                          (base+0x388+0x4*n)
#define HWIO_DPE_PMON_WRBUF_n_RMSK                                   0x000003f7
#define HWIO_DPE_PMON_WRBUF_n_SHFT                                            0
#define HWIO_DPE_PMON_WRBUF_n_MAXn                                            1
#define HWIO_DPE_PMON_WRBUF_n_INI(base, n)                           \
	in_dword_masked ( HWIO_DPE_PMON_WRBUF_n_ADDR(base, n), HWIO_DPE_PMON_WRBUF_n_RMSK)
#define HWIO_DPE_PMON_WRBUF_n_INMI(base, n, mask)                    \
	in_dword_masked ( HWIO_DPE_PMON_WRBUF_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_WRBUF_n_OUTI(base, n, val)                     \
	out_dword( HWIO_DPE_PMON_WRBUF_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_WRBUF_n_OUTMI(base, n, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_WRBUF_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_WRBUF_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_WRBUF_n_CNT_BMSK                               0x000003f0
#define HWIO_DPE_PMON_WRBUF_n_CNT_SHFT                                      0x4

#define HWIO_DPE_PMON_WRBUF_n_CMP_BMSK                               0x00000007
#define HWIO_DPE_PMON_WRBUF_n_CMP_SHFT                                      0x0
#define HWIO_DPE_PMON_WRBUF_n_CMP_DISABLE_FVAL                             0x0u
#define HWIO_DPE_PMON_WRBUF_n_CMP_GT_FVAL                                  0x1u
#define HWIO_DPE_PMON_WRBUF_n_CMP_EQ_FVAL                                  0x2u
#define HWIO_DPE_PMON_WRBUF_n_CMP_LT_FVAL                                  0x4u

//// Register PMON_DDR_CMD_n ////

#define HWIO_DPE_PMON_DDR_CMD_n_ADDR(base, n)                        (base+0x390+0x4*n)
#define HWIO_DPE_PMON_DDR_CMD_n_PHYS(base, n)                        (base+0x390+0x4*n)
#define HWIO_DPE_PMON_DDR_CMD_n_RMSK                                 0xfdffff1f
#define HWIO_DPE_PMON_DDR_CMD_n_SHFT                                          0
#define HWIO_DPE_PMON_DDR_CMD_n_MAXn                                          3
#define HWIO_DPE_PMON_DDR_CMD_n_INI(base, n)                         \
	in_dword_masked ( HWIO_DPE_PMON_DDR_CMD_n_ADDR(base, n), HWIO_DPE_PMON_DDR_CMD_n_RMSK)
#define HWIO_DPE_PMON_DDR_CMD_n_INMI(base, n, mask)                  \
	in_dword_masked ( HWIO_DPE_PMON_DDR_CMD_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_DDR_CMD_n_OUTI(base, n, val)                   \
	out_dword( HWIO_DPE_PMON_DDR_CMD_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_DDR_CMD_n_OUTMI(base, n, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_DDR_CMD_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_DDR_CMD_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_BMSK                       0x80000000
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SHFT                             0x1f
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_DISABLE_FVAL                     0x0u
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_ENABLE_FVAL                      0x1u

#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_BMSK                   0x40000000
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_SHFT                         0x1e
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_NORMAL_FVAL                  0x0u
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_INVERT_FVAL                  0x1u

#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_BMSK                   0x30000000
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_SHFT                         0x1c
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_PMON_ADDR_FLTR_0_FVAL        0x0u
#define HWIO_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_PMON_ADDR_FLTR_1_FVAL        0x1u

#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_BMSK                        0x08000000
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_SHFT                              0x1b
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_DISABLE_FVAL                      0x0u
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_ENABLE_FVAL                       0x1u

#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_BMSK                    0x04000000
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_SHFT                          0x1a
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_NORMAL_FVAL                   0x0u
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_INVERT_FVAL                   0x1u

#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_BMSK                    0x01000000
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_SHFT                          0x18
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL          0x0u
#define HWIO_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL          0x1u

#define HWIO_DPE_PMON_DDR_CMD_n_CMD_BMSK                             0x00ffff00
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_SHFT                                    0x8
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MODE_REGISTER_WRITE_OR_SET_FVAL        0x1u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MODE_REGISTER_READ_FVAL                0x2u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_ZQ_CALIBRATION_FVAL                    0x4u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_ALL_BANK_AUTO_REFRESH_FVAL             0x8u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_PER_BANK_AUTO_REFRESH_FVAL            0x10u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_ALL_BANK_PRECHARGE_FVAL               0x20u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_PER_BANK_PRECHARGE_FVAL               0x40u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_BURST_TERMINATE_FVAL                  0x80u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_WRITE_FVAL                           0x100u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_READ_FVAL                            0x200u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_ACTIVATE_FVAL                        0x400u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MASK_WRITE_FVAL                      0x800u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_WRITE_BL32_FVAL                     0x1000u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_READ_BL32_FVAL                      0x2000u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_WRITE_BL16_FVAL                     0x4000u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_READ_BL16_FVAL                      0x8000u

#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_BMSK                         0x0000001f
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_SHFT                                0x0
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_WITH_AUTO_PRECHARGE_FVAL           0x1u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_WITHOUT_AUTO_PRECHARGE_FVAL        0x2u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_BL8_ON_THE_FLY_FVAL                0x4u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_BC4_ON_THE_FLY_FVAL                0x8u
#define HWIO_DPE_PMON_DDR_CMD_n_CMD_MOD_NOT_ON_THE_FLY_FVAL               0x10u

//// Register PMON_DDR_DATA_n ////

#define HWIO_DPE_PMON_DDR_DATA_n_ADDR(base, n)                       (base+0x3A0+0x4*n)
#define HWIO_DPE_PMON_DDR_DATA_n_PHYS(base, n)                       (base+0x3A0+0x4*n)
#define HWIO_DPE_PMON_DDR_DATA_n_RMSK                                0x000000df
#define HWIO_DPE_PMON_DDR_DATA_n_SHFT                                         0
#define HWIO_DPE_PMON_DDR_DATA_n_MAXn                                         1
#define HWIO_DPE_PMON_DDR_DATA_n_INI(base, n)                        \
	in_dword_masked ( HWIO_DPE_PMON_DDR_DATA_n_ADDR(base, n), HWIO_DPE_PMON_DDR_DATA_n_RMSK)
#define HWIO_DPE_PMON_DDR_DATA_n_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_DPE_PMON_DDR_DATA_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_DDR_DATA_n_OUTI(base, n, val)                  \
	out_dword( HWIO_DPE_PMON_DDR_DATA_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_DDR_DATA_n_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_DDR_DATA_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_DDR_DATA_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_BMSK                       0x00000080
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_SHFT                              0x7
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_DISABLE_FVAL                     0x0u
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_ENABLE_FVAL                      0x1u

#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_BMSK                   0x00000040
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_SHFT                          0x6
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_NORMAL_FVAL                  0x0u
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_INVERT_FVAL                  0x1u

#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_BMSK                   0x00000010
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_SHFT                          0x4
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL         0x0u
#define HWIO_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL         0x1u

#define HWIO_DPE_PMON_DDR_DATA_n_TYPE_BMSK                           0x0000000f
#define HWIO_DPE_PMON_DDR_DATA_n_TYPE_SHFT                                  0x0
#define HWIO_DPE_PMON_DDR_DATA_n_TYPE_WRITE_EXTRA_FVAL                     0x1u
#define HWIO_DPE_PMON_DDR_DATA_n_TYPE_WRITE_REQUIRED_FVAL                  0x2u
#define HWIO_DPE_PMON_DDR_DATA_n_TYPE_READ_EXTRA_FVAL                      0x4u
#define HWIO_DPE_PMON_DDR_DATA_n_TYPE_READ_REQUIRED_FVAL                   0x8u

//// Register PMON_RANK_STATE_n ////

#define HWIO_DPE_PMON_RANK_STATE_n_ADDR(base, n)                     (base+0x3B0+0x4*n)
#define HWIO_DPE_PMON_RANK_STATE_n_PHYS(base, n)                     (base+0x3B0+0x4*n)
#define HWIO_DPE_PMON_RANK_STATE_n_RMSK                              0x31ff7fef
#define HWIO_DPE_PMON_RANK_STATE_n_SHFT                                       0
#define HWIO_DPE_PMON_RANK_STATE_n_MAXn                                       3
#define HWIO_DPE_PMON_RANK_STATE_n_INI(base, n)                      \
	in_dword_masked ( HWIO_DPE_PMON_RANK_STATE_n_ADDR(base, n), HWIO_DPE_PMON_RANK_STATE_n_RMSK)
#define HWIO_DPE_PMON_RANK_STATE_n_INMI(base, n, mask)               \
	in_dword_masked ( HWIO_DPE_PMON_RANK_STATE_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_RANK_STATE_n_OUTI(base, n, val)                \
	out_dword( HWIO_DPE_PMON_RANK_STATE_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_RANK_STATE_n_OUTMI(base, n, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_RANK_STATE_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_RANK_STATE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_RANK_STATE_n_RNK_BMSK                          0x30000000
#define HWIO_DPE_PMON_RANK_STATE_n_RNK_SHFT                                0x1c
#define HWIO_DPE_PMON_RANK_STATE_n_RNK_RANK_0_FVAL                         0x1u
#define HWIO_DPE_PMON_RANK_STATE_n_RNK_RANK_1_FVAL                         0x2u

#define HWIO_DPE_PMON_RANK_STATE_n_RNK_MATCH_BMSK                    0x01000000
#define HWIO_DPE_PMON_RANK_STATE_n_RNK_MATCH_SHFT                          0x18
#define HWIO_DPE_PMON_RANK_STATE_n_RNK_MATCH_EXACT_FVAL                    0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_RNK_MATCH_ANY_FVAL                      0x1u

#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_POL_BMSK                   0x00800000
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_POL_SHFT                         0x17
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_POL_NORMAL_FVAL                  0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_POL_INVERT_FVAL                  0x1u

#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_BMSK                       0x007f0000
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_SHFT                             0x10
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_ANY_FVAL                         0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_IDLE_FVAL                        0x1u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_BANK_OPEN_FVAL                   0x2u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_ALL_BANKS_CLOSED_FVAL            0x4u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_POWER_DOWN_FVAL                  0x8u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_CLOCK_STOP_FVAL                 0x10u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_SELF_REFRESH_FVAL               0x20u
#define HWIO_DPE_PMON_RANK_STATE_n_ACTUAL_DEEP_POWER_DOWN_FVAL            0x40u

#define HWIO_DPE_PMON_RANK_STATE_n_ALLOWED_BMSK                      0x00007000
#define HWIO_DPE_PMON_RANK_STATE_n_ALLOWED_SHFT                             0xc
#define HWIO_DPE_PMON_RANK_STATE_n_ALLOWED_ANY_FVAL                        0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_ALLOWED_POWER_DOWN_FVAL                 0x1u
#define HWIO_DPE_PMON_RANK_STATE_n_ALLOWED_CLOCK_STOP_FVAL                 0x2u
#define HWIO_DPE_PMON_RANK_STATE_n_ALLOWED_SELF_REFRESH_FVAL               0x4u

#define HWIO_DPE_PMON_RANK_STATE_n_CMD_MATCH_BMSK                    0x00000800
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_MATCH_SHFT                           0xb
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_MATCH_EXACT_FVAL                    0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_MATCH_ANY_FVAL                      0x1u

#define HWIO_DPE_PMON_RANK_STATE_n_CMD_BMSK                          0x00000700
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_SHFT                                 0x8
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_DISABLE_FVAL                        0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_QUEUED_FVAL                         0x1u
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_PENDING_FVAL                        0x2u
#define HWIO_DPE_PMON_RANK_STATE_n_CMD_EXIST_FVAL                          0x4u

#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CMP_BMSK                      0x000000e0
#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CMP_SHFT                             0x5
#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CMP_DISABLE_FVAL                    0x0u
#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CMP_GT_FVAL                         0x1u
#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CMP_EQ_FVAL                         0x2u
#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CMP_LT_FVAL                         0x4u

#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CNT_BMSK                      0x0000000f
#define HWIO_DPE_PMON_RANK_STATE_n_BNK_CNT_SHFT                             0x0

//// Register PMON_SHKE_n ////

#define HWIO_DPE_PMON_SHKE_n_ADDR(base, n)                           (base+0x3C0+0x4*n)
#define HWIO_DPE_PMON_SHKE_n_PHYS(base, n)                           (base+0x3C0+0x4*n)
#define HWIO_DPE_PMON_SHKE_n_RMSK                                    0x03ff031f
#define HWIO_DPE_PMON_SHKE_n_SHFT                                             0
#define HWIO_DPE_PMON_SHKE_n_MAXn                                             7
#define HWIO_DPE_PMON_SHKE_n_INI(base, n)                            \
	in_dword_masked ( HWIO_DPE_PMON_SHKE_n_ADDR(base, n), HWIO_DPE_PMON_SHKE_n_RMSK)
#define HWIO_DPE_PMON_SHKE_n_INMI(base, n, mask)                     \
	in_dword_masked ( HWIO_DPE_PMON_SHKE_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_SHKE_n_OUTI(base, n, val)                      \
	out_dword( HWIO_DPE_PMON_SHKE_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_SHKE_n_OUTMI(base, n, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_SHKE_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_SHKE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_SHKE_n_RNK_BMSK                                0x03000000
#define HWIO_DPE_PMON_SHKE_n_RNK_SHFT                                      0x18
#define HWIO_DPE_PMON_SHKE_n_RNK_DISABLE_FVAL                              0x0u
#define HWIO_DPE_PMON_SHKE_n_RNK_RANK_0_FVAL                               0x1u
#define HWIO_DPE_PMON_SHKE_n_RNK_RANK_1_FVAL                               0x2u

#define HWIO_DPE_PMON_SHKE_n_REF_RATE_BMSK                           0x00ff0000
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_SHFT                                 0x10
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_DISABLE_FVAL                         0x0u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_LOW_TEMPERATURE_LIMIT_EXCEEDED_FVAL       0x1u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_TREFI_X_4_FVAL                       0x2u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_TREFI_X_2_FVAL                       0x4u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_TREFI_X_1_FVAL                       0x8u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_TREFI_X_05_FVAL                     0x10u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_TREFI_X_025_FVAL                    0x20u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_TREFI_X_025_DERATE_FVAL             0x40u
#define HWIO_DPE_PMON_SHKE_n_REF_RATE_HIGH_TEMPERATURE_LIMITED_EXCEEDED_FVAL      0x80u

#define HWIO_DPE_PMON_SHKE_n_CMD_FLTR_BMSK                           0x00000300
#define HWIO_DPE_PMON_SHKE_n_CMD_FLTR_SHFT                                  0x8
#define HWIO_DPE_PMON_SHKE_n_CMD_FLTR_DISABLE_FVAL                         0x0u
#define HWIO_DPE_PMON_SHKE_n_CMD_FLTR_DONE_FVAL                            0x1u
#define HWIO_DPE_PMON_SHKE_n_CMD_FLTR_VALID_FVAL                           0x2u

#define HWIO_DPE_PMON_SHKE_n_CMD_BMSK                                0x0000001f
#define HWIO_DPE_PMON_SHKE_n_CMD_SHFT                                       0x0
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_CK_ON_FVAL                       0x0u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_CKE_ON_FVAL                      0x1u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_RESET_ON_FVAL                    0x2u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_CK_OFF_FVAL                      0x3u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_CKE_OFF_FVAL                     0x4u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_RESET_OFF_FVAL                   0x5u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_MRW_FVAL                         0x9u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_MRR_FVAL                         0xau
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_LONG_ZQ_FVAL                     0xbu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_SHORT_ZQ_FVAL                    0xcu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_ENTER_SELFREFRESH_FVAL           0xeu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_EXIT_SELFREFRESH_FVAL            0xfu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_ENTER_DPD_FVAL                  0x10u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_EXIT_DPD_FVAL                   0x11u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_ENTER_FREQSWITCH_FVAL           0x12u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_EXIT_FREQSWITCH_FVAL            0x13u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_STOP_COMMANDS_FVAL              0x16u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_RESUME_COMMANDS_FVAL            0x17u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_EXTND_MRW_FVAL                  0x19u
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_CA_TRAIN_FVAL                   0x1au
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_RD_DQCAL_FVAL                   0x1bu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_START_ZQ_FVAL                   0x1cu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_LATCH_ZQ_FVAL                   0x1du
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_MPC_START_INTERVAL_FVAL         0x1eu
#define HWIO_DPE_PMON_SHKE_n_CMD_SHKE_CMD_PERIODIC_TRAIN_MRR_FVAL         0x1fu

//// Register DRAM_TIMING_24 ////

#define HWIO_DPE_DRAM_TIMING_24_ADDR(x)                              (x+0x00000400)
#define HWIO_DPE_DRAM_TIMING_24_PHYS(x)                              (x+0x00000400)
#define HWIO_DPE_DRAM_TIMING_24_RMSK                                 0x0000003f
#define HWIO_DPE_DRAM_TIMING_24_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_24_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_24_ADDR(x), HWIO_DPE_DRAM_TIMING_24_RMSK)
#define HWIO_DPE_DRAM_TIMING_24_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_24_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_24_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_24_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_24_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_24_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_24_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_24_TCCDMW_BMSK                          0x0000003f
#define HWIO_DPE_DRAM_TIMING_24_TCCDMW_SHFT                                 0x0

//// Register DRAM_TIMING_25 ////

#define HWIO_DPE_DRAM_TIMING_25_ADDR(x)                              (x+0x00000404)
#define HWIO_DPE_DRAM_TIMING_25_PHYS(x)                              (x+0x00000404)
#define HWIO_DPE_DRAM_TIMING_25_RMSK                                 0xff00ffff
#define HWIO_DPE_DRAM_TIMING_25_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_25_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_25_ADDR(x), HWIO_DPE_DRAM_TIMING_25_RMSK)
#define HWIO_DPE_DRAM_TIMING_25_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_25_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_25_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_25_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_25_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_25_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_25_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_25_TESCKE_MIN_CYC_BMSK                  0xf0000000
#define HWIO_DPE_DRAM_TIMING_25_TESCKE_MIN_CYC_SHFT                        0x1c

#define HWIO_DPE_DRAM_TIMING_25_TCKEHCMD_MIN_CYC_BMSK                0x0f000000
#define HWIO_DPE_DRAM_TIMING_25_TCKEHCMD_MIN_CYC_SHFT                      0x18

#define HWIO_DPE_DRAM_TIMING_25_TESCKE_BMSK                          0x0000ff00
#define HWIO_DPE_DRAM_TIMING_25_TESCKE_SHFT                                 0x8

#define HWIO_DPE_DRAM_TIMING_25_TCKEHCMD_BMSK                        0x000000ff
#define HWIO_DPE_DRAM_TIMING_25_TCKEHCMD_SHFT                               0x0

//// Register DRAM_TIMING_26 ////

#define HWIO_DPE_DRAM_TIMING_26_ADDR(x)                              (x+0x00000408)
#define HWIO_DPE_DRAM_TIMING_26_PHYS(x)                              (x+0x00000408)
#define HWIO_DPE_DRAM_TIMING_26_RMSK                                 0x0000ffff
#define HWIO_DPE_DRAM_TIMING_26_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_26_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_26_ADDR(x), HWIO_DPE_DRAM_TIMING_26_RMSK)
#define HWIO_DPE_DRAM_TIMING_26_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_26_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_26_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_26_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_26_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_26_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_26_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_26_WR_THRESHOLD_AMBLES_BMSK             0x0000ff00
#define HWIO_DPE_DRAM_TIMING_26_WR_THRESHOLD_AMBLES_SHFT                    0x8

#define HWIO_DPE_DRAM_TIMING_26_RD_THRESHOLD_AMBLES_BMSK             0x000000ff
#define HWIO_DPE_DRAM_TIMING_26_RD_THRESHOLD_AMBLES_SHFT                    0x0

//// Register DRAM_TIMING_27 ////

#define HWIO_DPE_DRAM_TIMING_27_ADDR(x)                              (x+0x0000040c)
#define HWIO_DPE_DRAM_TIMING_27_PHYS(x)                              (x+0x0000040c)
#define HWIO_DPE_DRAM_TIMING_27_RMSK                                 0x0fff0fff
#define HWIO_DPE_DRAM_TIMING_27_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_27_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_27_ADDR(x), HWIO_DPE_DRAM_TIMING_27_RMSK)
#define HWIO_DPE_DRAM_TIMING_27_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_27_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_27_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_27_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_27_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_27_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_27_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_27_PAD_DELAY_READ_ODTON_BMSK            0x0fff0000
#define HWIO_DPE_DRAM_TIMING_27_PAD_DELAY_READ_ODTON_SHFT                  0x10

#define HWIO_DPE_DRAM_TIMING_27_PAD_DELAY_WRITE_ODTON_BMSK           0x00000fff
#define HWIO_DPE_DRAM_TIMING_27_PAD_DELAY_WRITE_ODTON_SHFT                  0x0

//// Register DRAM_TIMING_28 ////

#define HWIO_DPE_DRAM_TIMING_28_ADDR(x)                              (x+0x00000410)
#define HWIO_DPE_DRAM_TIMING_28_PHYS(x)                              (x+0x00000410)
#define HWIO_DPE_DRAM_TIMING_28_RMSK                                 0x00000fff
#define HWIO_DPE_DRAM_TIMING_28_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_28_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_28_ADDR(x), HWIO_DPE_DRAM_TIMING_28_RMSK)
#define HWIO_DPE_DRAM_TIMING_28_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_28_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_28_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_28_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_28_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_28_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_28_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_28_CLOCK_UNGATE_DELAY_BMSK              0x00000fff
#define HWIO_DPE_DRAM_TIMING_28_CLOCK_UNGATE_DELAY_SHFT                     0x0

//// Register DRAM_TIMING_29 ////

#define HWIO_DPE_DRAM_TIMING_29_ADDR(x)                              (x+0x00000414)
#define HWIO_DPE_DRAM_TIMING_29_PHYS(x)                              (x+0x00000414)
#define HWIO_DPE_DRAM_TIMING_29_RMSK                                 0x0fff0fff
#define HWIO_DPE_DRAM_TIMING_29_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_29_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_29_ADDR(x), HWIO_DPE_DRAM_TIMING_29_RMSK)
#define HWIO_DPE_DRAM_TIMING_29_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_29_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_29_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_29_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_29_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_29_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_29_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_29_TDQS2DQMIN_BMSK                      0x0fff0000
#define HWIO_DPE_DRAM_TIMING_29_TDQS2DQMIN_SHFT                            0x10

#define HWIO_DPE_DRAM_TIMING_29_TDQS2DQMAX_BMSK                      0x00000fff
#define HWIO_DPE_DRAM_TIMING_29_TDQS2DQMAX_SHFT                             0x0

//// Register DRAM_TIMING_30 ////

#define HWIO_DPE_DRAM_TIMING_30_ADDR(x)                              (x+0x00000418)
#define HWIO_DPE_DRAM_TIMING_30_PHYS(x)                              (x+0x00000418)
#define HWIO_DPE_DRAM_TIMING_30_RMSK                                 0x00f01fff
#define HWIO_DPE_DRAM_TIMING_30_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_30_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_30_ADDR(x), HWIO_DPE_DRAM_TIMING_30_RMSK)
#define HWIO_DPE_DRAM_TIMING_30_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_30_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_30_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_30_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_30_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_30_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_30_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_30_TZQL_MINCYC_BMSK                     0x00f00000
#define HWIO_DPE_DRAM_TIMING_30_TZQL_MINCYC_SHFT                           0x14

#define HWIO_DPE_DRAM_TIMING_30_TZQL_BMSK                            0x00001fff
#define HWIO_DPE_DRAM_TIMING_30_TZQL_SHFT                                   0x0

//// Register DRAM_TIMING_35 ////

#define HWIO_DPE_DRAM_TIMING_35_ADDR(x)                              (x+0x0000041c)
#define HWIO_DPE_DRAM_TIMING_35_PHYS(x)                              (x+0x0000041c)
#define HWIO_DPE_DRAM_TIMING_35_RMSK                                 0x0fff0fff
#define HWIO_DPE_DRAM_TIMING_35_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_35_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_35_ADDR(x), HWIO_DPE_DRAM_TIMING_35_RMSK)
#define HWIO_DPE_DRAM_TIMING_35_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_35_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_35_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_35_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_35_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_35_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_35_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_35_PAD_DELAY_READ_ODTOFF_BMSK           0x0fff0000
#define HWIO_DPE_DRAM_TIMING_35_PAD_DELAY_READ_ODTOFF_SHFT                 0x10

#define HWIO_DPE_DRAM_TIMING_35_PAD_DELAY_WRITE_ODTOFF_BMSK          0x00000fff
#define HWIO_DPE_DRAM_TIMING_35_PAD_DELAY_WRITE_ODTOFF_SHFT                 0x0

//// Register DRAM_TIMING_25_ACT ////

#define HWIO_DPE_DRAM_TIMING_25_ACT_ADDR(x)                          (x+0x00000504)
#define HWIO_DPE_DRAM_TIMING_25_ACT_PHYS(x)                          (x+0x00000504)
#define HWIO_DPE_DRAM_TIMING_25_ACT_RMSK                             0x0000ffff
#define HWIO_DPE_DRAM_TIMING_25_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_25_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_25_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_25_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_25_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_25_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_25_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_25_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_25_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_25_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_25_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_25_ACT_TESCKE_BMSK                      0x0000ff00
#define HWIO_DPE_DRAM_TIMING_25_ACT_TESCKE_SHFT                             0x8

#define HWIO_DPE_DRAM_TIMING_25_ACT_TCKEHCMD_BMSK                    0x000000ff
#define HWIO_DPE_DRAM_TIMING_25_ACT_TCKEHCMD_SHFT                           0x0

//// Register DRAM_TIMING_27_ACT ////

#define HWIO_DPE_DRAM_TIMING_27_ACT_ADDR(x)                          (x+0x0000050c)
#define HWIO_DPE_DRAM_TIMING_27_ACT_PHYS(x)                          (x+0x0000050c)
#define HWIO_DPE_DRAM_TIMING_27_ACT_RMSK                             0x00003f3f
#define HWIO_DPE_DRAM_TIMING_27_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_27_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_27_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_27_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_27_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_27_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_27_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_27_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_27_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_27_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_27_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_27_ACT_PAD_DELAY_READ_BMSK              0x00003f00
#define HWIO_DPE_DRAM_TIMING_27_ACT_PAD_DELAY_READ_SHFT                     0x8

#define HWIO_DPE_DRAM_TIMING_27_ACT_PAD_DELAY_WRITE_BMSK             0x0000003f
#define HWIO_DPE_DRAM_TIMING_27_ACT_PAD_DELAY_WRITE_SHFT                    0x0

//// Register DRAM_TIMING_28_ACT ////

#define HWIO_DPE_DRAM_TIMING_28_ACT_ADDR(x)                          (x+0x00000510)
#define HWIO_DPE_DRAM_TIMING_28_ACT_PHYS(x)                          (x+0x00000510)
#define HWIO_DPE_DRAM_TIMING_28_ACT_RMSK                             0x0000003f
#define HWIO_DPE_DRAM_TIMING_28_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_28_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_28_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_28_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_28_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_28_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_28_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_28_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_28_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_28_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_28_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_28_ACT_CLOCK_UNGATE_DELAY_BMSK          0x0000003f
#define HWIO_DPE_DRAM_TIMING_28_ACT_CLOCK_UNGATE_DELAY_SHFT                 0x0

//// Register DRAM_TIMING_29_ACT ////

#define HWIO_DPE_DRAM_TIMING_29_ACT_ADDR(x)                          (x+0x00000514)
#define HWIO_DPE_DRAM_TIMING_29_ACT_PHYS(x)                          (x+0x00000514)
#define HWIO_DPE_DRAM_TIMING_29_ACT_RMSK                             0x003f003f
#define HWIO_DPE_DRAM_TIMING_29_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_29_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_29_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_29_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_29_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_29_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_29_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_29_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_29_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_29_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_29_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_29_ACT_TDQS2DQMIN_BMSK                  0x003f0000
#define HWIO_DPE_DRAM_TIMING_29_ACT_TDQS2DQMIN_SHFT                        0x10

#define HWIO_DPE_DRAM_TIMING_29_ACT_TDQS2DQMAX_BMSK                  0x0000003f
#define HWIO_DPE_DRAM_TIMING_29_ACT_TDQS2DQMAX_SHFT                         0x0

//// Register DRAM_TIMING_30_ACT ////

#define HWIO_DPE_DRAM_TIMING_30_ACT_ADDR(x)                          (x+0x00000518)
#define HWIO_DPE_DRAM_TIMING_30_ACT_PHYS(x)                          (x+0x00000518)
#define HWIO_DPE_DRAM_TIMING_30_ACT_RMSK                             0x000000ff
#define HWIO_DPE_DRAM_TIMING_30_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_30_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_30_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_30_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_30_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_30_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_30_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_30_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_30_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_30_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_30_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_30_ACT_TZQL_BMSK                        0x000000ff
#define HWIO_DPE_DRAM_TIMING_30_ACT_TZQL_SHFT                               0x0

//// Register TIMER_5 ////

#define HWIO_DPE_TIMER_5_ADDR(x)                                     (x+0x00000600)
#define HWIO_DPE_TIMER_5_PHYS(x)                                     (x+0x00000600)
#define HWIO_DPE_TIMER_5_RMSK                                        0x0fffffff
#define HWIO_DPE_TIMER_5_SHFT                                                 0
#define HWIO_DPE_TIMER_5_IN(x)                                       \
	in_dword_masked ( HWIO_DPE_TIMER_5_ADDR(x), HWIO_DPE_TIMER_5_RMSK)
#define HWIO_DPE_TIMER_5_INM(x, mask)                                \
	in_dword_masked ( HWIO_DPE_TIMER_5_ADDR(x), mask) 
#define HWIO_DPE_TIMER_5_OUT(x, val)                                 \
	out_dword( HWIO_DPE_TIMER_5_ADDR(x), val)
#define HWIO_DPE_TIMER_5_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_TIMER_5_ADDR(x), mask, val, HWIO_DPE_TIMER_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_TIMER_5_MWR_WR_DIFF_CS_ADD_DLY_BMSK                 0x0f000000
#define HWIO_DPE_TIMER_5_MWR_WR_DIFF_CS_ADD_DLY_SHFT                       0x18

#define HWIO_DPE_TIMER_5_MWR_WR_SAME_CS_ADD_DLY_BMSK                 0x00f00000
#define HWIO_DPE_TIMER_5_MWR_WR_SAME_CS_ADD_DLY_SHFT                       0x14

#define HWIO_DPE_TIMER_5_MWR_RD_DIFF_CS_ADD_DLY_BMSK                 0x000f0000
#define HWIO_DPE_TIMER_5_MWR_RD_DIFF_CS_ADD_DLY_SHFT                       0x10

#define HWIO_DPE_TIMER_5_MWR_RD_SAME_CS_ADD_DLY_BMSK                 0x0000f000
#define HWIO_DPE_TIMER_5_MWR_RD_SAME_CS_ADD_DLY_SHFT                        0xc

#define HWIO_DPE_TIMER_5_WR_MWR_DIFF_CS_ANY_BANK_ADD_DLY_BMSK        0x00000f00
#define HWIO_DPE_TIMER_5_WR_MWR_DIFF_CS_ANY_BANK_ADD_DLY_SHFT               0x8

#define HWIO_DPE_TIMER_5_WR_MWR_SAME_CS_SAME_BANK_ADD_DLY_BMSK       0x000000f0
#define HWIO_DPE_TIMER_5_WR_MWR_SAME_CS_SAME_BANK_ADD_DLY_SHFT              0x4

#define HWIO_DPE_TIMER_5_WR_MWR_SAME_CS_DIFF_BANK_ADD_DLY_BMSK       0x0000000f
#define HWIO_DPE_TIMER_5_WR_MWR_SAME_CS_DIFF_BANK_ADD_DLY_SHFT              0x0

//// Register CONFIG_10 ////

#define HWIO_DPE_CONFIG_10_ADDR(x)                                   (x+0x00000604)
#define HWIO_DPE_CONFIG_10_PHYS(x)                                   (x+0x00000604)
#define HWIO_DPE_CONFIG_10_RMSK                                      0x01131133
#define HWIO_DPE_CONFIG_10_SHFT                                               0
#define HWIO_DPE_CONFIG_10_IN(x)                                     \
	in_dword_masked ( HWIO_DPE_CONFIG_10_ADDR(x), HWIO_DPE_CONFIG_10_RMSK)
#define HWIO_DPE_CONFIG_10_INM(x, mask)                              \
	in_dword_masked ( HWIO_DPE_CONFIG_10_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_10_OUT(x, val)                               \
	out_dword( HWIO_DPE_CONFIG_10_ADDR(x), val)
#define HWIO_DPE_CONFIG_10_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_10_ADDR(x), mask, val, HWIO_DPE_CONFIG_10_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_10_WR_DQS_POSTAMBLE_LOW_FREQ_BMSK            0x01000000
#define HWIO_DPE_CONFIG_10_WR_DQS_POSTAMBLE_LOW_FREQ_SHFT                  0x18

#define HWIO_DPE_CONFIG_10_RD_DQS_POSTAMBLE_LOW_FREQ_BMSK            0x00100000
#define HWIO_DPE_CONFIG_10_RD_DQS_POSTAMBLE_LOW_FREQ_SHFT                  0x14

#define HWIO_DPE_CONFIG_10_RD_DQS_PREAMBLE_LOW_FREQ_BMSK             0x00030000
#define HWIO_DPE_CONFIG_10_RD_DQS_PREAMBLE_LOW_FREQ_SHFT                   0x10

#define HWIO_DPE_CONFIG_10_WR_DQS_POSTAMBLE_HIGH_FREQ_BMSK           0x00001000
#define HWIO_DPE_CONFIG_10_WR_DQS_POSTAMBLE_HIGH_FREQ_SHFT                  0xc

#define HWIO_DPE_CONFIG_10_RD_DQS_POSTAMBLE_HIGH_FREQ_BMSK           0x00000100
#define HWIO_DPE_CONFIG_10_RD_DQS_POSTAMBLE_HIGH_FREQ_SHFT                  0x8

#define HWIO_DPE_CONFIG_10_RD_DQS_PREAMBLE_HIGH_FREQ_BMSK            0x00000030
#define HWIO_DPE_CONFIG_10_RD_DQS_PREAMBLE_HIGH_FREQ_SHFT                   0x4

#define HWIO_DPE_CONFIG_10_WR_DQS_PREAMBLE_HIGH_FREQ_BMSK            0x00000003
#define HWIO_DPE_CONFIG_10_WR_DQS_PREAMBLE_HIGH_FREQ_SHFT                   0x0

//// Register CONFIG_11 ////

#define HWIO_DPE_CONFIG_11_ADDR(x)                                   (x+0x00000608)
#define HWIO_DPE_CONFIG_11_PHYS(x)                                   (x+0x00000608)
#define HWIO_DPE_CONFIG_11_RMSK                                      0xff011077
#define HWIO_DPE_CONFIG_11_SHFT                                               0
#define HWIO_DPE_CONFIG_11_IN(x)                                     \
	in_dword_masked ( HWIO_DPE_CONFIG_11_ADDR(x), HWIO_DPE_CONFIG_11_RMSK)
#define HWIO_DPE_CONFIG_11_INM(x, mask)                              \
	in_dword_masked ( HWIO_DPE_CONFIG_11_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_11_OUT(x, val)                               \
	out_dword( HWIO_DPE_CONFIG_11_ADDR(x), val)
#define HWIO_DPE_CONFIG_11_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_11_ADDR(x), mask, val, HWIO_DPE_CONFIG_11_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_11_PHY_RDDATA_EN_THRESHOLD_BMSK              0xff000000
#define HWIO_DPE_CONFIG_11_PHY_RDDATA_EN_THRESHOLD_SHFT                    0x18

#define HWIO_DPE_CONFIG_11_PHY_RDDATA_EN_HIGH_FREQ_SUB_CYCLE_BMSK    0x00010000
#define HWIO_DPE_CONFIG_11_PHY_RDDATA_EN_HIGH_FREQ_SUB_CYCLE_SHFT          0x10

#define HWIO_DPE_CONFIG_11_PHY_RDDATA_EN_LOW_FREQ_SUB_CYCLE_BMSK     0x00001000
#define HWIO_DPE_CONFIG_11_PHY_RDDATA_EN_LOW_FREQ_SUB_CYCLE_SHFT            0xc

#define HWIO_DPE_CONFIG_11_PHY_HIGH_FREQ_OFFSET_BMSK                 0x00000070
#define HWIO_DPE_CONFIG_11_PHY_HIGH_FREQ_OFFSET_SHFT                        0x4

#define HWIO_DPE_CONFIG_11_PHY_LOW_FREQ_OFFSET_BMSK                  0x00000007
#define HWIO_DPE_CONFIG_11_PHY_LOW_FREQ_OFFSET_SHFT                         0x0

//// Register RCW_CTRL_1 ////

#define HWIO_DPE_RCW_CTRL_1_ADDR(x)                                  (x+0x00000610)
#define HWIO_DPE_RCW_CTRL_1_PHYS(x)                                  (x+0x00000610)
#define HWIO_DPE_RCW_CTRL_1_RMSK                                     0xffffffff
#define HWIO_DPE_RCW_CTRL_1_SHFT                                              0
#define HWIO_DPE_RCW_CTRL_1_IN(x)                                    \
	in_dword_masked ( HWIO_DPE_RCW_CTRL_1_ADDR(x), HWIO_DPE_RCW_CTRL_1_RMSK)
#define HWIO_DPE_RCW_CTRL_1_INM(x, mask)                             \
	in_dword_masked ( HWIO_DPE_RCW_CTRL_1_ADDR(x), mask) 
#define HWIO_DPE_RCW_CTRL_1_OUT(x, val)                              \
	out_dword( HWIO_DPE_RCW_CTRL_1_ADDR(x), val)
#define HWIO_DPE_RCW_CTRL_1_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_CTRL_1_ADDR(x), mask, val, HWIO_DPE_RCW_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_ADD_CYC_HF_BMSK     0xf0000000
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_ADD_CYC_HF_SHFT           0x1c

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_ADD_CYC_LF_BMSK     0x0f000000
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_ADD_CYC_LF_SHFT           0x18

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_SUB_CYC_HF_BMSK     0x00f00000
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_SUB_CYC_HF_SHFT           0x14

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_SUB_CYC_LF_BMSK     0x000f0000
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_ASSERT_SUB_CYC_LF_SHFT           0x10

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_ADD_CYC_HF_BMSK      0x0000f000
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_ADD_CYC_HF_SHFT             0xc

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_ADD_CYC_LF_BMSK      0x00000f00
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_ADD_CYC_LF_SHFT             0x8

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_SUB_CYC_HF_BMSK      0x000000f0
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_SUB_CYC_HF_SHFT             0x4

#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_SUB_CYC_LF_BMSK      0x0000000f
#define HWIO_DPE_RCW_CTRL_1_PHY_RDDATA_EN_WIDTH_SUB_CYC_LF_SHFT             0x0

//// Register RCW_RANK1_CTRL ////

#define HWIO_DPE_RCW_RANK1_CTRL_ADDR(x)                              (x+0x0000061c)
#define HWIO_DPE_RCW_RANK1_CTRL_PHYS(x)                              (x+0x0000061c)
#define HWIO_DPE_RCW_RANK1_CTRL_RMSK                                 0xffffffff
#define HWIO_DPE_RCW_RANK1_CTRL_SHFT                                          0
#define HWIO_DPE_RCW_RANK1_CTRL_IN(x)                                \
	in_dword_masked ( HWIO_DPE_RCW_RANK1_CTRL_ADDR(x), HWIO_DPE_RCW_RANK1_CTRL_RMSK)
#define HWIO_DPE_RCW_RANK1_CTRL_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_RCW_RANK1_CTRL_ADDR(x), mask) 
#define HWIO_DPE_RCW_RANK1_CTRL_OUT(x, val)                          \
	out_dword( HWIO_DPE_RCW_RANK1_CTRL_ADDR(x), val)
#define HWIO_DPE_RCW_RANK1_CTRL_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_RANK1_CTRL_ADDR(x), mask, val, HWIO_DPE_RCW_RANK1_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_ADD_CYC_HF_BMSK 0xf0000000
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_ADD_CYC_HF_SHFT       0x1c

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_ADD_CYC_LF_BMSK 0x0f000000
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_ADD_CYC_LF_SHFT       0x18

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_SUB_CYC_HF_BMSK 0x00f00000
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_SUB_CYC_HF_SHFT       0x14

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_SUB_CYC_LF_BMSK 0x000f0000
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_ASSERT_SUB_CYC_LF_SHFT       0x10

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_ADD_CYC_HF_BMSK  0x0000f000
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_ADD_CYC_HF_SHFT         0xc

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_ADD_CYC_LF_BMSK  0x00000f00
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_ADD_CYC_LF_SHFT         0x8

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_SUB_CYC_HF_BMSK  0x000000f0
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_SUB_CYC_HF_SHFT         0x4

#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_SUB_CYC_LF_BMSK  0x0000000f
#define HWIO_DPE_RCW_RANK1_CTRL_PHY_RDDATA_EN_WIDTH_SUB_CYC_LF_SHFT         0x0

//// Register RCW_TDQSCK_CTRL0 ////

#define HWIO_DPE_RCW_TDQSCK_CTRL0_ADDR(x)                            (x+0x00000614)
#define HWIO_DPE_RCW_TDQSCK_CTRL0_PHYS(x)                            (x+0x00000614)
#define HWIO_DPE_RCW_TDQSCK_CTRL0_RMSK                               0x0fff0fff
#define HWIO_DPE_RCW_TDQSCK_CTRL0_SHFT                                        0
#define HWIO_DPE_RCW_TDQSCK_CTRL0_IN(x)                              \
	in_dword_masked ( HWIO_DPE_RCW_TDQSCK_CTRL0_ADDR(x), HWIO_DPE_RCW_TDQSCK_CTRL0_RMSK)
#define HWIO_DPE_RCW_TDQSCK_CTRL0_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPE_RCW_TDQSCK_CTRL0_ADDR(x), mask) 
#define HWIO_DPE_RCW_TDQSCK_CTRL0_OUT(x, val)                        \
	out_dword( HWIO_DPE_RCW_TDQSCK_CTRL0_ADDR(x), val)
#define HWIO_DPE_RCW_TDQSCK_CTRL0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_TDQSCK_CTRL0_ADDR(x), mask, val, HWIO_DPE_RCW_TDQSCK_CTRL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_TDQSCK_CTRL0_TDQSCK_BYTE1_BMSK                  0x0fff0000
#define HWIO_DPE_RCW_TDQSCK_CTRL0_TDQSCK_BYTE1_SHFT                        0x10

#define HWIO_DPE_RCW_TDQSCK_CTRL0_TDQSCK_BYTE0_BMSK                  0x00000fff
#define HWIO_DPE_RCW_TDQSCK_CTRL0_TDQSCK_BYTE0_SHFT                         0x0

//// Register RCW_TDQSCK_CTRL1 ////

#define HWIO_DPE_RCW_TDQSCK_CTRL1_ADDR(x)                            (x+0x00000618)
#define HWIO_DPE_RCW_TDQSCK_CTRL1_PHYS(x)                            (x+0x00000618)
#define HWIO_DPE_RCW_TDQSCK_CTRL1_RMSK                               0x0fff0fff
#define HWIO_DPE_RCW_TDQSCK_CTRL1_SHFT                                        0
#define HWIO_DPE_RCW_TDQSCK_CTRL1_IN(x)                              \
	in_dword_masked ( HWIO_DPE_RCW_TDQSCK_CTRL1_ADDR(x), HWIO_DPE_RCW_TDQSCK_CTRL1_RMSK)
#define HWIO_DPE_RCW_TDQSCK_CTRL1_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPE_RCW_TDQSCK_CTRL1_ADDR(x), mask) 
#define HWIO_DPE_RCW_TDQSCK_CTRL1_OUT(x, val)                        \
	out_dword( HWIO_DPE_RCW_TDQSCK_CTRL1_ADDR(x), val)
#define HWIO_DPE_RCW_TDQSCK_CTRL1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_TDQSCK_CTRL1_ADDR(x), mask, val, HWIO_DPE_RCW_TDQSCK_CTRL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_TDQSCK_CTRL1_TDQSCK_BYTE3_BMSK                  0x0fff0000
#define HWIO_DPE_RCW_TDQSCK_CTRL1_TDQSCK_BYTE3_SHFT                        0x10

#define HWIO_DPE_RCW_TDQSCK_CTRL1_TDQSCK_BYTE2_BMSK                  0x00000fff
#define HWIO_DPE_RCW_TDQSCK_CTRL1_TDQSCK_BYTE2_SHFT                         0x0

//// Register RCW_RANK1_TDQSCK_CTRL0 ////

#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_ADDR(x)                      (x+0x00000218)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_PHYS(x)                      (x+0x00000218)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_RMSK                         0x0fff0fff
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_SHFT                                  0
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_IN(x)                        \
	in_dword_masked ( HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_ADDR(x), HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_RMSK)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_INM(x, mask)                 \
	in_dword_masked ( HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_ADDR(x), mask) 
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_OUT(x, val)                  \
	out_dword( HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_ADDR(x), val)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_ADDR(x), mask, val, HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_TDQSCK_BYTE1_BMSK            0x0fff0000
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_TDQSCK_BYTE1_SHFT                  0x10

#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_TDQSCK_BYTE0_BMSK            0x00000fff
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL0_TDQSCK_BYTE0_SHFT                   0x0

//// Register RCW_RANK1_TDQSCK_CTRL1 ////

#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_ADDR(x)                      (x+0x0000021c)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_PHYS(x)                      (x+0x0000021c)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_RMSK                         0x0fff0fff
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_SHFT                                  0
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_IN(x)                        \
	in_dword_masked ( HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_ADDR(x), HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_RMSK)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_INM(x, mask)                 \
	in_dword_masked ( HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_ADDR(x), mask) 
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_OUT(x, val)                  \
	out_dword( HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_ADDR(x), val)
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_ADDR(x), mask, val, HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_TDQSCK_BYTE3_BMSK            0x0fff0000
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_TDQSCK_BYTE3_SHFT                  0x10

#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_TDQSCK_BYTE2_BMSK            0x00000fff
#define HWIO_DPE_RCW_RANK1_TDQSCK_CTRL1_TDQSCK_BYTE2_SHFT                   0x0

//// Register CONFIG_12 ////

#define HWIO_DPE_CONFIG_12_ADDR(x)                                   (x+0x0000060c)
#define HWIO_DPE_CONFIG_12_PHYS(x)                                   (x+0x0000060c)
#define HWIO_DPE_CONFIG_12_RMSK                                      0x0001fffe
#define HWIO_DPE_CONFIG_12_SHFT                                               1
#define HWIO_DPE_CONFIG_12_IN(x)                                     \
	in_dword_masked ( HWIO_DPE_CONFIG_12_ADDR(x), HWIO_DPE_CONFIG_12_RMSK)
#define HWIO_DPE_CONFIG_12_INM(x, mask)                              \
	in_dword_masked ( HWIO_DPE_CONFIG_12_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_12_OUT(x, val)                               \
	out_dword( HWIO_DPE_CONFIG_12_ADDR(x), val)
#define HWIO_DPE_CONFIG_12_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_12_ADDR(x), mask, val, HWIO_DPE_CONFIG_12_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_12_RDDATA_EN_TDQSCK_IN_CYC_BMSK              0x00010000
#define HWIO_DPE_CONFIG_12_RDDATA_EN_TDQSCK_IN_CYC_SHFT                    0x10
#define HWIO_DPE_CONFIG_12_RDDATA_EN_TDQSCK_IN_CYC_PS_FVAL                 0x0u
#define HWIO_DPE_CONFIG_12_RDDATA_EN_TDQSCK_IN_CYC_CLK_CYC_FVAL            0x1u

#define HWIO_DPE_CONFIG_12_TDQSCK_MIN_BMSK                           0x00008000
#define HWIO_DPE_CONFIG_12_TDQSCK_MIN_SHFT                                  0xf
#define HWIO_DPE_CONFIG_12_TDQSCK_MIN_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_12_TDQSCK_MIN_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_12_TDQSCK_MAX_BMSK                           0x00004000
#define HWIO_DPE_CONFIG_12_TDQSCK_MAX_SHFT                                  0xe
#define HWIO_DPE_CONFIG_12_TDQSCK_MAX_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_12_TDQSCK_MAX_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_12_ODT_ON_MIN_BMSK                           0x00002000
#define HWIO_DPE_CONFIG_12_ODT_ON_MIN_SHFT                                  0xd
#define HWIO_DPE_CONFIG_12_ODT_ON_MIN_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_12_ODT_ON_MIN_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_12_ODT_ON_MAX_BMSK                           0x00001000
#define HWIO_DPE_CONFIG_12_ODT_ON_MAX_SHFT                                  0xc
#define HWIO_DPE_CONFIG_12_ODT_ON_MAX_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_12_ODT_ON_MAX_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_12_ODT_OFF_MIN_BMSK                          0x00000800
#define HWIO_DPE_CONFIG_12_ODT_OFF_MIN_SHFT                                 0xb
#define HWIO_DPE_CONFIG_12_ODT_OFF_MIN_CLK_CYC_FVAL                        0x0u
#define HWIO_DPE_CONFIG_12_ODT_OFF_MIN_PS_FVAL                             0x1u

#define HWIO_DPE_CONFIG_12_ODT_OFF_MAX_BMSK                          0x00000400
#define HWIO_DPE_CONFIG_12_ODT_OFF_MAX_SHFT                                 0xa
#define HWIO_DPE_CONFIG_12_ODT_OFF_MAX_CLK_CYC_FVAL                        0x0u
#define HWIO_DPE_CONFIG_12_ODT_OFF_MAX_PS_FVAL                             0x1u

#define HWIO_DPE_CONFIG_12_TFC_IN_PS_BMSK                            0x00000200
#define HWIO_DPE_CONFIG_12_TFC_IN_PS_SHFT                                   0x9
#define HWIO_DPE_CONFIG_12_TFC_IN_PS_CLK_CYC_FVAL                          0x0u
#define HWIO_DPE_CONFIG_12_TFC_IN_PS_PS_FVAL                               0x1u

#define HWIO_DPE_CONFIG_12_TZQL_IN_PS_BMSK                           0x00000100
#define HWIO_DPE_CONFIG_12_TZQL_IN_PS_SHFT                                  0x8
#define HWIO_DPE_CONFIG_12_TZQL_IN_PS_CLK_CYC_FVAL                         0x0u
#define HWIO_DPE_CONFIG_12_TZQL_IN_PS_PS_FVAL                              0x1u

#define HWIO_DPE_CONFIG_12_PAD_DELAY_READ_IN_PS_BMSK                 0x00000080
#define HWIO_DPE_CONFIG_12_PAD_DELAY_READ_IN_PS_SHFT                        0x7
#define HWIO_DPE_CONFIG_12_PAD_DELAY_READ_IN_PS_CLK_CYC_FVAL               0x0u
#define HWIO_DPE_CONFIG_12_PAD_DELAY_READ_IN_PS_PS_FVAL                    0x1u

#define HWIO_DPE_CONFIG_12_PAD_DELAY_WRITE_IN_PS_BMSK                0x00000040
#define HWIO_DPE_CONFIG_12_PAD_DELAY_WRITE_IN_PS_SHFT                       0x6
#define HWIO_DPE_CONFIG_12_PAD_DELAY_WRITE_IN_PS_CLK_CYC_FVAL              0x0u
#define HWIO_DPE_CONFIG_12_PAD_DELAY_WRITE_IN_PS_PS_FVAL                   0x1u

#define HWIO_DPE_CONFIG_12_CLOCK_UNGATE_DELAY_IN_PS_BMSK             0x00000020
#define HWIO_DPE_CONFIG_12_CLOCK_UNGATE_DELAY_IN_PS_SHFT                    0x5
#define HWIO_DPE_CONFIG_12_CLOCK_UNGATE_DELAY_IN_PS_CLK_CYC_FVAL           0x0u
#define HWIO_DPE_CONFIG_12_CLOCK_UNGATE_DELAY_IN_PS_PS_FVAL                0x1u

#define HWIO_DPE_CONFIG_12_TDQS2DQMIN_IN_PS_BMSK                     0x00000010
#define HWIO_DPE_CONFIG_12_TDQS2DQMIN_IN_PS_SHFT                            0x4
#define HWIO_DPE_CONFIG_12_TDQS2DQMIN_IN_PS_CLK_CYC_FVAL                   0x0u
#define HWIO_DPE_CONFIG_12_TDQS2DQMIN_IN_PS_PS_FVAL                        0x1u

#define HWIO_DPE_CONFIG_12_TDQS2DQMAX_IN_PS_BMSK                     0x00000008
#define HWIO_DPE_CONFIG_12_TDQS2DQMAX_IN_PS_SHFT                            0x3
#define HWIO_DPE_CONFIG_12_TDQS2DQMAX_IN_PS_CLK_CYC_FVAL                   0x0u
#define HWIO_DPE_CONFIG_12_TDQS2DQMAX_IN_PS_PS_FVAL                        0x1u

#define HWIO_DPE_CONFIG_12_TESCKE_IN_PS_BMSK                         0x00000004
#define HWIO_DPE_CONFIG_12_TESCKE_IN_PS_SHFT                                0x2
#define HWIO_DPE_CONFIG_12_TESCKE_IN_PS_CLK_CYC_FVAL                       0x0u
#define HWIO_DPE_CONFIG_12_TESCKE_IN_PS_PS_FVAL                            0x1u

#define HWIO_DPE_CONFIG_12_TCKEHCMD_IN_PS_BMSK                       0x00000002
#define HWIO_DPE_CONFIG_12_TCKEHCMD_IN_PS_SHFT                              0x1
#define HWIO_DPE_CONFIG_12_TCKEHCMD_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_DPE_CONFIG_12_TCKEHCMD_IN_PS_PS_FVAL                          0x1u

//// Register CONFIG_13 ////

#define HWIO_DPE_CONFIG_13_ADDR(x)                                   (x+0x00000620)
#define HWIO_DPE_CONFIG_13_PHYS(x)                                   (x+0x00000620)
#define HWIO_DPE_CONFIG_13_RMSK                                      0x00000013
#define HWIO_DPE_CONFIG_13_SHFT                                               0
#define HWIO_DPE_CONFIG_13_IN(x)                                     \
	in_dword_masked ( HWIO_DPE_CONFIG_13_ADDR(x), HWIO_DPE_CONFIG_13_RMSK)
#define HWIO_DPE_CONFIG_13_INM(x, mask)                              \
	in_dword_masked ( HWIO_DPE_CONFIG_13_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_13_OUT(x, val)                               \
	out_dword( HWIO_DPE_CONFIG_13_ADDR(x), val)
#define HWIO_DPE_CONFIG_13_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_13_ADDR(x), mask, val, HWIO_DPE_CONFIG_13_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_13_ISSUE_MR_NONIDLE_BMSK                     0x00000010
#define HWIO_DPE_CONFIG_13_ISSUE_MR_NONIDLE_SHFT                            0x4
#define HWIO_DPE_CONFIG_13_ISSUE_MR_NONIDLE_DISABLE_FVAL                   0x0u
#define HWIO_DPE_CONFIG_13_ISSUE_MR_NONIDLE_ENABLE_FVAL                    0x1u

#define HWIO_DPE_CONFIG_13_LP4_CHA_DISABLE_BMSK                      0x00000002
#define HWIO_DPE_CONFIG_13_LP4_CHA_DISABLE_SHFT                             0x1

#define HWIO_DPE_CONFIG_13_LP4_CHB_DISABLE_BMSK                      0x00000001
#define HWIO_DPE_CONFIG_13_LP4_CHB_DISABLE_SHFT                             0x0

//// Register DRAM_TIMING_31 ////

#define HWIO_DPE_DRAM_TIMING_31_ADDR(x)                              (x+0x00000624)
#define HWIO_DPE_DRAM_TIMING_31_PHYS(x)                              (x+0x00000624)
#define HWIO_DPE_DRAM_TIMING_31_RMSK                                 0x0fff0fff
#define HWIO_DPE_DRAM_TIMING_31_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_31_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_31_ADDR(x), HWIO_DPE_DRAM_TIMING_31_RMSK)
#define HWIO_DPE_DRAM_TIMING_31_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_31_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_31_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_31_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_31_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_31_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_31_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_31_TDQSCKMIN_BMSK                       0x0fff0000
#define HWIO_DPE_DRAM_TIMING_31_TDQSCKMIN_SHFT                             0x10

#define HWIO_DPE_DRAM_TIMING_31_TDQSCKMAX_BMSK                       0x00000fff
#define HWIO_DPE_DRAM_TIMING_31_TDQSCKMAX_SHFT                              0x0

//// Register DRAM_TIMING_31_ACT ////

#define HWIO_DPE_DRAM_TIMING_31_ACT_ADDR(x)                          (x+0x00000628)
#define HWIO_DPE_DRAM_TIMING_31_ACT_PHYS(x)                          (x+0x00000628)
#define HWIO_DPE_DRAM_TIMING_31_ACT_RMSK                             0x003f003f
#define HWIO_DPE_DRAM_TIMING_31_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_31_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_31_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_31_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_31_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_31_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_31_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_31_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_31_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_31_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_31_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_31_ACT_TDQSCKMIN_BMSK                   0x003f0000
#define HWIO_DPE_DRAM_TIMING_31_ACT_TDQSCKMIN_SHFT                         0x10

#define HWIO_DPE_DRAM_TIMING_31_ACT_TDQSCKMAX_BMSK                   0x0000003f
#define HWIO_DPE_DRAM_TIMING_31_ACT_TDQSCKMAX_SHFT                          0x0

//// Register DRAM_TIMING_32 ////

#define HWIO_DPE_DRAM_TIMING_32_ADDR(x)                              (x+0x0000062c)
#define HWIO_DPE_DRAM_TIMING_32_PHYS(x)                              (x+0x0000062c)
#define HWIO_DPE_DRAM_TIMING_32_RMSK                                 0x011000ff
#define HWIO_DPE_DRAM_TIMING_32_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_32_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_32_ADDR(x), HWIO_DPE_DRAM_TIMING_32_RMSK)
#define HWIO_DPE_DRAM_TIMING_32_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_32_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_32_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_32_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_32_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_32_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_32_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_32_DDRCC_MODE_PHY_INTF_EN_BELOW_THRESHOLD_BMSK 0x01000000
#define HWIO_DPE_DRAM_TIMING_32_DDRCC_MODE_PHY_INTF_EN_BELOW_THRESHOLD_SHFT       0x18

#define HWIO_DPE_DRAM_TIMING_32_DDRCC_MODE_PHY_INTF_EN_ABOVE_THRESHOLD_BMSK 0x00100000
#define HWIO_DPE_DRAM_TIMING_32_DDRCC_MODE_PHY_INTF_EN_ABOVE_THRESHOLD_SHFT       0x14

#define HWIO_DPE_DRAM_TIMING_32_DDRCC_MODE_PHY_INTF_THRESHOLD_BMSK   0x000000ff
#define HWIO_DPE_DRAM_TIMING_32_DDRCC_MODE_PHY_INTF_THRESHOLD_SHFT          0x0

//// Register DRAM_TIMING_32_ACT ////

#define HWIO_DPE_DRAM_TIMING_32_ACT_ADDR(x)                          (x+0x00000630)
#define HWIO_DPE_DRAM_TIMING_32_ACT_PHYS(x)                          (x+0x00000630)
#define HWIO_DPE_DRAM_TIMING_32_ACT_RMSK                             0x100000ff
#define HWIO_DPE_DRAM_TIMING_32_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_32_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_32_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_32_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_32_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_32_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_32_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_32_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_32_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_32_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_32_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_32_ACT_DDRCC_MODE_PHY_INTF_EN_BMSK      0x10000000
#define HWIO_DPE_DRAM_TIMING_32_ACT_DDRCC_MODE_PHY_INTF_EN_SHFT            0x1c

#define HWIO_DPE_DRAM_TIMING_32_ACT_DDRCC_MODE_PHY_INTF_THRESHOLD_BMSK 0x000000ff
#define HWIO_DPE_DRAM_TIMING_32_ACT_DDRCC_MODE_PHY_INTF_THRESHOLD_SHFT        0x0

//// Register DRAM_TIMING_33 ////

#define HWIO_DPE_DRAM_TIMING_33_ADDR(x)                              (x+0x00000634)
#define HWIO_DPE_DRAM_TIMING_33_PHYS(x)                              (x+0x00000634)
#define HWIO_DPE_DRAM_TIMING_33_RMSK                                 0x011000ff
#define HWIO_DPE_DRAM_TIMING_33_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_33_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_33_ADDR(x), HWIO_DPE_DRAM_TIMING_33_RMSK)
#define HWIO_DPE_DRAM_TIMING_33_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_33_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_33_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_33_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_33_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_33_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_33_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_33_ODT_EN_BELOW_THRESHOLD_BMSK          0x01000000
#define HWIO_DPE_DRAM_TIMING_33_ODT_EN_BELOW_THRESHOLD_SHFT                0x18

#define HWIO_DPE_DRAM_TIMING_33_ODT_EN_ABOVE_THRESHOLD_BMSK          0x00100000
#define HWIO_DPE_DRAM_TIMING_33_ODT_EN_ABOVE_THRESHOLD_SHFT                0x14

#define HWIO_DPE_DRAM_TIMING_33_ODT_THRESHOLD_BMSK                   0x000000ff
#define HWIO_DPE_DRAM_TIMING_33_ODT_THRESHOLD_SHFT                          0x0

//// Register DRAM_TIMING_33_ACT ////

#define HWIO_DPE_DRAM_TIMING_33_ACT_ADDR(x)                          (x+0x00000638)
#define HWIO_DPE_DRAM_TIMING_33_ACT_PHYS(x)                          (x+0x00000638)
#define HWIO_DPE_DRAM_TIMING_33_ACT_RMSK                             0x100000ff
#define HWIO_DPE_DRAM_TIMING_33_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_33_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_33_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_33_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_33_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_33_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_33_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_33_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_33_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_33_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_33_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_33_ACT_ODT_ON_BMSK                      0x10000000
#define HWIO_DPE_DRAM_TIMING_33_ACT_ODT_ON_SHFT                            0x1c

#define HWIO_DPE_DRAM_TIMING_33_ACT_ODT_THRESHOLD_BMSK               0x000000ff
#define HWIO_DPE_DRAM_TIMING_33_ACT_ODT_THRESHOLD_SHFT                      0x0

//// Register DRAM_TIMING_34 ////

#define HWIO_DPE_DRAM_TIMING_34_ADDR(x)                              (x+0x0000063c)
#define HWIO_DPE_DRAM_TIMING_34_PHYS(x)                              (x+0x0000063c)
#define HWIO_DPE_DRAM_TIMING_34_RMSK                                 0x11f1ffff
#define HWIO_DPE_DRAM_TIMING_34_SHFT                                          0
#define HWIO_DPE_DRAM_TIMING_34_IN(x)                                \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_34_ADDR(x), HWIO_DPE_DRAM_TIMING_34_RMSK)
#define HWIO_DPE_DRAM_TIMING_34_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_34_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_34_OUT(x, val)                          \
	out_dword( HWIO_DPE_DRAM_TIMING_34_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_34_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_34_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_34_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_34_TFC_IN_XO_DIV6_MODE_BMSK             0x10000000
#define HWIO_DPE_DRAM_TIMING_34_TFC_IN_XO_DIV6_MODE_SHFT                   0x1c

#define HWIO_DPE_DRAM_TIMING_34_TFC_IN_XO_DIV6_CYCLES_BMSK           0x01f00000
#define HWIO_DPE_DRAM_TIMING_34_TFC_IN_XO_DIV6_CYCLES_SHFT                 0x14

#define HWIO_DPE_DRAM_TIMING_34_TFC_BMSK                             0x0001ffff
#define HWIO_DPE_DRAM_TIMING_34_TFC_SHFT                                    0x0

//// Register DRAM_TIMING_34_ACT ////

#define HWIO_DPE_DRAM_TIMING_34_ACT_ADDR(x)                          (x+0x00000640)
#define HWIO_DPE_DRAM_TIMING_34_ACT_PHYS(x)                          (x+0x00000640)
#define HWIO_DPE_DRAM_TIMING_34_ACT_RMSK                             0x11f00fff
#define HWIO_DPE_DRAM_TIMING_34_ACT_SHFT                                      0
#define HWIO_DPE_DRAM_TIMING_34_ACT_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_34_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_34_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_34_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_34_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_34_ACT_OUT(x, val)                      \
	out_dword( HWIO_DPE_DRAM_TIMING_34_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_34_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_34_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_34_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_34_ACT_TFC_IN_XO_DIV6_MODE_BMSK         0x10000000
#define HWIO_DPE_DRAM_TIMING_34_ACT_TFC_IN_XO_DIV6_MODE_SHFT               0x1c

#define HWIO_DPE_DRAM_TIMING_34_ACT_TFC_IN_XO_DIV6_CYCLES_BMSK       0x01f00000
#define HWIO_DPE_DRAM_TIMING_34_ACT_TFC_IN_XO_DIV6_CYCLES_SHFT             0x14

#define HWIO_DPE_DRAM_TIMING_34_ACT_TFC_BMSK                         0x00000fff
#define HWIO_DPE_DRAM_TIMING_34_ACT_TFC_SHFT                                0x0

//// Register DRAM_TIMING_LP4_ODT_ON_CNTL ////

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ADDR(x)                 (x+0x00000644)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_PHYS(x)                 (x+0x00000644)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_RMSK                    0xffffffff
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_SHFT                             0
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_IN(x)                   \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ADDR(x), HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_RMSK)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_INM(x, mask)            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_OUT(x, val)             \
	out_dword( HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_LP4_ODT_ONMAX_BMSK      0xffff0000
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_LP4_ODT_ONMAX_SHFT            0x10

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_LP4_ODT_ONMIN_BMSK      0x0000ffff
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_LP4_ODT_ONMIN_SHFT             0x0

//// Register DRAM_TIMING_LP4_ODT_ON_CNTL_ACT ////

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_ADDR(x)             (x+0x00000648)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_PHYS(x)             (x+0x00000648)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_RMSK                0x003f003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_SHFT                         0
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_IN(x)               \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_INM(x, mask)        \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_OUT(x, val)         \
	out_dword( HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_LP4_ODT_ONMAX_BMSK  0x003f0000
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_LP4_ODT_ONMAX_SHFT        0x10

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_LP4_ODT_ONMIN_BMSK  0x0000003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_ON_CNTL_ACT_LP4_ODT_ONMIN_SHFT         0x0

//// Register DRAM_TIMING_LP4_ODT_OFF_CNTL ////

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ADDR(x)                (x+0x0000064c)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_PHYS(x)                (x+0x0000064c)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_RMSK                   0xffffffff
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_SHFT                            0
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_IN(x)                  \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ADDR(x), HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_RMSK)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_INM(x, mask)           \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_OUT(x, val)            \
	out_dword( HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_LP4_ODT_OFFMAX_BMSK    0xffff0000
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_LP4_ODT_OFFMAX_SHFT          0x10

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_LP4_ODT_OFFMIN_BMSK    0x0000ffff
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_LP4_ODT_OFFMIN_SHFT           0x0

//// Register DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT ////

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_ADDR(x)            (x+0x00000650)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_PHYS(x)            (x+0x00000650)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_RMSK               0x003f003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_SHFT                        0
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_IN(x)              \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_INM(x, mask)       \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_OUT(x, val)        \
	out_dword( HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_LP4_ODT_OFFMAX_BMSK 0x003f0000
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_LP4_ODT_OFFMAX_SHFT       0x10

#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_LP4_ODT_OFFMIN_BMSK 0x0000003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL_ACT_LP4_ODT_OFFMIN_SHFT        0x0

//// Register DRAM_TIMING_LP4_ODTLON_CNTL ////

#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ADDR(x)                 (x+0x00000654)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_PHYS(x)                 (x+0x00000654)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_RMSK                    0x0000003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_SHFT                             0
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_IN(x)                   \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ADDR(x), HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_RMSK)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_INM(x, mask)            \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_OUT(x, val)             \
	out_dword( HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_LP4_ODTLON_BMSK         0x0000003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_LP4_ODTLON_SHFT                0x0

//// Register DRAM_TIMING_LP4_ODTLON_CNTL_ACT ////

#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_ADDR(x)             (x+0x00000658)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_PHYS(x)             (x+0x00000658)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_RMSK                0x0000003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_SHFT                         0
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_IN(x)               \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_ADDR(x), HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_RMSK)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_INM(x, mask)        \
	in_dword_masked ( HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_ADDR(x), mask) 
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_OUT(x, val)         \
	out_dword( HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_ADDR(x), val)
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_ADDR(x), mask, val, HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_LP4_ODTLON_BMSK     0x0000003f
#define HWIO_DPE_DRAM_TIMING_LP4_ODTLON_CNTL_ACT_LP4_ODTLON_SHFT            0x0

//// Register MASKED_WRITE_CNTL ////

#define HWIO_DPE_MASKED_WRITE_CNTL_ADDR(x)                           (x+0x0000065c)
#define HWIO_DPE_MASKED_WRITE_CNTL_PHYS(x)                           (x+0x0000065c)
#define HWIO_DPE_MASKED_WRITE_CNTL_RMSK                              0x000000ff
#define HWIO_DPE_MASKED_WRITE_CNTL_SHFT                                       0
#define HWIO_DPE_MASKED_WRITE_CNTL_IN(x)                             \
	in_dword_masked ( HWIO_DPE_MASKED_WRITE_CNTL_ADDR(x), HWIO_DPE_MASKED_WRITE_CNTL_RMSK)
#define HWIO_DPE_MASKED_WRITE_CNTL_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPE_MASKED_WRITE_CNTL_ADDR(x), mask) 
#define HWIO_DPE_MASKED_WRITE_CNTL_OUT(x, val)                       \
	out_dword( HWIO_DPE_MASKED_WRITE_CNTL_ADDR(x), val)
#define HWIO_DPE_MASKED_WRITE_CNTL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MASKED_WRITE_CNTL_ADDR(x), mask, val, HWIO_DPE_MASKED_WRITE_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MASKED_WRITE_CNTL_MASKED_WRITE_PATTERN_BMSK         0x000000ff
#define HWIO_DPE_MASKED_WRITE_CNTL_MASKED_WRITE_PATTERN_SHFT                0x0

//// Register RANKID_OFFSET_CNTL ////

#define HWIO_DPE_RANKID_OFFSET_CNTL_ADDR(x)                          (x+0x00000660)
#define HWIO_DPE_RANKID_OFFSET_CNTL_PHYS(x)                          (x+0x00000660)
#define HWIO_DPE_RANKID_OFFSET_CNTL_RMSK                             0x155000ff
#define HWIO_DPE_RANKID_OFFSET_CNTL_SHFT                                      0
#define HWIO_DPE_RANKID_OFFSET_CNTL_IN(x)                            \
	in_dword_masked ( HWIO_DPE_RANKID_OFFSET_CNTL_ADDR(x), HWIO_DPE_RANKID_OFFSET_CNTL_RMSK)
#define HWIO_DPE_RANKID_OFFSET_CNTL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_RANKID_OFFSET_CNTL_ADDR(x), mask) 
#define HWIO_DPE_RANKID_OFFSET_CNTL_OUT(x, val)                      \
	out_dword( HWIO_DPE_RANKID_OFFSET_CNTL_ADDR(x), val)
#define HWIO_DPE_RANKID_OFFSET_CNTL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RANKID_OFFSET_CNTL_ADDR(x), mask, val, HWIO_DPE_RANKID_OFFSET_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RANKID_OFFSET_CNTL_RANK_ID_ENABLE_BMSK              0x10000000
#define HWIO_DPE_RANKID_OFFSET_CNTL_RANK_ID_ENABLE_SHFT                    0x1c
#define HWIO_DPE_RANKID_OFFSET_CNTL_RANK_ID_ENABLE_DISABLED_FVAL           0x0u
#define HWIO_DPE_RANKID_OFFSET_CNTL_RANK_ID_ENABLE_ENABLED_FVAL            0x1u

#define HWIO_DPE_RANKID_OFFSET_CNTL_RD_RANK0_VALUE_BMSK              0x04000000
#define HWIO_DPE_RANKID_OFFSET_CNTL_RD_RANK0_VALUE_SHFT                    0x1a

#define HWIO_DPE_RANKID_OFFSET_CNTL_RD_RANK1_VALUE_BMSK              0x01000000
#define HWIO_DPE_RANKID_OFFSET_CNTL_RD_RANK1_VALUE_SHFT                    0x18

#define HWIO_DPE_RANKID_OFFSET_CNTL_WR_RANK0_VALUE_BMSK              0x00400000
#define HWIO_DPE_RANKID_OFFSET_CNTL_WR_RANK0_VALUE_SHFT                    0x16

#define HWIO_DPE_RANKID_OFFSET_CNTL_WR_RANK1_VALUE_BMSK              0x00100000
#define HWIO_DPE_RANKID_OFFSET_CNTL_WR_RANK1_VALUE_SHFT                    0x14

#define HWIO_DPE_RANKID_OFFSET_CNTL_RANK_ID_THRESHOLD_BMSK           0x000000ff
#define HWIO_DPE_RANKID_OFFSET_CNTL_RANK_ID_THRESHOLD_SHFT                  0x0

//// Register RANKID_EARLY_OFFSET_CNTL ////

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ADDR(x)                    (x+0x00000664)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_PHYS(x)                    (x+0x00000664)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_RMSK                       0xf0ff0fff
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_SHFT                                0
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_IN(x)                      \
	in_dword_masked ( HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ADDR(x), HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_RMSK)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ADDR(x), mask) 
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_OUT(x, val)                \
	out_dword( HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ADDR(x), val)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ADDR(x), mask, val, HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_RD_RANKID_EARLY_MIN_CYC_BMSK 0xf0000000
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_RD_RANKID_EARLY_MIN_CYC_SHFT       0x1c

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_RD_RANKID_TIME_BMSK        0x00ff0000
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_RD_RANKID_TIME_SHFT              0x10

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_WR_RANKID_EARLY_MIN_CYC_BMSK 0x00000f00
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_WR_RANKID_EARLY_MIN_CYC_SHFT        0x8

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_WR_RANKID_TIME_BMSK        0x000000ff
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_WR_RANKID_TIME_SHFT               0x0

//// Register RANKID_EARLY_OFFSET_CNTL_ACT ////

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_ADDR(x)                (x+0x00000668)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_PHYS(x)                (x+0x00000668)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_RMSK                   0x003f003f
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_SHFT                            0
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_IN(x)                  \
	in_dword_masked ( HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_ADDR(x), HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_RMSK)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_INM(x, mask)           \
	in_dword_masked ( HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_ADDR(x), mask) 
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_OUT(x, val)            \
	out_dword( HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_ADDR(x), val)
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_ADDR(x), mask, val, HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_RD_RANKID_TIME_BMSK    0x003f0000
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_RD_RANKID_TIME_SHFT          0x10

#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_WR_RANKID_TIME_BMSK    0x0000003f
#define HWIO_DPE_RANKID_EARLY_OFFSET_CNTL_ACT_WR_RANKID_TIME_SHFT           0x0

//// Register ELEVATE_PRI_RD_n ////

#define HWIO_DPE_ELEVATE_PRI_RD_n_ADDR(base, n)                      (base+0x670+0x4*n)
#define HWIO_DPE_ELEVATE_PRI_RD_n_PHYS(base, n)                      (base+0x670+0x4*n)
#define HWIO_DPE_ELEVATE_PRI_RD_n_RMSK                               0xffffffff
#define HWIO_DPE_ELEVATE_PRI_RD_n_SHFT                                        0
#define HWIO_DPE_ELEVATE_PRI_RD_n_MAXn                                        3
#define HWIO_DPE_ELEVATE_PRI_RD_n_INI(base, n)                       \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_RD_n_ADDR(base, n), HWIO_DPE_ELEVATE_PRI_RD_n_RMSK)
#define HWIO_DPE_ELEVATE_PRI_RD_n_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_RD_n_ADDR(base, n), mask) 
#define HWIO_DPE_ELEVATE_PRI_RD_n_OUTI(base, n, val)                 \
	out_dword( HWIO_DPE_ELEVATE_PRI_RD_n_ADDR(base, n), val)
#define HWIO_DPE_ELEVATE_PRI_RD_n_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ELEVATE_PRI_RD_n_ADDR(base, n), mask, val, HWIO_DPE_ELEVATE_PRI_RD_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI0_BMSK                   0xff000000
#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI0_SHFT                         0x18

#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI1_BMSK                   0x00ff0000
#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI1_SHFT                         0x10

#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI2_BMSK                   0x0000ff00
#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI2_SHFT                          0x8

#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI3_BMSK                   0x000000ff
#define HWIO_DPE_ELEVATE_PRI_RD_n_CYCLES_PRI3_SHFT                          0x0

//// Register ELEVATE_PRI_WR_n ////

#define HWIO_DPE_ELEVATE_PRI_WR_n_ADDR(base, n)                      (base+0x680+0x4*n)
#define HWIO_DPE_ELEVATE_PRI_WR_n_PHYS(base, n)                      (base+0x680+0x4*n)
#define HWIO_DPE_ELEVATE_PRI_WR_n_RMSK                               0xffffffff
#define HWIO_DPE_ELEVATE_PRI_WR_n_SHFT                                        0
#define HWIO_DPE_ELEVATE_PRI_WR_n_MAXn                                        3
#define HWIO_DPE_ELEVATE_PRI_WR_n_INI(base, n)                       \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_WR_n_ADDR(base, n), HWIO_DPE_ELEVATE_PRI_WR_n_RMSK)
#define HWIO_DPE_ELEVATE_PRI_WR_n_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_WR_n_ADDR(base, n), mask) 
#define HWIO_DPE_ELEVATE_PRI_WR_n_OUTI(base, n, val)                 \
	out_dword( HWIO_DPE_ELEVATE_PRI_WR_n_ADDR(base, n), val)
#define HWIO_DPE_ELEVATE_PRI_WR_n_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ELEVATE_PRI_WR_n_ADDR(base, n), mask, val, HWIO_DPE_ELEVATE_PRI_WR_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI0_BMSK                   0xff000000
#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI0_SHFT                         0x18

#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI1_BMSK                   0x00ff0000
#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI1_SHFT                         0x10

#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI2_BMSK                   0x0000ff00
#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI2_SHFT                          0x8

#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI3_BMSK                   0x000000ff
#define HWIO_DPE_ELEVATE_PRI_WR_n_CYCLES_PRI3_SHFT                          0x0

//// Register ELEVATE_PRI_THRESHOLD_SEL ////

#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_ADDR(x)                   (x+0x00000690)
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_PHYS(x)                   (x+0x00000690)
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_RMSK                      0xffffffff
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_SHFT                               0
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_IN(x)                     \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_ADDR(x), HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_RMSK)
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_INM(x, mask)              \
	in_dword_masked ( HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_ADDR(x), mask) 
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_OUT(x, val)               \
	out_dword( HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_ADDR(x), val)
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_ADDR(x), mask, val, HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI3_BMSK       0xff000000
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI3_SHFT             0x18

#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI2_BMSK       0x00ff0000
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI2_SHFT             0x10

#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI1_BMSK       0x0000ff00
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI1_SHFT              0x8

#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI0_BMSK       0x000000ff
#define HWIO_DPE_ELEVATE_PRI_THRESHOLD_SEL_THRESHOLD_PRI0_SHFT              0x0

//// Register OE_PAD_DELAY_DEBUG_CTRL ////

#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_ADDR(x)                     (x+0x00000694)
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_PHYS(x)                     (x+0x00000694)
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_RMSK                        0x00003333
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_SHFT                                 0
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_ADDR(x), HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_RMSK)
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_ADDR(x), val)
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_ADDR(x), mask, val, HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_END_ADD_BMSK      0x00003000
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_END_ADD_SHFT             0xc

#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_END_SUB_BMSK      0x00000300
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_END_SUB_SHFT             0x8

#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_START_ADD_BMSK    0x00000030
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_START_ADD_SHFT           0x4

#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_START_SUB_BMSK    0x00000003
#define HWIO_DPE_OE_PAD_DELAY_DEBUG_CTRL_OE_WINDOW_START_SUB_SHFT           0x0

//// Register MRW_BEFORE_FREQ_SWITCH_4 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_ADDR(x)                    (x+0x00000698)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_PHYS(x)                    (x+0x00000698)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_4_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_5 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_ADDR(x)                    (x+0x000006a0)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_PHYS(x)                    (x+0x000006a0)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_5_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_6 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_ADDR(x)                    (x+0x000006a4)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_PHYS(x)                    (x+0x000006a4)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_6_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_7 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_ADDR(x)                    (x+0x000006a8)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_PHYS(x)                    (x+0x000006a8)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_RMSK                       0xbff0ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_SHFT                                0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_IN(x)                      \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_INM(x, mask)               \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_OUT(x, val)                \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_XO_DIV6_EN_BMSK            0x80000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_XO_DIV6_EN_SHFT                  0x1f
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_XO_DIV6_EN_DISABLED_FVAL         0x0u
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_XO_DIV6_EN_ENABLED_FVAL          0x1u

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_W_CS_BMSK                  0x30000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_W_CS_SHFT                        0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_W_ADDR_BMSK                0x0ff00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_W_ADDR_SHFT                      0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_W_DATA_BMSK                0x0000ffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_7_W_DATA_SHFT                       0x0

//// Register MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x)          (x+0x000006ac)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_PHYS(x)          (x+0x000006ac)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_RMSK             0xf3f3f3f3
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_SHFT                      0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_IN(x)            \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_OUT(x, val)      \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_7_BMSK 0xf0000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_7_SHFT       0x1c

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_7_BMSK 0x03000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_7_SHFT       0x18

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_6_BMSK 0x00f00000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_6_SHFT       0x14

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_6_BMSK 0x00030000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_6_SHFT       0x10

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_5_BMSK 0x0000f000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_5_SHFT        0xc

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_5_BMSK 0x00000300
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_5_SHFT        0x8

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_4_BMSK 0x000000f0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_4_SHFT        0x4

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_4_BMSK 0x00000003
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_4_SHFT        0x0

//// Register MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1 ////

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_ADDR(x)          (x+0x00000670)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_PHYS(x)          (x+0x00000670)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_RMSK             0xffffffff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_SHFT                      0
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_IN(x)            \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_RMSK)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_INM(x, mask)     \
	in_dword_masked ( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), mask) 
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_OUT(x, val)      \
	out_dword( HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), val)
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), mask, val, HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_7_BMSK 0xff000000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_7_SHFT       0x18

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_6_BMSK 0x00ff0000
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_6_SHFT       0x10

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_5_BMSK 0x0000ff00
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_5_SHFT        0x8

#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_4_BMSK 0x000000ff
#define HWIO_DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_4_SHFT        0x0

//// Register MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x)           (x+0x000006b0)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_PHYS(x)           (x+0x000006b0)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_RMSK              0xf3f3f3f3
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_SHFT                       0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_IN(x)             \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_OUT(x, val)       \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_7_BMSK 0xf0000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_7_SHFT       0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_7_BMSK  0x03000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_7_SHFT        0x18

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_6_BMSK 0x00f00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_6_SHFT       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_6_BMSK  0x00030000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_6_SHFT        0x10

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_5_BMSK 0x0000f000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_5_SHFT        0xc

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_5_BMSK  0x00000300
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_5_SHFT         0x8

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_4_BMSK 0x000000f0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_PRECISE_4_SHFT        0x4

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_4_BMSK  0x00000003
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1_WAIT_TYPE_4_SHFT         0x0

//// Register MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_ADDR(x)           (x+0x000006b4)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_PHYS(x)           (x+0x000006b4)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_RMSK              0xffffffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_SHFT                       0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_IN(x)             \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_OUT(x, val)       \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_7_BMSK  0xff000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_7_SHFT        0x18

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_6_BMSK  0x00ff0000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_6_SHFT        0x10

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_5_BMSK  0x0000ff00
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_5_SHFT         0x8

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_4_BMSK  0x000000ff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1_WAIT_TIME_4_SHFT         0x0

//// Register MRW_AFTER_FREQ_SWITCH_4 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_ADDR(x)                     (x+0x000006b8)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_PHYS(x)                     (x+0x000006b8)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_4_W_DATA_SHFT                        0x0

//// Register MRW_AFTER_FREQ_SWITCH_5 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_ADDR(x)                     (x+0x000006bc)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_PHYS(x)                     (x+0x000006bc)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_5_W_DATA_SHFT                        0x0

//// Register MRW_AFTER_FREQ_SWITCH_6 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_ADDR(x)                     (x+0x000006c0)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_PHYS(x)                     (x+0x000006c0)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_6_W_DATA_SHFT                        0x0

//// Register MRW_AFTER_FREQ_SWITCH_7 ////

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_ADDR(x)                     (x+0x000006c4)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_PHYS(x)                     (x+0x000006c4)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_RMSK                        0xbff0ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_SHFT                                 0
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_IN(x)                       \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_ADDR(x), HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_RMSK)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_INM(x, mask)                \
	in_dword_masked ( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_ADDR(x), mask) 
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_OUT(x, val)                 \
	out_dword( HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_ADDR(x), val)
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_ADDR(x), mask, val, HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_XO_DIV6_EN_BMSK             0x80000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_XO_DIV6_EN_SHFT                   0x1f
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_XO_DIV6_EN_DISABLED_FVAL          0x0u
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_XO_DIV6_EN_ENABLED_FVAL           0x1u

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_W_CS_BMSK                   0x30000000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_W_CS_SHFT                         0x1c

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_W_ADDR_BMSK                 0x0ff00000
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_W_ADDR_SHFT                       0x14

#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_W_DATA_BMSK                 0x0000ffff
#define HWIO_DPE_MRW_AFTER_FREQ_SWITCH_7_W_DATA_SHFT                        0x0

//// Register DEBUG_CTRL ////

#define HWIO_DPE_DEBUG_CTRL_ADDR(x)                                  (x+0x000006d0)
#define HWIO_DPE_DEBUG_CTRL_PHYS(x)                                  (x+0x000006d0)
#define HWIO_DPE_DEBUG_CTRL_RMSK                                     0x8000ffff
#define HWIO_DPE_DEBUG_CTRL_SHFT                                              0
#define HWIO_DPE_DEBUG_CTRL_IN(x)                                    \
	in_dword_masked ( HWIO_DPE_DEBUG_CTRL_ADDR(x), HWIO_DPE_DEBUG_CTRL_RMSK)
#define HWIO_DPE_DEBUG_CTRL_INM(x, mask)                             \
	in_dword_masked ( HWIO_DPE_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_DPE_DEBUG_CTRL_OUT(x, val)                              \
	out_dword( HWIO_DPE_DEBUG_CTRL_ADDR(x), val)
#define HWIO_DPE_DEBUG_CTRL_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DEBUG_CTRL_ADDR(x), mask, val, HWIO_DPE_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DEBUG_CTRL_RESET_RD_RETURN_PATH_BMSK                0x80000000
#define HWIO_DPE_DEBUG_CTRL_RESET_RD_RETURN_PATH_SHFT                      0x1f

#define HWIO_DPE_DEBUG_CTRL_W_ADDR_BMSK                              0x0000ffff
#define HWIO_DPE_DEBUG_CTRL_W_ADDR_SHFT                                     0x0

//// Register DEBUG_DATA ////

#define HWIO_DPE_DEBUG_DATA_ADDR(x)                                  (x+0x000006d4)
#define HWIO_DPE_DEBUG_DATA_PHYS(x)                                  (x+0x000006d4)
#define HWIO_DPE_DEBUG_DATA_RMSK                                     0xffffffff
#define HWIO_DPE_DEBUG_DATA_SHFT                                              0
#define HWIO_DPE_DEBUG_DATA_IN(x)                                    \
	in_dword_masked ( HWIO_DPE_DEBUG_DATA_ADDR(x), HWIO_DPE_DEBUG_DATA_RMSK)
#define HWIO_DPE_DEBUG_DATA_INM(x, mask)                             \
	in_dword_masked ( HWIO_DPE_DEBUG_DATA_ADDR(x), mask) 
#define HWIO_DPE_DEBUG_DATA_OUT(x, val)                              \
	out_dword( HWIO_DPE_DEBUG_DATA_ADDR(x), val)
#define HWIO_DPE_DEBUG_DATA_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DEBUG_DATA_ADDR(x), mask, val, HWIO_DPE_DEBUG_DATA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DEBUG_DATA_RDATA_BMSK                               0xffffffff
#define HWIO_DPE_DEBUG_DATA_RDATA_SHFT                                      0x0

//// Register DERATE_TEMP_CTRL ////

#define HWIO_DPE_DERATE_TEMP_CTRL_ADDR(x)                            (x+0x000006e0)
#define HWIO_DPE_DERATE_TEMP_CTRL_PHYS(x)                            (x+0x000006e0)
#define HWIO_DPE_DERATE_TEMP_CTRL_RMSK                               0x00000001
#define HWIO_DPE_DERATE_TEMP_CTRL_SHFT                                        0
#define HWIO_DPE_DERATE_TEMP_CTRL_IN(x)                              \
	in_dword_masked ( HWIO_DPE_DERATE_TEMP_CTRL_ADDR(x), HWIO_DPE_DERATE_TEMP_CTRL_RMSK)
#define HWIO_DPE_DERATE_TEMP_CTRL_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPE_DERATE_TEMP_CTRL_ADDR(x), mask) 
#define HWIO_DPE_DERATE_TEMP_CTRL_OUT(x, val)                        \
	out_dword( HWIO_DPE_DERATE_TEMP_CTRL_ADDR(x), val)
#define HWIO_DPE_DERATE_TEMP_CTRL_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DERATE_TEMP_CTRL_ADDR(x), mask, val, HWIO_DPE_DERATE_TEMP_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DERATE_TEMP_CTRL_TUF_OVERRIDE_VALUE_BMSK            0x00000001
#define HWIO_DPE_DERATE_TEMP_CTRL_TUF_OVERRIDE_VALUE_SHFT                   0x0

//// Register WR_PREAMBLE_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x)               (x+0x00000700)
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_PHYS(x)               (x+0x00000700)
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_RMSK                  0x0011ffff
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_SHFT                           0
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_IN(x)                 \
	in_dword_masked ( HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_INM(x, mask)          \
	in_dword_masked ( HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_OUT(x, val)           \
	out_dword( HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK     0x00100000
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT           0x14

#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_BMSK        0x0001ffff
#define HWIO_DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_SHFT               0x0

//// Register RD_PREAMBLE_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x)               (x+0x00000704)
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_PHYS(x)               (x+0x00000704)
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_RMSK                  0x0011ffff
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_SHFT                           0
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_IN(x)                 \
	in_dword_masked ( HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_INM(x, mask)          \
	in_dword_masked ( HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_OUT(x, val)           \
	out_dword( HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK     0x00100000
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT           0x14

#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_BMSK        0x0001ffff
#define HWIO_DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_SHFT               0x0

//// Register WR_POSTAMBLE_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x)              (x+0x00000708)
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_PHYS(x)              (x+0x00000708)
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_RMSK                 0x0011ffff
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_SHFT                          0
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_IN(x)                \
	in_dword_masked ( HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_INM(x, mask)         \
	in_dword_masked ( HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_OUT(x, val)          \
	out_dword( HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK    0x00100000
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT          0x14

#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_BMSK       0x0001ffff
#define HWIO_DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_SHFT              0x0

//// Register RD_POSTAMBLE_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x)              (x+0x0000070c)
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_PHYS(x)              (x+0x0000070c)
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_RMSK                 0x0011ffff
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_SHFT                          0
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_IN(x)                \
	in_dword_masked ( HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_INM(x, mask)         \
	in_dword_masked ( HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_OUT(x, val)          \
	out_dword( HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK    0x00100000
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT          0x14

#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_BMSK       0x0001ffff
#define HWIO_DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL_THRESHOLD_SHFT              0x0

//// Register PHY_RDDATA_EN_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_ADDR(x)             (x+0x00000710)
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_PHYS(x)             (x+0x00000710)
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_RMSK                0x0011ffff
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_SHFT                         0
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_IN(x)               \
	in_dword_masked ( HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_INM(x, mask)        \
	in_dword_masked ( HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_OUT(x, val)         \
	out_dword( HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK   0x00100000
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT         0x14

#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_THRESHOLD_BMSK      0x0001ffff
#define HWIO_DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL_THRESHOLD_SHFT             0x0

//// Register PAD_PASSIVATION_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_ADDR(x)           (x+0x00000714)
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_PHYS(x)           (x+0x00000714)
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_RMSK              0x0011ffff
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_SHFT                       0
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_IN(x)             \
	in_dword_masked ( HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_INM(x, mask)      \
	in_dword_masked ( HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_OUT(x, val)       \
	out_dword( HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK 0x00100000
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT       0x14

#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_THRESHOLD_BMSK    0x0001ffff
#define HWIO_DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL_THRESHOLD_SHFT           0x0

//// Register ODT_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_ADDR(x)                       (x+0x00000718)
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_PHYS(x)                       (x+0x00000718)
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_RMSK                          0x0011ffff
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_SHFT                                   0
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_IN(x)                         \
	in_dword_masked ( HWIO_DPE_ODT_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_ODT_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DPE_ODT_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_OUT(x, val)                   \
	out_dword( HWIO_DPE_ODT_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_ODT_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_ODT_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK             0x00100000
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT                   0x14

#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_THRESHOLD_BMSK                0x0001ffff
#define HWIO_DPE_ODT_1PS_THRESHOLD_CTL_THRESHOLD_SHFT                       0x0

//// Register RANK_ID_1PS_THRESHOLD_CTL ////

#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_ADDR(x)                   (x+0x0000071c)
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_PHYS(x)                   (x+0x0000071c)
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_RMSK                      0x0011ffff
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_SHFT                               0
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_IN(x)                     \
	in_dword_masked ( HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_ADDR(x), HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_RMSK)
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_INM(x, mask)              \
	in_dword_masked ( HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_ADDR(x), mask) 
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_OUT(x, val)               \
	out_dword( HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_ADDR(x), val)
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_ADDR(x), mask, val, HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_THRESHOLD_EN_BMSK         0x00100000
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_THRESHOLD_EN_SHFT               0x14

#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_THRESHOLD_BMSK            0x0001ffff
#define HWIO_DPE_RANK_ID_1PS_THRESHOLD_CTL_THRESHOLD_SHFT                   0x0

//// Register CONFIG_14 ////

#define HWIO_DPE_CONFIG_14_ADDR(x)                                   (x+0x00000720)
#define HWIO_DPE_CONFIG_14_PHYS(x)                                   (x+0x00000720)
#define HWIO_DPE_CONFIG_14_RMSK                                      0x007f0111
#define HWIO_DPE_CONFIG_14_SHFT                                               0
#define HWIO_DPE_CONFIG_14_IN(x)                                     \
	in_dword_masked ( HWIO_DPE_CONFIG_14_ADDR(x), HWIO_DPE_CONFIG_14_RMSK)
#define HWIO_DPE_CONFIG_14_INM(x, mask)                              \
	in_dword_masked ( HWIO_DPE_CONFIG_14_ADDR(x), mask) 
#define HWIO_DPE_CONFIG_14_OUT(x, val)                               \
	out_dword( HWIO_DPE_CONFIG_14_ADDR(x), val)
#define HWIO_DPE_CONFIG_14_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_CONFIG_14_ADDR(x), mask, val, HWIO_DPE_CONFIG_14_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_CONFIG_14_ADD_DELAY_TO_ISSUE_MR_BMSK                0x007f0000
#define HWIO_DPE_CONFIG_14_ADD_DELAY_TO_ISSUE_MR_SHFT                      0x10

#define HWIO_DPE_CONFIG_14_ENABLE_BYPASS_FOR_RUNNABLE_BMSK           0x00000100
#define HWIO_DPE_CONFIG_14_ENABLE_BYPASS_FOR_RUNNABLE_SHFT                  0x8

#define HWIO_DPE_CONFIG_14_DISABLE_WAIT_WDATA_ROW_OP_BMSK            0x00000010
#define HWIO_DPE_CONFIG_14_DISABLE_WAIT_WDATA_ROW_OP_SHFT                   0x4

#define HWIO_DPE_CONFIG_14_ENABLE_DYNAMIC_1_1_MODE_BMSK              0x00000001
#define HWIO_DPE_CONFIG_14_ENABLE_DYNAMIC_1_1_MODE_SHFT                     0x0
#define HWIO_DPE_CONFIG_14_ENABLE_DYNAMIC_1_1_MODE_DISABLED_FVAL           0x0u
#define HWIO_DPE_CONFIG_14_ENABLE_DYNAMIC_1_1_MODE_ENABLED_FVAL            0x1u

//// Register PMON_DDR_CMD_1_n ////

#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR(base, n)                      (base+0x724+0x4*n)
#define HWIO_DPE_PMON_DDR_CMD_1_n_PHYS(base, n)                      (base+0x724+0x4*n)
#define HWIO_DPE_PMON_DDR_CMD_1_n_RMSK                               0xfdffff1f
#define HWIO_DPE_PMON_DDR_CMD_1_n_SHFT                                        0
#define HWIO_DPE_PMON_DDR_CMD_1_n_MAXn                                        5
#define HWIO_DPE_PMON_DDR_CMD_1_n_INI(base, n)                       \
	in_dword_masked ( HWIO_DPE_PMON_DDR_CMD_1_n_ADDR(base, n), HWIO_DPE_PMON_DDR_CMD_1_n_RMSK)
#define HWIO_DPE_PMON_DDR_CMD_1_n_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_DPE_PMON_DDR_CMD_1_n_ADDR(base, n), mask) 
#define HWIO_DPE_PMON_DDR_CMD_1_n_OUTI(base, n, val)                 \
	out_dword( HWIO_DPE_PMON_DDR_CMD_1_n_ADDR(base, n), val)
#define HWIO_DPE_PMON_DDR_CMD_1_n_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_PMON_DDR_CMD_1_n_ADDR(base, n), mask, val, HWIO_DPE_PMON_DDR_CMD_1_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_BMSK                     0x80000000
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_SHFT                           0x1f
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_DISABLE_FVAL                   0x0u
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_ENABLE_FVAL                    0x1u

#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_POL_BMSK                 0x40000000
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_POL_SHFT                       0x1e
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_POL_NORMAL_FVAL                0x0u
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_POL_INVERT_FVAL                0x1u

#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_SEL_BMSK                 0x30000000
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_SEL_SHFT                       0x1c
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_SEL_PMON_ADDR_FLTR_0_FVAL       0x0u
#define HWIO_DPE_PMON_DDR_CMD_1_n_ADDR_FLTR_SEL_PMON_ADDR_FLTR_1_FVAL       0x1u

#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_BMSK                      0x08000000
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_SHFT                            0x1b
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_DISABLE_FVAL                    0x0u
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_ENABLE_FVAL                     0x1u

#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_POL_BMSK                  0x04000000
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_POL_SHFT                        0x1a
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_POL_NORMAL_FVAL                 0x0u
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_POL_INVERT_FVAL                 0x1u

#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_SEL_BMSK                  0x01000000
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_SEL_SHFT                        0x18
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL        0x0u
#define HWIO_DPE_PMON_DDR_CMD_1_n_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL        0x1u

#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_BMSK                           0x00ffff00
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_SHFT                                  0x8
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MODE_REGISTER_WRITE_OR_SET_FVAL       0x1u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MODE_REGISTER_READ_FVAL              0x2u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_ZQ_CALIBRATION_FVAL                  0x4u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_ALL_BANK_AUTO_REFRESH_FVAL           0x8u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_PER_BANK_AUTO_REFRESH_FVAL          0x10u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_ALL_BANK_PRECHARGE_FVAL             0x20u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_PER_BANK_PRECHARGE_FVAL             0x40u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_BURST_TERMINATE_FVAL                0x80u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_WRITE_FVAL                         0x100u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_READ_FVAL                          0x200u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_ACTIVATE_FVAL                      0x400u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MASK_WRITE_FVAL                    0x800u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_WRITE_BL32_FVAL                   0x1000u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_READ_BL32_FVAL                    0x2000u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_WRITE_BL16_FVAL                   0x4000u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_READ_BL16_FVAL                    0x8000u

#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_BMSK                       0x0000001f
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_SHFT                              0x0
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_WITH_AUTO_PRECHARGE_FVAL         0x1u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_WITHOUT_AUTO_PRECHARGE_FVAL       0x2u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_BL8_ON_THE_FLY_FVAL              0x4u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_BC4_ON_THE_FLY_FVAL              0x8u
#define HWIO_DPE_PMON_DDR_CMD_1_n_CMD_MOD_NOT_ON_THE_FLY_FVAL             0x10u

//// Register DPE_SSP_CLKEN_CTRL ////

#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_ADDR(x)                          (x+0x000007f0)
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_PHYS(x)                          (x+0x000007f0)
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_RMSK                             0x00001111
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_SHFT                                      0
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DPE_DPE_SSP_CLKEN_CTRL_ADDR(x), HWIO_DPE_DPE_SSP_CLKEN_CTRL_RMSK)
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPE_DPE_SSP_CLKEN_CTRL_ADDR(x), mask) 
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DPE_DPE_SSP_CLKEN_CTRL_ADDR(x), val)
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPE_DPE_SSP_CLKEN_CTRL_ADDR(x), mask, val, HWIO_DPE_DPE_SSP_CLKEN_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_CA_CTRL_BMSK            0x00001000
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_CA_CTRL_SHFT                   0xc

#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_CA_DATA_BMSK            0x00000100
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_CA_DATA_SHFT                   0x8

#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_DQ_CTRL_BMSK            0x00000010
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_DQ_CTRL_SHFT                   0x4

#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_DQ_DATA_BMSK            0x00000001
#define HWIO_DPE_DPE_SSP_CLKEN_CTRL_OVERRIDE_DQ_DATA_SHFT                   0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DTE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_DTE_HW_INFO_ADDR(x)                                     (x+0x00000000)
#define HWIO_DTE_HW_INFO_PHYS(x)                                     (x+0x00000000)
#define HWIO_DTE_HW_INFO_RMSK                                        0xffffffff
#define HWIO_DTE_HW_INFO_SHFT                                                 0
#define HWIO_DTE_HW_INFO_IN(x)                                       \
	in_dword_masked ( HWIO_DTE_HW_INFO_ADDR(x), HWIO_DTE_HW_INFO_RMSK)
#define HWIO_DTE_HW_INFO_INM(x, mask)                                \
	in_dword_masked ( HWIO_DTE_HW_INFO_ADDR(x), mask) 
#define HWIO_DTE_HW_INFO_OUT(x, val)                                 \
	out_dword( HWIO_DTE_HW_INFO_ADDR(x), val)
#define HWIO_DTE_HW_INFO_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_HW_INFO_ADDR(x), mask, val, HWIO_DTE_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_HW_INFO_MAJOR_REVISION_BMSK                         0xff000000
#define HWIO_DTE_HW_INFO_MAJOR_REVISION_SHFT                               0x18

#define HWIO_DTE_HW_INFO_BRANCH_REVISION_BMSK                        0x00ff0000
#define HWIO_DTE_HW_INFO_BRANCH_REVISION_SHFT                              0x10

#define HWIO_DTE_HW_INFO_MINOR_REVISION_BMSK                         0x0000ff00
#define HWIO_DTE_HW_INFO_MINOR_REVISION_SHFT                                0x8

#define HWIO_DTE_HW_INFO_ECO_REVISION_BMSK                           0x000000ff
#define HWIO_DTE_HW_INFO_ECO_REVISION_SHFT                                  0x0

//// Register GLOBAL_CNTL ////

#define HWIO_DTE_GLOBAL_CNTL_ADDR(x)                                 (x+0x00000004)
#define HWIO_DTE_GLOBAL_CNTL_PHYS(x)                                 (x+0x00000004)
#define HWIO_DTE_GLOBAL_CNTL_RMSK                                    0x0000000f
#define HWIO_DTE_GLOBAL_CNTL_SHFT                                             0
#define HWIO_DTE_GLOBAL_CNTL_IN(x)                                   \
	in_dword_masked ( HWIO_DTE_GLOBAL_CNTL_ADDR(x), HWIO_DTE_GLOBAL_CNTL_RMSK)
#define HWIO_DTE_GLOBAL_CNTL_INM(x, mask)                            \
	in_dword_masked ( HWIO_DTE_GLOBAL_CNTL_ADDR(x), mask) 
#define HWIO_DTE_GLOBAL_CNTL_OUT(x, val)                             \
	out_dword( HWIO_DTE_GLOBAL_CNTL_ADDR(x), val)
#define HWIO_DTE_GLOBAL_CNTL_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_GLOBAL_CNTL_ADDR(x), mask, val, HWIO_DTE_GLOBAL_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_GLOBAL_CNTL_CMD_PHASE_BMSK                          0x00000008
#define HWIO_DTE_GLOBAL_CNTL_CMD_PHASE_SHFT                                 0x3
#define HWIO_DTE_GLOBAL_CNTL_CMD_PHASE_PHASE_0_FVAL                        0x0u
#define HWIO_DTE_GLOBAL_CNTL_CMD_PHASE_PHASE_1_FVAL                        0x1u

#define HWIO_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_BMSK                 0x00000004
#define HWIO_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_SHFT                        0x2
#define HWIO_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_DDR_CHANNEL_0_FVAL         0x0u
#define HWIO_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_DDR_CHANNEL_1_FVAL         0x1u

#define HWIO_DTE_GLOBAL_CNTL_TARGET_DOMAIN_BMSK                      0x00000002
#define HWIO_DTE_GLOBAL_CNTL_TARGET_DOMAIN_SHFT                             0x1
#define HWIO_DTE_GLOBAL_CNTL_TARGET_DOMAIN_REGISTERS_IN_DDR_DOMAIN_FVAL       0x0u
#define HWIO_DTE_GLOBAL_CNTL_TARGET_DOMAIN_REGISTERS_IN_QSB_DOMAIN_FVAL       0x1u

#define HWIO_DTE_GLOBAL_CNTL_TEST_EN_BMSK                            0x00000001
#define HWIO_DTE_GLOBAL_CNTL_TEST_EN_SHFT                                   0x0
#define HWIO_DTE_GLOBAL_CNTL_TEST_EN_DISABLE_DTE_FVAL                      0x0u
#define HWIO_DTE_GLOBAL_CNTL_TEST_EN_ENABLE_DTE_FVAL                       0x1u

//// Register PROGRAM_CNTL ////

#define HWIO_DTE_PROGRAM_CNTL_ADDR(x)                                (x+0x0000000c)
#define HWIO_DTE_PROGRAM_CNTL_PHYS(x)                                (x+0x0000000c)
#define HWIO_DTE_PROGRAM_CNTL_RMSK                                   0x0003ffff
#define HWIO_DTE_PROGRAM_CNTL_SHFT                                            0
#define HWIO_DTE_PROGRAM_CNTL_IN(x)                                  \
	in_dword_masked ( HWIO_DTE_PROGRAM_CNTL_ADDR(x), HWIO_DTE_PROGRAM_CNTL_RMSK)
#define HWIO_DTE_PROGRAM_CNTL_INM(x, mask)                           \
	in_dword_masked ( HWIO_DTE_PROGRAM_CNTL_ADDR(x), mask) 
#define HWIO_DTE_PROGRAM_CNTL_OUT(x, val)                            \
	out_dword( HWIO_DTE_PROGRAM_CNTL_ADDR(x), val)
#define HWIO_DTE_PROGRAM_CNTL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_PROGRAM_CNTL_ADDR(x), mask, val, HWIO_DTE_PROGRAM_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_PROGRAM_CNTL_LOAD_ADDR_BMSK                         0x00020000
#define HWIO_DTE_PROGRAM_CNTL_LOAD_ADDR_SHFT                               0x11
#define HWIO_DTE_PROGRAM_CNTL_LOAD_ADDR_NO_ACTION_FVAL                     0x0u
#define HWIO_DTE_PROGRAM_CNTL_LOAD_ADDR_LOAD_PROGRAM_COUNTER_FVAL          0x1u

#define HWIO_DTE_PROGRAM_CNTL_GO_BMSK                                0x00010000
#define HWIO_DTE_PROGRAM_CNTL_GO_SHFT                                      0x10
#define HWIO_DTE_PROGRAM_CNTL_GO_STOP_EXECUTING_THE_CURRENT_RUNNING_TEST_PROGRAM_FVAL       0x0u
#define HWIO_DTE_PROGRAM_CNTL_GO_CONTINUE_EXECUTING_A_TEST_PROGRAM_FROM_CURRENT_LOCATION_FVAL       0x1u

#define HWIO_DTE_PROGRAM_CNTL_START_ADDR_BMSK                        0x0000ffff
#define HWIO_DTE_PROGRAM_CNTL_START_ADDR_SHFT                               0x0

//// Register REG_CNTL ////

#define HWIO_DTE_REG_CNTL_ADDR(x)                                    (x+0x00000010)
#define HWIO_DTE_REG_CNTL_PHYS(x)                                    (x+0x00000010)
#define HWIO_DTE_REG_CNTL_RMSK                                       0x01ffffff
#define HWIO_DTE_REG_CNTL_SHFT                                                0
#define HWIO_DTE_REG_CNTL_IN(x)                                      \
	in_dword_masked ( HWIO_DTE_REG_CNTL_ADDR(x), HWIO_DTE_REG_CNTL_RMSK)
#define HWIO_DTE_REG_CNTL_INM(x, mask)                               \
	in_dword_masked ( HWIO_DTE_REG_CNTL_ADDR(x), mask) 
#define HWIO_DTE_REG_CNTL_OUT(x, val)                                \
	out_dword( HWIO_DTE_REG_CNTL_ADDR(x), val)
#define HWIO_DTE_REG_CNTL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_REG_CNTL_ADDR(x), mask, val, HWIO_DTE_REG_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_REG_CNTL_MODE_BMSK                                  0x01f00000
#define HWIO_DTE_REG_CNTL_MODE_SHFT                                        0x14

#define HWIO_DTE_REG_CNTL_SET_MODE_BMSK                              0x00080000
#define HWIO_DTE_REG_CNTL_SET_MODE_SHFT                                    0x13
#define HWIO_DTE_REG_CNTL_SET_MODE_NO_SET_MODE_FVAL                        0x0u
#define HWIO_DTE_REG_CNTL_SET_MODE_SET_MODE_FVAL                           0x1u

#define HWIO_DTE_REG_CNTL_RD_BMSK                                    0x00040000
#define HWIO_DTE_REG_CNTL_RD_SHFT                                          0x12
#define HWIO_DTE_REG_CNTL_RD_NO_READ_FVAL                                  0x0u
#define HWIO_DTE_REG_CNTL_RD_READ_FVAL                                     0x1u

#define HWIO_DTE_REG_CNTL_WR_BMSK                                    0x00020000
#define HWIO_DTE_REG_CNTL_WR_SHFT                                          0x11
#define HWIO_DTE_REG_CNTL_WR_NO_WRITE_FVAL                                 0x0u
#define HWIO_DTE_REG_CNTL_WR_WRITE_FVAL                                    0x1u

#define HWIO_DTE_REG_CNTL_REG_LIST_BMSK                              0x0001ffff
#define HWIO_DTE_REG_CNTL_REG_LIST_SHFT                                     0x0

//// Register REG_DATA ////

#define HWIO_DTE_REG_DATA_ADDR(x)                                    (x+0x00000014)
#define HWIO_DTE_REG_DATA_PHYS(x)                                    (x+0x00000014)
#define HWIO_DTE_REG_DATA_RMSK                                       0xffffffff
#define HWIO_DTE_REG_DATA_SHFT                                                0
#define HWIO_DTE_REG_DATA_IN(x)                                      \
	in_dword_masked ( HWIO_DTE_REG_DATA_ADDR(x), HWIO_DTE_REG_DATA_RMSK)
#define HWIO_DTE_REG_DATA_INM(x, mask)                               \
	in_dword_masked ( HWIO_DTE_REG_DATA_ADDR(x), mask) 
#define HWIO_DTE_REG_DATA_OUT(x, val)                                \
	out_dword( HWIO_DTE_REG_DATA_ADDR(x), val)
#define HWIO_DTE_REG_DATA_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_REG_DATA_ADDR(x), mask, val, HWIO_DTE_REG_DATA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_REG_DATA_DATA_BMSK                                  0xffffffff
#define HWIO_DTE_REG_DATA_DATA_SHFT                                         0x0

//// Register TEST_STATUS_DDR ////

#define HWIO_DTE_TEST_STATUS_DDR_ADDR(x)                             (x+0x00000020)
#define HWIO_DTE_TEST_STATUS_DDR_PHYS(x)                             (x+0x00000020)
#define HWIO_DTE_TEST_STATUS_DDR_RMSK                                0xc000f03f
#define HWIO_DTE_TEST_STATUS_DDR_SHFT                                         0
#define HWIO_DTE_TEST_STATUS_DDR_IN(x)                               \
	in_dword_masked ( HWIO_DTE_TEST_STATUS_DDR_ADDR(x), HWIO_DTE_TEST_STATUS_DDR_RMSK)
#define HWIO_DTE_TEST_STATUS_DDR_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTE_TEST_STATUS_DDR_ADDR(x), mask) 
#define HWIO_DTE_TEST_STATUS_DDR_OUT(x, val)                         \
	out_dword( HWIO_DTE_TEST_STATUS_DDR_ADDR(x), val)
#define HWIO_DTE_TEST_STATUS_DDR_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_TEST_STATUS_DDR_ADDR(x), mask, val, HWIO_DTE_TEST_STATUS_DDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_TEST_STATUS_DDR_GPIO_OUT_BMSK                       0xc0000000
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_OUT_SHFT                             0x1e

#define HWIO_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_BMSK                0x00008000
#define HWIO_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_SHFT                       0xf
#define HWIO_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_DMA_ENGINE_IS_NOT_RUNNING_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_DMA_ENGINE_IS_RUNNING_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_BMSK               0x00004000
#define HWIO_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_SHFT                      0xe
#define HWIO_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_PROGRAM_IN_NOT_FINISHED_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_PROGRAM_IS_FINISHED_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN1_BMSK                       0x00002000
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN1_SHFT                              0xd
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN0_BMSK                       0x00001000
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN0_SHFT                              0xc
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_BMSK              0x00000020
#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_SHFT                     0x5
#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_CONTENT_OF_TGR_MRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD0_OR_CONTENT_OF_TGR_MRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD1_OR_CONTENT_OF_TGR_MRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD2_OR_CONTENT_OF_TGR_MRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD3_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_CONTENT_OF_TGR_MRD0_EQUALS_TO_CONTENT_OF_TGR_MWD0_AND_CONTENT_OF_TGR_MRD1_EQUALS_TO_CONTENT_OF_TGR_MWD1_AND_CONTENT_OF_TGR_MRD2_EQUALS_TO_CONTENT_OF_TGR_MWD2_AND_CONTENT_OF_TGR_MRD3_EQUALS_TO_CONTENT_OF_TGR_MWD3_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_BMSK                  0x00000010
#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_SHFT                         0x4
#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_CONTENTS_OF_TGR_MIA0_NOT_EQUAL_TO_TGR_MIA1_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_CONTENTS_OF_TGR_MIA0_EQUALS_TO_TGR_MIA1_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_BMSK               0x00000008
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_SHFT                      0x3
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_CONTENTS_OF_TGR_MIA1_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_CONTENTS_OF_TGR_MIA1_IS_ZERO_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_BMSK               0x00000004
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_SHFT                      0x2
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_CONTENTS_OF_TGR_MIA0_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_CONTENTS_OF_TGR_MIA0_IS_ZERO_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_BMSK                0x00000002
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_SHFT                       0x1
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_CONTENTS_OF_TGR_MIC_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_CONTENTS_OF_TGR_MIC_IS_ZERO_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_BMSK                0x00000001
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_SHFT                       0x0
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_CONTENTS_OF_TGR_MRD0_OR_TGR_MRD1OR_TGR_MRD2_OR_TGR_MRD3_ARE_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_CONTENTS_OF_TGR_MRD0_AND_TGR_MRD1_AND_TGR_MRD2_AND_TGR_MRD3_ARE_ZERO_FVAL       0x1u

//// Register TEST_STATUS_QSB ////

#define HWIO_DTE_TEST_STATUS_QSB_ADDR(x)                             (x+0x00000024)
#define HWIO_DTE_TEST_STATUS_QSB_PHYS(x)                             (x+0x00000024)
#define HWIO_DTE_TEST_STATUS_QSB_RMSK                                0xc000ffff
#define HWIO_DTE_TEST_STATUS_QSB_SHFT                                         0
#define HWIO_DTE_TEST_STATUS_QSB_IN(x)                               \
	in_dword_masked ( HWIO_DTE_TEST_STATUS_QSB_ADDR(x), HWIO_DTE_TEST_STATUS_QSB_RMSK)
#define HWIO_DTE_TEST_STATUS_QSB_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTE_TEST_STATUS_QSB_ADDR(x), mask) 
#define HWIO_DTE_TEST_STATUS_QSB_OUT(x, val)                         \
	out_dword( HWIO_DTE_TEST_STATUS_QSB_ADDR(x), val)
#define HWIO_DTE_TEST_STATUS_QSB_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_TEST_STATUS_QSB_ADDR(x), mask, val, HWIO_DTE_TEST_STATUS_QSB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_TEST_STATUS_QSB_GPIO_OUT_BMSK                       0xc0000000
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_OUT_SHFT                             0x1e

#define HWIO_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_BMSK                0x00008000
#define HWIO_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_SHFT                       0xf
#define HWIO_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_DMA_ENGINE_IS_NOT_RUNNING_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_DMA_ENGINE_IS_RUNNING_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_BMSK               0x00004000
#define HWIO_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_SHFT                      0xe
#define HWIO_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_PROGRAM_IN_NOT_FINISHED_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_PROGRAM_IS_FINISHED_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN1_BMSK                       0x00002000
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN1_SHFT                              0xd
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN0_BMSK                       0x00001000
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN0_SHFT                              0xc
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_QSB_RRESP_BMSK                      0x00000c00
#define HWIO_DTE_TEST_STATUS_QSB_QSB_RRESP_SHFT                             0xa

#define HWIO_DTE_TEST_STATUS_QSB_QSB_BRESP_BMSK                      0x00000300
#define HWIO_DTE_TEST_STATUS_QSB_QSB_BRESP_SHFT                             0x8

#define HWIO_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_BMSK                 0x00000080
#define HWIO_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_SHFT                        0x7
#define HWIO_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_CURRENT_QSB_WRITE_DATA_HAS_BEEN_SENT_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_CURRENT_QSB_WRITE_DATA_IS_STILL_BEING_SENT_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_BMSK                   0x00000040
#define HWIO_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_SHFT                          0x6
#define HWIO_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_CURRENT_COMMAND_IS_FINISHED_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_CURRENT_COMMAND_IS_STILL_BEING_EXECUTED_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_BMSK              0x00000020
#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_SHFT                     0x5
#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_CONTENT_OF_TGR_QRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD0_OR_CONTENT_OF_TGR_QRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD1_OR_CONTENT_OF_TGR_QRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD2_OR_CONTENT_OF_TGR_QRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD3_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_CONTENT_OF_TGR_QRD0_EQUALS_TO_CONTENT_OF_TGR_QWD0_AND_CONTENT_OF_TGR_QRD1_EQUALS_TO_CONTENT_OF_TGR_QWD1_AND_CONTENT_OF_TGR_QRD2_EQUALS_TO_CONTENT_OF_TGR_QWD2_AND_CONTENT_OF_TGR_QRD3_EQUALS_TO_CONTENT_OF_TGR_QWD3_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_BMSK                  0x00000010
#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_SHFT                         0x4
#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_CONTENTS_OF_TGR_QIA0_NOT_EQUAL_TO_TGR_QIA1_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_CONTENTS_OF_TGR_QIA0_EQUALS_TO_TGR_QIA1_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_BMSK               0x00000008
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_SHFT                      0x3
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_CONTENTS_OF_TGR_QIA1_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_CONTENTS_OF_TGR_QIA1_IS_ZERO_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_BMSK               0x00000004
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_SHFT                      0x2
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_CONTENTS_OF_TGR_QIA0_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_CONTENTS_OF_TGR_QIA0_IS_ZERO_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_BMSK                0x00000002
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_SHFT                       0x1
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_CONTENTS_OF_TGR_QIC_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_CONTENTS_OF_TGR_QIC_IS_ZERO_FVAL       0x1u

#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_BMSK                0x00000001
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_SHFT                       0x0
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_CONTENTS_OF_TGR_QRD0_OR_TGR_QRD1_OR_TGR_QRD2_OR_TGR_QRD3_ARE_NOT_ZERO_FVAL       0x0u
#define HWIO_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_CONTENTS_OF_TGR_QRD0_AND_TGR_QRD1_AND_TGR_QRD2_AND_TGR_QRD3_ARE_ZERO_FVAL       0x1u

//// Register TEST_MEM_CNTL ////

#define HWIO_DTE_TEST_MEM_CNTL_ADDR(x)                               (x+0x00000030)
#define HWIO_DTE_TEST_MEM_CNTL_PHYS(x)                               (x+0x00000030)
#define HWIO_DTE_TEST_MEM_CNTL_RMSK                                  0x0007ffff
#define HWIO_DTE_TEST_MEM_CNTL_SHFT                                           0
#define HWIO_DTE_TEST_MEM_CNTL_IN(x)                                 \
	in_dword_masked ( HWIO_DTE_TEST_MEM_CNTL_ADDR(x), HWIO_DTE_TEST_MEM_CNTL_RMSK)
#define HWIO_DTE_TEST_MEM_CNTL_INM(x, mask)                          \
	in_dword_masked ( HWIO_DTE_TEST_MEM_CNTL_ADDR(x), mask) 
#define HWIO_DTE_TEST_MEM_CNTL_OUT(x, val)                           \
	out_dword( HWIO_DTE_TEST_MEM_CNTL_ADDR(x), val)
#define HWIO_DTE_TEST_MEM_CNTL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_TEST_MEM_CNTL_ADDR(x), mask, val, HWIO_DTE_TEST_MEM_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_BMSK                    0x00040000
#define HWIO_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_SHFT                          0x12
#define HWIO_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_REGULAR_MEMORY_ACCESS_MODE_FVAL       0x0u
#define HWIO_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_AUTO_ADDRESS_INCREMENTING_MODE_FVAL       0x1u

#define HWIO_DTE_TEST_MEM_CNTL_WR_BMSK                               0x00020000
#define HWIO_DTE_TEST_MEM_CNTL_WR_SHFT                                     0x11
#define HWIO_DTE_TEST_MEM_CNTL_WR_NO_WRITE_FVAL                            0x0u
#define HWIO_DTE_TEST_MEM_CNTL_WR_WRITE_FVAL                               0x1u

#define HWIO_DTE_TEST_MEM_CNTL_RD_BMSK                               0x00010000
#define HWIO_DTE_TEST_MEM_CNTL_RD_SHFT                                     0x10
#define HWIO_DTE_TEST_MEM_CNTL_RD_NO_READ_FVAL                             0x0u
#define HWIO_DTE_TEST_MEM_CNTL_RD_READ_FVAL                                0x1u

#define HWIO_DTE_TEST_MEM_CNTL_ADDR_BMSK                             0x0000ffff
#define HWIO_DTE_TEST_MEM_CNTL_ADDR_SHFT                                    0x0

//// Register TEST_MEM_DATA_0 ////

#define HWIO_DTE_TEST_MEM_DATA_0_ADDR(x)                             (x+0x00000038)
#define HWIO_DTE_TEST_MEM_DATA_0_PHYS(x)                             (x+0x00000038)
#define HWIO_DTE_TEST_MEM_DATA_0_RMSK                                0xffffffff
#define HWIO_DTE_TEST_MEM_DATA_0_SHFT                                         0
#define HWIO_DTE_TEST_MEM_DATA_0_IN(x)                               \
	in_dword_masked ( HWIO_DTE_TEST_MEM_DATA_0_ADDR(x), HWIO_DTE_TEST_MEM_DATA_0_RMSK)
#define HWIO_DTE_TEST_MEM_DATA_0_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTE_TEST_MEM_DATA_0_ADDR(x), mask) 
#define HWIO_DTE_TEST_MEM_DATA_0_OUT(x, val)                         \
	out_dword( HWIO_DTE_TEST_MEM_DATA_0_ADDR(x), val)
#define HWIO_DTE_TEST_MEM_DATA_0_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_TEST_MEM_DATA_0_ADDR(x), mask, val, HWIO_DTE_TEST_MEM_DATA_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_TEST_MEM_DATA_0_DATA_BMSK                           0xffffffff
#define HWIO_DTE_TEST_MEM_DATA_0_DATA_SHFT                                  0x0

//// Register TEST_MEM_DATA_1 ////

#define HWIO_DTE_TEST_MEM_DATA_1_ADDR(x)                             (x+0x0000003c)
#define HWIO_DTE_TEST_MEM_DATA_1_PHYS(x)                             (x+0x0000003c)
#define HWIO_DTE_TEST_MEM_DATA_1_RMSK                                0xffffffff
#define HWIO_DTE_TEST_MEM_DATA_1_SHFT                                         0
#define HWIO_DTE_TEST_MEM_DATA_1_IN(x)                               \
	in_dword_masked ( HWIO_DTE_TEST_MEM_DATA_1_ADDR(x), HWIO_DTE_TEST_MEM_DATA_1_RMSK)
#define HWIO_DTE_TEST_MEM_DATA_1_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTE_TEST_MEM_DATA_1_ADDR(x), mask) 
#define HWIO_DTE_TEST_MEM_DATA_1_OUT(x, val)                         \
	out_dword( HWIO_DTE_TEST_MEM_DATA_1_ADDR(x), val)
#define HWIO_DTE_TEST_MEM_DATA_1_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTE_TEST_MEM_DATA_1_ADDR(x), mask, val, HWIO_DTE_TEST_MEM_DATA_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTE_TEST_MEM_DATA_1_DATA_BMSK                           0xffffffff
#define HWIO_DTE_TEST_MEM_DATA_1_DATA_SHFT                                  0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DTTS_CFG
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_DTTS_CFG_HW_VERSION_ADDR(x)                             (x+0x00000000)
#define HWIO_DTTS_CFG_HW_VERSION_PHYS(x)                             (x+0x00000000)
#define HWIO_DTTS_CFG_HW_VERSION_RMSK                                0xffffffff
#define HWIO_DTTS_CFG_HW_VERSION_SHFT                                         0
#define HWIO_DTTS_CFG_HW_VERSION_IN(x)                               \
	in_dword_masked ( HWIO_DTTS_CFG_HW_VERSION_ADDR(x), HWIO_DTTS_CFG_HW_VERSION_RMSK)
#define HWIO_DTTS_CFG_HW_VERSION_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTTS_CFG_HW_VERSION_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HW_VERSION_OUT(x, val)                         \
	out_dword( HWIO_DTTS_CFG_HW_VERSION_ADDR(x), val)
#define HWIO_DTTS_CFG_HW_VERSION_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HW_VERSION_ADDR(x), mask, val, HWIO_DTTS_CFG_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HW_VERSION_MAJOR_BMSK                          0xf0000000
#define HWIO_DTTS_CFG_HW_VERSION_MAJOR_SHFT                                0x1c

#define HWIO_DTTS_CFG_HW_VERSION_MINOR_BMSK                          0x0fff0000
#define HWIO_DTTS_CFG_HW_VERSION_MINOR_SHFT                                0x10

#define HWIO_DTTS_CFG_HW_VERSION_STEP_BMSK                           0x0000ffff
#define HWIO_DTTS_CFG_HW_VERSION_STEP_SHFT                                  0x0

//// Register HW_INFO ////

#define HWIO_DTTS_CFG_HW_INFO_ADDR(x)                                (x+0x00000004)
#define HWIO_DTTS_CFG_HW_INFO_PHYS(x)                                (x+0x00000004)
#define HWIO_DTTS_CFG_HW_INFO_RMSK                                   0xffffffff
#define HWIO_DTTS_CFG_HW_INFO_SHFT                                            0
#define HWIO_DTTS_CFG_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_DTTS_CFG_HW_INFO_ADDR(x), HWIO_DTTS_CFG_HW_INFO_RMSK)
#define HWIO_DTTS_CFG_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_DTTS_CFG_HW_INFO_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_DTTS_CFG_HW_INFO_ADDR(x), val)
#define HWIO_DTTS_CFG_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HW_INFO_ADDR(x), mask, val, HWIO_DTTS_CFG_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HW_INFO_MAJOR_BMSK                             0xff000000
#define HWIO_DTTS_CFG_HW_INFO_MAJOR_SHFT                                   0x18

#define HWIO_DTTS_CFG_HW_INFO_BRANCH_BMSK                            0x00ff0000
#define HWIO_DTTS_CFG_HW_INFO_BRANCH_SHFT                                  0x10

#define HWIO_DTTS_CFG_HW_INFO_MINOR_BMSK                             0x0000ff00
#define HWIO_DTTS_CFG_HW_INFO_MINOR_SHFT                                    0x8

#define HWIO_DTTS_CFG_HW_INFO_ECO_BMSK                               0x000000ff
#define HWIO_DTTS_CFG_HW_INFO_ECO_SHFT                                      0x0

//// Register LOCK_DMEM ////

#define HWIO_DTTS_CFG_LOCK_DMEM_ADDR(x)                              (x+0x00000010)
#define HWIO_DTTS_CFG_LOCK_DMEM_PHYS(x)                              (x+0x00000010)
#define HWIO_DTTS_CFG_LOCK_DMEM_RMSK                                 0x000000ff
#define HWIO_DTTS_CFG_LOCK_DMEM_SHFT                                          0
#define HWIO_DTTS_CFG_LOCK_DMEM_IN(x)                                \
	in_dword_masked ( HWIO_DTTS_CFG_LOCK_DMEM_ADDR(x), HWIO_DTTS_CFG_LOCK_DMEM_RMSK)
#define HWIO_DTTS_CFG_LOCK_DMEM_INM(x, mask)                         \
	in_dword_masked ( HWIO_DTTS_CFG_LOCK_DMEM_ADDR(x), mask) 
#define HWIO_DTTS_CFG_LOCK_DMEM_OUT(x, val)                          \
	out_dword( HWIO_DTTS_CFG_LOCK_DMEM_ADDR(x), val)
#define HWIO_DTTS_CFG_LOCK_DMEM_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_LOCK_DMEM_ADDR(x), mask, val, HWIO_DTTS_CFG_LOCK_DMEM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_LOCK_DMEM_MASK_BMSK                            0x000000ff
#define HWIO_DTTS_CFG_LOCK_DMEM_MASK_SHFT                                   0x0

//// Register LOCK_IMEM ////

#define HWIO_DTTS_CFG_LOCK_IMEM_ADDR(x)                              (x+0x00000014)
#define HWIO_DTTS_CFG_LOCK_IMEM_PHYS(x)                              (x+0x00000014)
#define HWIO_DTTS_CFG_LOCK_IMEM_RMSK                                 0x000000ff
#define HWIO_DTTS_CFG_LOCK_IMEM_SHFT                                          0
#define HWIO_DTTS_CFG_LOCK_IMEM_IN(x)                                \
	in_dword_masked ( HWIO_DTTS_CFG_LOCK_IMEM_ADDR(x), HWIO_DTTS_CFG_LOCK_IMEM_RMSK)
#define HWIO_DTTS_CFG_LOCK_IMEM_INM(x, mask)                         \
	in_dword_masked ( HWIO_DTTS_CFG_LOCK_IMEM_ADDR(x), mask) 
#define HWIO_DTTS_CFG_LOCK_IMEM_OUT(x, val)                          \
	out_dword( HWIO_DTTS_CFG_LOCK_IMEM_ADDR(x), val)
#define HWIO_DTTS_CFG_LOCK_IMEM_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_LOCK_IMEM_ADDR(x), mask, val, HWIO_DTTS_CFG_LOCK_IMEM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_LOCK_IMEM_MASK_BMSK                            0x000000ff
#define HWIO_DTTS_CFG_LOCK_IMEM_MASK_SHFT                                   0x0

//// Register LOCK_CFG ////

#define HWIO_DTTS_CFG_LOCK_CFG_ADDR(x)                               (x+0x00000018)
#define HWIO_DTTS_CFG_LOCK_CFG_PHYS(x)                               (x+0x00000018)
#define HWIO_DTTS_CFG_LOCK_CFG_RMSK                                  0x0000003f
#define HWIO_DTTS_CFG_LOCK_CFG_SHFT                                           0
#define HWIO_DTTS_CFG_LOCK_CFG_IN(x)                                 \
	in_dword_masked ( HWIO_DTTS_CFG_LOCK_CFG_ADDR(x), HWIO_DTTS_CFG_LOCK_CFG_RMSK)
#define HWIO_DTTS_CFG_LOCK_CFG_INM(x, mask)                          \
	in_dword_masked ( HWIO_DTTS_CFG_LOCK_CFG_ADDR(x), mask) 
#define HWIO_DTTS_CFG_LOCK_CFG_OUT(x, val)                           \
	out_dword( HWIO_DTTS_CFG_LOCK_CFG_ADDR(x), val)
#define HWIO_DTTS_CFG_LOCK_CFG_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_LOCK_CFG_ADDR(x), mask, val, HWIO_DTTS_CFG_LOCK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_LOCK_CFG_SEQ_START_PC_BMSK                     0x00000020
#define HWIO_DTTS_CFG_LOCK_CFG_SEQ_START_PC_SHFT                            0x5

#define HWIO_DTTS_CFG_LOCK_CFG_FW_RELEASE_BMSK                       0x00000010
#define HWIO_DTTS_CFG_LOCK_CFG_FW_RELEASE_SHFT                              0x4

#define HWIO_DTTS_CFG_LOCK_CFG_DBG_RELEASE_BMSK                      0x00000008
#define HWIO_DTTS_CFG_LOCK_CFG_DBG_RELEASE_SHFT                             0x3

#define HWIO_DTTS_CFG_LOCK_CFG_PXI_CTL_BMSK                          0x00000004
#define HWIO_DTTS_CFG_LOCK_CFG_PXI_CTL_SHFT                                 0x2

#define HWIO_DTTS_CFG_LOCK_CFG_SEQ_GPR_BMSK                          0x00000002
#define HWIO_DTTS_CFG_LOCK_CFG_SEQ_GPR_SHFT                                 0x1

#define HWIO_DTTS_CFG_LOCK_CFG_PXI_BMSK                              0x00000001
#define HWIO_DTTS_CFG_LOCK_CFG_PXI_SHFT                                     0x0

//// Register FW_SEQn_START_PC ////

#define HWIO_DTTS_CFG_FW_SEQn_START_PC_ADDR(base, n)                 (base+0x20+0x4*n)
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_PHYS(base, n)                 (base+0x20+0x4*n)
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_RMSK                          0x000007ff
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_SHFT                                   0
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_MAXn                                   7
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_INI(base, n)                  \
	in_dword_masked ( HWIO_DTTS_CFG_FW_SEQn_START_PC_ADDR(base, n), HWIO_DTTS_CFG_FW_SEQn_START_PC_RMSK)
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_DTTS_CFG_FW_SEQn_START_PC_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_OUTI(base, n, val)            \
	out_dword( HWIO_DTTS_CFG_FW_SEQn_START_PC_ADDR(base, n), val)
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_SEQn_START_PC_ADDR(base, n), mask, val, HWIO_DTTS_CFG_FW_SEQn_START_PC_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_SEQn_START_PC_PC_START_BMSK                 0x000007ff
#define HWIO_DTTS_CFG_FW_SEQn_START_PC_PC_START_SHFT                        0x0

//// Register FW_RELEASE_CFG ////

#define HWIO_DTTS_CFG_FW_RELEASE_CFG_ADDR(x)                         (x+0x00000040)
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_PHYS(x)                         (x+0x00000040)
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_RMSK                            0x00000077
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_SHFT                                     0
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_IN(x)                           \
	in_dword_masked ( HWIO_DTTS_CFG_FW_RELEASE_CFG_ADDR(x), HWIO_DTTS_CFG_FW_RELEASE_CFG_RMSK)
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTTS_CFG_FW_RELEASE_CFG_ADDR(x), mask) 
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_OUT(x, val)                     \
	out_dword( HWIO_DTTS_CFG_FW_RELEASE_CFG_ADDR(x), val)
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_RELEASE_CFG_ADDR(x), mask, val, HWIO_DTTS_CFG_FW_RELEASE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_RELEASE_CFG_HW_PC_START_SEL_BMSK            0x00000070
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_HW_PC_START_SEL_SHFT                   0x4

#define HWIO_DTTS_CFG_FW_RELEASE_CFG_SW_PC_START_SEL_BMSK            0x00000007
#define HWIO_DTTS_CFG_FW_RELEASE_CFG_SW_PC_START_SEL_SHFT                   0x0

//// Register FW_RELEASE_CTL ////

#define HWIO_DTTS_CFG_FW_RELEASE_CTL_ADDR(x)                         (x+0x00000044)
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_PHYS(x)                         (x+0x00000044)
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_RMSK                            0x00000001
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_SHFT                                     0
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_IN(x)                           \
	in_dword_masked ( HWIO_DTTS_CFG_FW_RELEASE_CTL_ADDR(x), HWIO_DTTS_CFG_FW_RELEASE_CTL_RMSK)
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTTS_CFG_FW_RELEASE_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_OUT(x, val)                     \
	out_dword( HWIO_DTTS_CFG_FW_RELEASE_CTL_ADDR(x), val)
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_RELEASE_CTL_ADDR(x), mask, val, HWIO_DTTS_CFG_FW_RELEASE_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_RELEASE_CTL_SW_RELEASE_FW_BMSK              0x00000001
#define HWIO_DTTS_CFG_FW_RELEASE_CTL_SW_RELEASE_FW_SHFT                     0x0

//// Register FW_STATUS_0 ////

#define HWIO_DTTS_CFG_FW_STATUS_0_ADDR(x)                            (x+0x00000048)
#define HWIO_DTTS_CFG_FW_STATUS_0_PHYS(x)                            (x+0x00000048)
#define HWIO_DTTS_CFG_FW_STATUS_0_RMSK                               0x11017fff
#define HWIO_DTTS_CFG_FW_STATUS_0_SHFT                                        0
#define HWIO_DTTS_CFG_FW_STATUS_0_IN(x)                              \
	in_dword_masked ( HWIO_DTTS_CFG_FW_STATUS_0_ADDR(x), HWIO_DTTS_CFG_FW_STATUS_0_RMSK)
#define HWIO_DTTS_CFG_FW_STATUS_0_INM(x, mask)                       \
	in_dword_masked ( HWIO_DTTS_CFG_FW_STATUS_0_ADDR(x), mask) 
#define HWIO_DTTS_CFG_FW_STATUS_0_OUT(x, val)                        \
	out_dword( HWIO_DTTS_CFG_FW_STATUS_0_ADDR(x), val)
#define HWIO_DTTS_CFG_FW_STATUS_0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_STATUS_0_ADDR(x), mask, val, HWIO_DTTS_CFG_FW_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_STATUS_0_SW_RELEASE_DROPPED_BMSK            0x10000000
#define HWIO_DTTS_CFG_FW_STATUS_0_SW_RELEASE_DROPPED_SHFT                  0x1c

#define HWIO_DTTS_CFG_FW_STATUS_0_HW_RELEASE_DROPPED_BMSK            0x01000000
#define HWIO_DTTS_CFG_FW_STATUS_0_HW_RELEASE_DROPPED_SHFT                  0x18

#define HWIO_DTTS_CFG_FW_STATUS_0_FW_ACTIVE_BMSK                     0x00010000
#define HWIO_DTTS_CFG_FW_STATUS_0_FW_ACTIVE_SHFT                           0x10

#define HWIO_DTTS_CFG_FW_STATUS_0_FW_START_ADDR_BMSK                 0x00007ff0
#define HWIO_DTTS_CFG_FW_STATUS_0_FW_START_ADDR_SHFT                        0x4

#define HWIO_DTTS_CFG_FW_STATUS_0_FW_START_REASON_BMSK               0x0000000f
#define HWIO_DTTS_CFG_FW_STATUS_0_FW_START_REASON_SHFT                      0x0

//// Register FW_STATUS_1 ////

#define HWIO_DTTS_CFG_FW_STATUS_1_ADDR(x)                            (x+0x0000004c)
#define HWIO_DTTS_CFG_FW_STATUS_1_PHYS(x)                            (x+0x0000004c)
#define HWIO_DTTS_CFG_FW_STATUS_1_RMSK                               0x00017fff
#define HWIO_DTTS_CFG_FW_STATUS_1_SHFT                                        0
#define HWIO_DTTS_CFG_FW_STATUS_1_IN(x)                              \
	in_dword_masked ( HWIO_DTTS_CFG_FW_STATUS_1_ADDR(x), HWIO_DTTS_CFG_FW_STATUS_1_RMSK)
#define HWIO_DTTS_CFG_FW_STATUS_1_INM(x, mask)                       \
	in_dword_masked ( HWIO_DTTS_CFG_FW_STATUS_1_ADDR(x), mask) 
#define HWIO_DTTS_CFG_FW_STATUS_1_OUT(x, val)                        \
	out_dword( HWIO_DTTS_CFG_FW_STATUS_1_ADDR(x), val)
#define HWIO_DTTS_CFG_FW_STATUS_1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_STATUS_1_ADDR(x), mask, val, HWIO_DTTS_CFG_FW_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_STATUS_1_FW_ACTIVE_BMSK                     0x00010000
#define HWIO_DTTS_CFG_FW_STATUS_1_FW_ACTIVE_SHFT                           0x10

#define HWIO_DTTS_CFG_FW_STATUS_1_FW_CURRENT_ADDR_BMSK               0x00007ff0
#define HWIO_DTTS_CFG_FW_STATUS_1_FW_CURRENT_ADDR_SHFT                      0x4

#define HWIO_DTTS_CFG_FW_STATUS_1_FW_END_REASON_BMSK                 0x0000000f
#define HWIO_DTTS_CFG_FW_STATUS_1_FW_END_REASON_SHFT                        0x0

//// Register FW_DBG_CTL ////

#define HWIO_DTTS_CFG_FW_DBG_CTL_ADDR(x)                             (x+0x00000060)
#define HWIO_DTTS_CFG_FW_DBG_CTL_PHYS(x)                             (x+0x00000060)
#define HWIO_DTTS_CFG_FW_DBG_CTL_RMSK                                0x001717ff
#define HWIO_DTTS_CFG_FW_DBG_CTL_SHFT                                         0
#define HWIO_DTTS_CFG_FW_DBG_CTL_IN(x)                               \
	in_dword_masked ( HWIO_DTTS_CFG_FW_DBG_CTL_ADDR(x), HWIO_DTTS_CFG_FW_DBG_CTL_RMSK)
#define HWIO_DTTS_CFG_FW_DBG_CTL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTTS_CFG_FW_DBG_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_FW_DBG_CTL_OUT(x, val)                         \
	out_dword( HWIO_DTTS_CFG_FW_DBG_CTL_ADDR(x), val)
#define HWIO_DTTS_CFG_FW_DBG_CTL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_DBG_CTL_ADDR(x), mask, val, HWIO_DTTS_CFG_FW_DBG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_DBG_CTL_HW_RELEASE_PRIORITY_BMSK            0x00100000
#define HWIO_DTTS_CFG_FW_DBG_CTL_HW_RELEASE_PRIORITY_SHFT                  0x14

#define HWIO_DTTS_CFG_FW_DBG_CTL_FREQ_SWITCH_STAGE2_REQ_DIS_BMSK     0x00040000
#define HWIO_DTTS_CFG_FW_DBG_CTL_FREQ_SWITCH_STAGE2_REQ_DIS_SHFT           0x12

#define HWIO_DTTS_CFG_FW_DBG_CTL_FREQ_SWITCH_STAGE1_REQ_DIS_BMSK     0x00020000
#define HWIO_DTTS_CFG_FW_DBG_CTL_FREQ_SWITCH_STAGE1_REQ_DIS_SHFT           0x11

#define HWIO_DTTS_CFG_FW_DBG_CTL_HW_RELEASE_DISABLE_BMSK             0x00010000
#define HWIO_DTTS_CFG_FW_DBG_CTL_HW_RELEASE_DISABLE_SHFT                   0x10

#define HWIO_DTTS_CFG_FW_DBG_CTL_BREAK_POINT_EN_BMSK                 0x00001000
#define HWIO_DTTS_CFG_FW_DBG_CTL_BREAK_POINT_EN_SHFT                        0xc

#define HWIO_DTTS_CFG_FW_DBG_CTL_BREAK_POINT_ADDR_BMSK               0x000007ff
#define HWIO_DTTS_CFG_FW_DBG_CTL_BREAK_POINT_ADDR_SHFT                      0x0

//// Register FW_DBG_RELEASE_CTL ////

#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_ADDR(x)                     (x+0x00000064)
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_PHYS(x)                     (x+0x00000064)
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_RMSK                        0x10100011
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_SHFT                                 0
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_IN(x)                       \
	in_dword_masked ( HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_ADDR(x), HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_RMSK)
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_INM(x, mask)                \
	in_dword_masked ( HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_OUT(x, val)                 \
	out_dword( HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_ADDR(x), val)
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_ADDR(x), mask, val, HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_CLR_FW_STATUS_BMSK      0x10000000
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_CLR_FW_STATUS_SHFT            0x1c

#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_SINGLE_STEP_BMSK        0x00100000
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_SINGLE_STEP_SHFT              0x14

#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_CONTINUE_BMSK           0x00000010
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_CONTINUE_SHFT                  0x4

#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_ABORT_BMSK              0x00000001
#define HWIO_DTTS_CFG_FW_DBG_RELEASE_CTL_DBG_ABORT_SHFT                     0x0

//// Register SW_PAYLOAD_START_ADDR ////

#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_ADDR(x)                  (x+0x00000070)
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_PHYS(x)                  (x+0x00000070)
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_RMSK                     0xffffffff
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SHFT                              0
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_IN(x)                    \
	in_dword_masked ( HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_ADDR(x), HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_RMSK)
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_INM(x, mask)             \
	in_dword_masked ( HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_OUT(x, val)              \
	out_dword( HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_CTRL_PXI_PL_START_ADDR_BMSK 0xff000000
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_CTRL_PXI_PL_START_ADDR_SHFT       0x18

#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_RD_PXI_PL_START_ADDR_BMSK 0x00ff0000
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_RD_PXI_PL_START_ADDR_SHFT       0x10

#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_WR_PXI_PL_START_ADDR_BMSK 0x0000ff00
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_WR_PXI_PL_START_ADDR_SHFT        0x8

#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_CA_PXI_PL_START_ADDR_BMSK 0x000000ff
#define HWIO_DTTS_CFG_SW_PAYLOAD_START_ADDR_SW_CA_PXI_PL_START_ADDR_SHFT        0x0

//// Register SHKE_INTERVAL_TIMER_0 ////

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_ADDR(x)                  (x+0x00000080)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_PHYS(x)                  (x+0x00000080)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_RMSK                     0x00000001
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_SHFT                              0
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_IN(x)                    \
	in_dword_masked ( HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_ADDR(x), HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_RMSK)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_INM(x, mask)             \
	in_dword_masked ( HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_ADDR(x), mask) 
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_OUT(x, val)              \
	out_dword( HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_ADDR(x), val)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_ADDR(x), mask, val, HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_RANK_ID_BMSK             0x00000001
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_0_RANK_ID_SHFT                    0x0

//// Register SHKE_INTERVAL_TIMER_1 ////

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_ADDR(x)                  (x+0x00000084)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_PHYS(x)                  (x+0x00000084)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_RMSK                     0xffffffff
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_SHFT                              0
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_IN(x)                    \
	in_dword_masked ( HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_ADDR(x), HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_RMSK)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INM(x, mask)             \
	in_dword_masked ( HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_ADDR(x), mask) 
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_OUT(x, val)              \
	out_dword( HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_ADDR(x), val)
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_ADDR(x), mask, val, HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE3_BMSK 0xff000000
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE3_SHFT       0x18

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE2_BMSK 0x00ff0000
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE2_SHFT       0x10

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE1_BMSK 0x0000ff00
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE1_SHFT        0x8

#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE0_BMSK 0x000000ff
#define HWIO_DTTS_CFG_SHKE_INTERVAL_TIMER_1_INTERVAL_TIMER_BYTE0_SHFT        0x0

//// Register DDR_BUS_STATUS ////

#define HWIO_DTTS_CFG_DDR_BUS_STATUS_ADDR(x)                         (x+0x00000094)
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_PHYS(x)                         (x+0x00000094)
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_RMSK                            0x0000111f
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_SHFT                                     0
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DTTS_CFG_DDR_BUS_STATUS_ADDR(x), HWIO_DTTS_CFG_DDR_BUS_STATUS_RMSK)
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTTS_CFG_DDR_BUS_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DTTS_CFG_DDR_BUS_STATUS_ADDR(x), val)
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_DDR_BUS_STATUS_ADDR(x), mask, val, HWIO_DTTS_CFG_DDR_BUS_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_DDR_BUS_STATUS_PHY_ACK_BMSK                    0x00001000
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_PHY_ACK_SHFT                           0xc

#define HWIO_DTTS_CFG_DDR_BUS_STATUS_DDR_BUS_ACK_BMSK                0x00000100
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_DDR_BUS_ACK_SHFT                       0x8

#define HWIO_DTTS_CFG_DDR_BUS_STATUS_DDR_BUS_REQ_BMSK                0x00000010
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_DDR_BUS_REQ_SHFT                       0x4

#define HWIO_DTTS_CFG_DDR_BUS_STATUS_DDR_BUS_REQ_MODE_BMSK           0x0000000f
#define HWIO_DTTS_CFG_DDR_BUS_STATUS_DDR_BUS_REQ_MODE_SHFT                  0x0

//// Register PXI_CTL ////

#define HWIO_DTTS_CFG_PXI_CTL_ADDR(x)                                (x+0x000000a0)
#define HWIO_DTTS_CFG_PXI_CTL_PHYS(x)                                (x+0x000000a0)
#define HWIO_DTTS_CFG_PXI_CTL_RMSK                                   0x00000fff
#define HWIO_DTTS_CFG_PXI_CTL_SHFT                                            0
#define HWIO_DTTS_CFG_PXI_CTL_IN(x)                                  \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CTL_ADDR(x), HWIO_DTTS_CFG_PXI_CTL_RMSK)
#define HWIO_DTTS_CFG_PXI_CTL_INM(x, mask)                           \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_CTL_OUT(x, val)                            \
	out_dword( HWIO_DTTS_CFG_PXI_CTL_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_CTL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_CTL_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_CTL_PXI_CA_ABORT_BMSK                      0x00000800
#define HWIO_DTTS_CFG_PXI_CTL_PXI_CA_ABORT_SHFT                             0xb

#define HWIO_DTTS_CFG_PXI_CTL_PXI_WR_ABORT_BMSK                      0x00000400
#define HWIO_DTTS_CFG_PXI_CTL_PXI_WR_ABORT_SHFT                             0xa

#define HWIO_DTTS_CFG_PXI_CTL_PXI_RD_ABORT_BMSK                      0x00000200
#define HWIO_DTTS_CFG_PXI_CTL_PXI_RD_ABORT_SHFT                             0x9

#define HWIO_DTTS_CFG_PXI_CTL_PXI_PHY_CTRL_ABORT_BMSK                0x00000100
#define HWIO_DTTS_CFG_PXI_CTL_PXI_PHY_CTRL_ABORT_SHFT                       0x8

#define HWIO_DTTS_CFG_PXI_CTL_PXI_CA_STEP_BMSK                       0x00000080
#define HWIO_DTTS_CFG_PXI_CTL_PXI_CA_STEP_SHFT                              0x7

#define HWIO_DTTS_CFG_PXI_CTL_PXI_WR_STEP_BMSK                       0x00000040
#define HWIO_DTTS_CFG_PXI_CTL_PXI_WR_STEP_SHFT                              0x6

#define HWIO_DTTS_CFG_PXI_CTL_PXI_RD_STEP_BMSK                       0x00000020
#define HWIO_DTTS_CFG_PXI_CTL_PXI_RD_STEP_SHFT                              0x5

#define HWIO_DTTS_CFG_PXI_CTL_PXI_PHY_CTRL_STEP_BMSK                 0x00000010
#define HWIO_DTTS_CFG_PXI_CTL_PXI_PHY_CTRL_STEP_SHFT                        0x4

#define HWIO_DTTS_CFG_PXI_CTL_PXI_CA_GO_BMSK                         0x00000008
#define HWIO_DTTS_CFG_PXI_CTL_PXI_CA_GO_SHFT                                0x3

#define HWIO_DTTS_CFG_PXI_CTL_PXI_WR_GO_BMSK                         0x00000004
#define HWIO_DTTS_CFG_PXI_CTL_PXI_WR_GO_SHFT                                0x2

#define HWIO_DTTS_CFG_PXI_CTL_PXI_RD_GO_BMSK                         0x00000002
#define HWIO_DTTS_CFG_PXI_CTL_PXI_RD_GO_SHFT                                0x1

#define HWIO_DTTS_CFG_PXI_CTL_PXI_PHY_CTRL_GO_BMSK                   0x00000001
#define HWIO_DTTS_CFG_PXI_CTL_PXI_PHY_CTRL_GO_SHFT                          0x0

//// Register PXI_STATUS ////

#define HWIO_DTTS_CFG_PXI_STATUS_ADDR(x)                             (x+0x000000a4)
#define HWIO_DTTS_CFG_PXI_STATUS_PHYS(x)                             (x+0x000000a4)
#define HWIO_DTTS_CFG_PXI_STATUS_RMSK                                0x0000000f
#define HWIO_DTTS_CFG_PXI_STATUS_SHFT                                         0
#define HWIO_DTTS_CFG_PXI_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_STATUS_ADDR(x), HWIO_DTTS_CFG_PXI_STATUS_RMSK)
#define HWIO_DTTS_CFG_PXI_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_STATUS_OUT(x, val)                         \
	out_dword( HWIO_DTTS_CFG_PXI_STATUS_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_STATUS_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_STATUS_PXI_CA_IDLE_BMSK                    0x00000008
#define HWIO_DTTS_CFG_PXI_STATUS_PXI_CA_IDLE_SHFT                           0x3

#define HWIO_DTTS_CFG_PXI_STATUS_PXI_WR_IDLE_BMSK                    0x00000004
#define HWIO_DTTS_CFG_PXI_STATUS_PXI_WR_IDLE_SHFT                           0x2

#define HWIO_DTTS_CFG_PXI_STATUS_PXI_RD_IDLE_BMSK                    0x00000002
#define HWIO_DTTS_CFG_PXI_STATUS_PXI_RD_IDLE_SHFT                           0x1

#define HWIO_DTTS_CFG_PXI_STATUS_PXI_PHY_CTRL_IDLE_BMSK              0x00000001
#define HWIO_DTTS_CFG_PXI_STATUS_PXI_PHY_CTRL_IDLE_SHFT                     0x0

//// Register PXI_DDR_CNTRL ////

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_ADDR(x)                          (x+0x000000a8)
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_PHYS(x)                          (x+0x000000a8)
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_RMSK                             0x51110113
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_SHFT                                      0
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_DDR_CNTRL_ADDR(x), HWIO_DTTS_CFG_PXI_DDR_CNTRL_RMSK)
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_DDR_CNTRL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CFG_PXI_DDR_CNTRL_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_DDR_CNTRL_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_DDR_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DTTS_MODE_DRIVE_DDR_BMSK         0x40000000
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DTTS_MODE_DRIVE_DDR_SHFT               0x1e

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DTTS_MODE_BMSK                   0x10000000
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DTTS_MODE_SHFT                         0x1c

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DPE_ADDR_MODE_BMSK               0x01000000
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DPE_ADDR_MODE_SHFT                     0x18

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DPE_RDATA_EN_BMSK                0x00100000
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DPE_RDATA_EN_SHFT                      0x14

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_FORCE_INT_RCW_ON_BMSK            0x00010000
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_FORCE_INT_RCW_ON_SHFT                  0x10

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_CNTRL_READ_FIFO_BMSK             0x00000100
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_CNTRL_READ_FIFO_SHFT                    0x8

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_PHY_CTRL_PXI_DRIVE_IDLE_BMSK     0x00000010
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_PHY_CTRL_PXI_DRIVE_IDLE_SHFT            0x4

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DPE_RDATA_VALID_DISABLE_BMSK     0x00000002
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_DPE_RDATA_VALID_DISABLE_SHFT            0x1

#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_RD_PXI_TEST_DATA_ENABLE_BMSK     0x00000001
#define HWIO_DTTS_CFG_PXI_DDR_CNTRL_RD_PXI_TEST_DATA_ENABLE_SHFT            0x0

//// Register PXI_CA_STATUS ////

#define HWIO_DTTS_CFG_PXI_CA_STATUS_ADDR(x)                          (x+0x000000ac)
#define HWIO_DTTS_CFG_PXI_CA_STATUS_PHYS(x)                          (x+0x000000ac)
#define HWIO_DTTS_CFG_PXI_CA_STATUS_RMSK                             0x000007ff
#define HWIO_DTTS_CFG_PXI_CA_STATUS_SHFT                                      0
#define HWIO_DTTS_CFG_PXI_CA_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_STATUS_ADDR(x), HWIO_DTTS_CFG_PXI_CA_STATUS_RMSK)
#define HWIO_DTTS_CFG_PXI_CA_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_CA_STATUS_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CFG_PXI_CA_STATUS_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_CA_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_CA_STATUS_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_CA_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_CA_STATUS_PAYLOAD_STATE_BMSK               0x00000700
#define HWIO_DTTS_CFG_PXI_CA_STATUS_PAYLOAD_STATE_SHFT                      0x8

#define HWIO_DTTS_CFG_PXI_CA_STATUS_PAYLOAD_ADDR_BMSK                0x000000ff
#define HWIO_DTTS_CFG_PXI_CA_STATUS_PAYLOAD_ADDR_SHFT                       0x0

//// Register PXI_PHY_CTRL_STATUS ////

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_ADDR(x)                    (x+0x000000b0)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_PHYS(x)                    (x+0x000000b0)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_RMSK                       0x000007ff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_SHFT                                0
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_ADDR(x), HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_RMSK)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_OUT(x, val)                \
	out_dword( HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_PAYLOAD_STATE_BMSK         0x00000700
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_PAYLOAD_STATE_SHFT                0x8

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_PAYLOAD_ADDR_BMSK          0x000000ff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_STATUS_PAYLOAD_ADDR_SHFT                 0x0

//// Register PXI_WR_STATUS ////

#define HWIO_DTTS_CFG_PXI_WR_STATUS_ADDR(x)                          (x+0x000000b4)
#define HWIO_DTTS_CFG_PXI_WR_STATUS_PHYS(x)                          (x+0x000000b4)
#define HWIO_DTTS_CFG_PXI_WR_STATUS_RMSK                             0x000007ff
#define HWIO_DTTS_CFG_PXI_WR_STATUS_SHFT                                      0
#define HWIO_DTTS_CFG_PXI_WR_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_STATUS_ADDR(x), HWIO_DTTS_CFG_PXI_WR_STATUS_RMSK)
#define HWIO_DTTS_CFG_PXI_WR_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_WR_STATUS_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CFG_PXI_WR_STATUS_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_WR_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_WR_STATUS_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_WR_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_WR_STATUS_PAYLOAD_STATE_BMSK               0x00000700
#define HWIO_DTTS_CFG_PXI_WR_STATUS_PAYLOAD_STATE_SHFT                      0x8

#define HWIO_DTTS_CFG_PXI_WR_STATUS_PAYLOAD_ADDR_BMSK                0x000000ff
#define HWIO_DTTS_CFG_PXI_WR_STATUS_PAYLOAD_ADDR_SHFT                       0x0

//// Register PXI_RD_STATUS ////

#define HWIO_DTTS_CFG_PXI_RD_STATUS_ADDR(x)                          (x+0x000000bc)
#define HWIO_DTTS_CFG_PXI_RD_STATUS_PHYS(x)                          (x+0x000000bc)
#define HWIO_DTTS_CFG_PXI_RD_STATUS_RMSK                             0x000007ff
#define HWIO_DTTS_CFG_PXI_RD_STATUS_SHFT                                      0
#define HWIO_DTTS_CFG_PXI_RD_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_STATUS_ADDR(x), HWIO_DTTS_CFG_PXI_RD_STATUS_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CFG_PXI_RD_STATUS_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CFG_PXI_RD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CFG_PXI_RD_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CFG_PXI_RD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_STATUS_PAYLOAD_STATE_BMSK               0x00000700
#define HWIO_DTTS_CFG_PXI_RD_STATUS_PAYLOAD_STATE_SHFT                      0x8

#define HWIO_DTTS_CFG_PXI_RD_STATUS_PAYLOAD_ADDR_BMSK                0x000000ff
#define HWIO_DTTS_CFG_PXI_RD_STATUS_PAYLOAD_ADDR_SHFT                       0x0

//// Register DTTS_DDR_BUS_REQ_CTL ////

#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_ADDR(x)                   (x+0x000000c0)
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_PHYS(x)                   (x+0x000000c0)
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_RMSK                      0x000000f7
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SHFT                               0
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_IN(x)                     \
	in_dword_masked ( HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_ADDR(x), HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_RMSK)
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_INM(x, mask)              \
	in_dword_masked ( HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_OUT(x, val)               \
	out_dword( HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_ADDR(x), val)
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_ADDR(x), mask, val, HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SW_DDR_BUS_REQ_MODE_BMSK  0x000000f0
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SW_DDR_BUS_REQ_MODE_SHFT         0x4

#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SW_DDR_BUS_REQ_PRTYLVL_BMSK 0x00000004
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SW_DDR_BUS_REQ_PRTYLVL_SHFT        0x2

#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SW_DDR_BUS_REQ_ASSERT_BMSK 0x00000002
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_SW_DDR_BUS_REQ_ASSERT_SHFT        0x1

#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_FW_DDR_BUS_REQ_DISABLE_BMSK 0x00000001
#define HWIO_DTTS_CFG_DTTS_DDR_BUS_REQ_CTL_FW_DDR_BUS_REQ_DISABLE_SHFT        0x0

//// Register DTTS_PHY_UPDATE_REQ_CTL ////

#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_ADDR(x)                (x+0x000000c4)
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_PHYS(x)                (x+0x000000c4)
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_RMSK                   0x000000f3
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_SHFT                            0
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_IN(x)                  \
	in_dword_masked ( HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_ADDR(x), HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_RMSK)
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_INM(x, mask)           \
	in_dword_masked ( HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_OUT(x, val)            \
	out_dword( HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_ADDR(x), val)
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_ADDR(x), mask, val, HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_SW_PHY_UPDATE_REQ_TYPE_BMSK 0x000000f0
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_SW_PHY_UPDATE_REQ_TYPE_SHFT        0x4

#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_SW_PHY_UPDATE_REQ_ASSERT_BMSK 0x00000002
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_SW_PHY_UPDATE_REQ_ASSERT_SHFT        0x1

#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_FW_PHY_UPDATE_REQ_DISABLE_BMSK 0x00000001
#define HWIO_DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL_FW_PHY_UPDATE_REQ_DISABLE_SHFT        0x0

//// Register DTTS_CGC_CFG ////

#define HWIO_DTTS_CFG_DTTS_CGC_CFG_ADDR(x)                           (x+0x000000c8)
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_PHYS(x)                           (x+0x000000c8)
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_RMSK                              0x30ffffff
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_SHFT                                       0
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_IN(x)                             \
	in_dword_masked ( HWIO_DTTS_CFG_DTTS_CGC_CFG_ADDR(x), HWIO_DTTS_CFG_DTTS_CGC_CFG_RMSK)
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_INM(x, mask)                      \
	in_dword_masked ( HWIO_DTTS_CFG_DTTS_CGC_CFG_ADDR(x), mask) 
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_OUT(x, val)                       \
	out_dword( HWIO_DTTS_CFG_DTTS_CGC_CFG_ADDR(x), val)
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_DTTS_CGC_CFG_ADDR(x), mask, val, HWIO_DTTS_CFG_DTTS_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_DTTS_CGC_CFG_CFG_CLK_GATE_DISABLE_BMSK         0x20000000
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_CFG_CLK_GATE_DISABLE_SHFT               0x1d

#define HWIO_DTTS_CFG_DTTS_CGC_CFG_CLK_GATE_DISABLE_BMSK             0x10000000
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_CLK_GATE_DISABLE_SHFT                   0x1c

#define HWIO_DTTS_CFG_DTTS_CGC_CFG_CFG_CLK_HOLD_DELAY_BMSK           0x00ff0000
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_CFG_CLK_HOLD_DELAY_SHFT                 0x10

#define HWIO_DTTS_CFG_DTTS_CGC_CFG_SEQ_CLK_HOLD_DELAY_BMSK           0x0000ff00
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_SEQ_CLK_HOLD_DELAY_SHFT                  0x8

#define HWIO_DTTS_CFG_DTTS_CGC_CFG_PXI_CLK_HOLD_DELAY_BMSK           0x000000ff
#define HWIO_DTTS_CFG_DTTS_CGC_CFG_PXI_CLK_HOLD_DELAY_SHFT                  0x0

//// Register SEQ_GP_REGn ////

#define HWIO_DTTS_CFG_SEQ_GP_REGn_ADDR(base, n)                      (base+0x700+0x4*n)
#define HWIO_DTTS_CFG_SEQ_GP_REGn_PHYS(base, n)                      (base+0x700+0x4*n)
#define HWIO_DTTS_CFG_SEQ_GP_REGn_RMSK                               0xffffffff
#define HWIO_DTTS_CFG_SEQ_GP_REGn_SHFT                                        0
#define HWIO_DTTS_CFG_SEQ_GP_REGn_MAXn                                       15
#define HWIO_DTTS_CFG_SEQ_GP_REGn_INI(base, n)                       \
	in_dword_masked ( HWIO_DTTS_CFG_SEQ_GP_REGn_ADDR(base, n), HWIO_DTTS_CFG_SEQ_GP_REGn_RMSK)
#define HWIO_DTTS_CFG_SEQ_GP_REGn_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_DTTS_CFG_SEQ_GP_REGn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_SEQ_GP_REGn_OUTI(base, n, val)                 \
	out_dword( HWIO_DTTS_CFG_SEQ_GP_REGn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_SEQ_GP_REGn_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_SEQ_GP_REGn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_SEQ_GP_REGn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_SEQ_GP_REGn_VAL_BMSK                           0xffffffff
#define HWIO_DTTS_CFG_SEQ_GP_REGn_VAL_SHFT                                  0x0

//// Register HWINTF_PTMODE_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_ADDR(x)                 (x+0x00000780)
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_PHYS(x)                 (x+0x00000780)
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_RMSK                    0x0000011f
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_SHFT                             0
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_IN(x)                   \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_INM(x, mask)            \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_OUT(x, val)             \
	out_dword( HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_DTTS_SHKE_PERIODIC_TRAIN_PRTYLVL_BMSK 0x00000100
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_DTTS_SHKE_PERIODIC_TRAIN_PRTYLVL_SHFT        0x8

#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_DTTS_SHKE_PERIODIC_TRAIN_REQ_BMSK 0x00000010
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_DTTS_SHKE_PERIODIC_TRAIN_REQ_SHFT        0x4

#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_DTTS_SHKE_PERIODIC_TRAIN_MODE_BMSK 0x0000000f
#define HWIO_DTTS_CFG_HWINTF_PTMODE_REG_ADDR_DTTS_SHKE_PERIODIC_TRAIN_MODE_SHFT        0x0

//// Register HWINTF_TIMER_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_ADDR(x)                  (x+0x00000784)
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_PHYS(x)                  (x+0x00000784)
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_RMSK                     0xffffffff
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_SHFT                              0
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_IN(x)                    \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_INM(x, mask)             \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_OUT(x, val)              \
	out_dword( HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_TIMER_DATA_BMSK          0xffffffff
#define HWIO_DTTS_CFG_HWINTF_TIMER_REG_ADDR_TIMER_DATA_SHFT                 0x0

//// Register HWINTF_RANKID_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_ADDR(x)                 (x+0x00000788)
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_PHYS(x)                 (x+0x00000788)
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_RMSK                    0x00000001
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_SHFT                             0
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_IN(x)                   \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_INM(x, mask)            \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_OUT(x, val)             \
	out_dword( HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_TIMER_RANKID_BMSK       0x00000001
#define HWIO_DTTS_CFG_HWINTF_RANKID_REG_ADDR_TIMER_RANKID_SHFT              0x0

//// Register HWINTF_FW_ACK_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_ADDR(x)                 (x+0x0000078c)
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_PHYS(x)                 (x+0x0000078c)
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_RMSK                    0x00000017
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_SHFT                             0
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_IN(x)                   \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_INM(x, mask)            \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_OUT(x, val)             \
	out_dword( HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_DTTS_STATE_LOST_ACK_BMSK 0x00000010
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_DTTS_STATE_LOST_ACK_SHFT        0x4

#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_FRQ2_ACK_BMSK 0x00000004
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_FRQ2_ACK_SHFT        0x2

#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_FRQ1_ACK_BMSK 0x00000002
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_FRQ1_ACK_SHFT        0x1

#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_SHKE_ACK_BMSK 0x00000001
#define HWIO_DTTS_CFG_HWINTF_FW_ACK_REG_ADDR_FW_ACK_REG_SHKE_ACK_SHFT        0x0

//// Register HWINTF_DDRBUS_ACK_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_ADDR(x)             (x+0x00000790)
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_PHYS(x)             (x+0x00000790)
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_RMSK                0x00000001
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_SHFT                         0
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_IN(x)               \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_INM(x, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_OUT(x, val)         \
	out_dword( HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_DDRBUS_ACK_STATUS_BMSK 0x00000001
#define HWIO_DTTS_CFG_HWINTF_DDRBUS_ACK_REG_ADDR_DDRBUS_ACK_STATUS_SHFT        0x0

//// Register HWINTF_PHYCTRLUPD_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_ADDR(x)             (x+0x00000794)
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_PHYS(x)             (x+0x00000794)
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_RMSK                0x0000001f
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_SHFT                         0
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_IN(x)               \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_INM(x, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_OUT(x, val)         \
	out_dword( HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_CTRLUPD_REQ_BMSK    0x00000010
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_CTRLUPD_REQ_SHFT           0x4

#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_CTRLUPD_TYPE_BMSK   0x0000000f
#define HWIO_DTTS_CFG_HWINTF_PHYCTRLUPD_REG_ADDR_CTRLUPD_TYPE_SHFT          0x0

//// Register HWINTF_PHYACK_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_ADDR(x)                 (x+0x00000798)
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_PHYS(x)                 (x+0x00000798)
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_RMSK                    0x00000001
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_SHFT                             0
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_IN(x)                   \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_INM(x, mask)            \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_OUT(x, val)             \
	out_dword( HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_PHY_ACK_BMSK            0x00000001
#define HWIO_DTTS_CFG_HWINTF_PHYACK_REG_ADDR_PHY_ACK_SHFT                   0x0

//// Register HWINTF_FW_PXI_GO_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_ADDR(x)              (x+0x0000079c)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_PHYS(x)              (x+0x0000079c)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_RMSK                 0x0000000f
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_SHFT                          0
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_IN(x)                \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_INM(x, mask)         \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_OUT(x, val)          \
	out_dword( HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_CA_PXI_GO_BMSK    0x00000008
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_CA_PXI_GO_SHFT           0x3

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_WR_PXI_GO_BMSK    0x00000004
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_WR_PXI_GO_SHFT           0x2

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_RD_PXI_GO_BMSK    0x00000002
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_RD_PXI_GO_SHFT           0x1

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_CRTL_PXI_GO_BMSK  0x00000001
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_GO_REG_ADDR_FW_CRTL_PXI_GO_SHFT         0x0

//// Register HWINTF_FW_PXI_PL_START_REG_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_ADDR(x)        (x+0x000007a0)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_PHYS(x)        (x+0x000007a0)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_RMSK           0xffffffff
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_SHFT                    0
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_IN(x)          \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_INM(x, mask)   \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_OUT(x, val)    \
	out_dword( HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_CA_PXI_START_ADDR_BMSK 0xff000000
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_CA_PXI_START_ADDR_SHFT       0x18

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_WR_PXI_START_ADDR_BMSK 0x00ff0000
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_WR_PXI_START_ADDR_SHFT       0x10

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_RD_PXI_START_ADDR_BMSK 0x0000ff00
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_RD_PXI_START_ADDR_SHFT        0x8

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_CTRL_PXI_START_ADDR_BMSK 0x000000ff
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_PL_START_REG_ADDR_FW_CTRL_PXI_START_ADDR_SHFT        0x0

//// Register HWINTF_DDR_CLK_INFO_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_ADDR(x)               (x+0x000007a4)
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_PHYS(x)               (x+0x000007a4)
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_RMSK                  0x0301ffff
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_SHFT                           0
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_IN(x)                 \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_INM(x, mask)          \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_OUT(x, val)           \
	out_dword( HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_MC_FREQ_RATIO_BMSK    0x03000000
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_MC_FREQ_RATIO_SHFT          0x18

#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_DDR_CLK_PERIOD_BMSK   0x0001ffff
#define HWIO_DTTS_CFG_HWINTF_DDR_CLK_INFO_ADDR_DDR_CLK_PERIOD_SHFT          0x0

//// Register HWINTF_REQ_ACK_INFO_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_ADDR(x)               (x+0x000007a8)
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_PHYS(x)               (x+0x000007a8)
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_RMSK                  0x00000137
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_SHFT                           0
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_IN(x)                 \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_INM(x, mask)          \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_OUT(x, val)           \
	out_dword( HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_DTTS_STATE_LOST_BMSK  0x00000100
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_DTTS_STATE_LOST_SHFT         0x8

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE2_ACK_BMSK 0x00000020
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE2_ACK_SHFT        0x5

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE1_ACK_BMSK 0x00000010
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE1_ACK_SHFT        0x4

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE2_REQ_BMSK 0x00000004
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE2_REQ_SHFT        0x2

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE1_REQ_BMSK 0x00000002
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_FREQ_SWITCH_STAGE1_REQ_SHFT        0x1

#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_SHKE_REQ_BMSK         0x00000001
#define HWIO_DTTS_CFG_HWINTF_REQ_ACK_INFO_ADDR_SHKE_REQ_SHFT                0x0

//// Register HWINTF_FW_PXI_CLK_EN_ADDR ////

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_ADDR(x)              (x+0x000007ac)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_PHYS(x)              (x+0x000007ac)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_RMSK                 0x00000001
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_SHFT                          0
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_IN(x)                \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_ADDR(x), HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_RMSK)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_INM(x, mask)         \
	in_dword_masked ( HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_OUT(x, val)          \
	out_dword( HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_ADDR(x), val)
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_ADDR(x), mask, val, HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_FW_PXI_CLK_EN_BMSK   0x00000001
#define HWIO_DTTS_CFG_HWINTF_FW_PXI_CLK_EN_ADDR_FW_PXI_CLK_EN_SHFT          0x0

//// Register PXI_CA_PAYLOAD_TABLEn ////

#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_ADDR(base, n)            (base+0x800+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_PHYS(base, n)            (base+0x800+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_RMSK                     0x1fffffff
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_SHFT                              0
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_MAXn                             15
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_INI(base, n)             \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_OUTI(base, n, val)       \
	out_dword( HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_VAL_BMSK                 0x1fffffff
#define HWIO_DTTS_CFG_PXI_CA_PAYLOAD_TABLEn_VAL_SHFT                        0x0

//// Register PXI_CA_TASK_TABLEn ////

#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_ADDR(base, n)               (base+0x880+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_PHYS(base, n)               (base+0x880+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_RMSK                        0xffffffff
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_SHFT                                 0
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_MAXn                                 7
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_INI(base, n)                \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_OUTI(base, n, val)          \
	out_dword( HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_VAL_BMSK                    0xffffffff
#define HWIO_DTTS_CFG_PXI_CA_TASK_TABLEn_VAL_SHFT                           0x0

//// Register PXI_CA_CMD_TABLEn ////

#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_ADDR(base, n)                (base+0x900+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_PHYS(base, n)                (base+0x900+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_RMSK                         0x0fffffff
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_SHFT                                  0
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_MAXn                                 19
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_VAL_BMSK                     0x0fffffff
#define HWIO_DTTS_CFG_PXI_CA_CMD_TABLEn_VAL_SHFT                            0x0

//// Register PXI_CA_ADDR_TABLEn ////

#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_ADDR(base, n)               (base+0x980+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_PHYS(base, n)               (base+0x980+0x4*n)
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_RMSK                        0xffffffff
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_SHFT                                 0
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_MAXn                                 7
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_INI(base, n)                \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_OUTI(base, n, val)          \
	out_dword( HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_VAL_BMSK                    0xffffffff
#define HWIO_DTTS_CFG_PXI_CA_ADDR_TABLEn_VAL_SHFT                           0x0

//// Register PXI_WR_PAYLOAD_TABLEn ////

#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_ADDR(base, n)            (base+0xA00+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_PHYS(base, n)            (base+0xA00+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_RMSK                     0x1fffffff
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_SHFT                              0
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_MAXn                             15
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_INI(base, n)             \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_OUTI(base, n, val)       \
	out_dword( HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_VAL_BMSK                 0x1fffffff
#define HWIO_DTTS_CFG_PXI_WR_PAYLOAD_TABLEn_VAL_SHFT                        0x0

//// Register PXI_WR_TASK_TABLEn ////

#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_ADDR(base, n)               (base+0xA80+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_PHYS(base, n)               (base+0xA80+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_RMSK                        0x0fffffff
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_SHFT                                 0
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_MAXn                                 7
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_INI(base, n)                \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_OUTI(base, n, val)          \
	out_dword( HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_VAL_BMSK                    0x0fffffff
#define HWIO_DTTS_CFG_PXI_WR_TASK_TABLEn_VAL_SHFT                           0x0

//// Register PXI_WR_WDATA_TABLEn ////

#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_ADDR(base, n)              (base+0xB00+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_PHYS(base, n)              (base+0xB00+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_RMSK                       0xffffffff
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_SHFT                                0
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_MAXn                                7
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_INI(base, n)               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_OUTI(base, n, val)         \
	out_dword( HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_VAL_BMSK                   0xffffffff
#define HWIO_DTTS_CFG_PXI_WR_WDATA_TABLEn_VAL_SHFT                          0x0

//// Register PXI_WR_DMDBI_TABLEn ////

#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_ADDR(base, n)              (base+0xB80+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_PHYS(base, n)              (base+0xB80+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_RMSK                       0x000000ff
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_SHFT                                0
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_MAXn                                3
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_INI(base, n)               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_OUTI(base, n, val)         \
	out_dword( HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_VAL_BMSK                   0x000000ff
#define HWIO_DTTS_CFG_PXI_WR_DMDBI_TABLEn_VAL_SHFT                          0x0

//// Register PXI_WR_GPREG_TABLEn ////

#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_ADDR(base, n)              (base+0xB90+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_PHYS(base, n)              (base+0xB90+0x4*n)
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_RMSK                       0xffffffff
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_SHFT                                0
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_MAXn                               11
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_INI(base, n)               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_OUTI(base, n, val)         \
	out_dword( HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_VAL_BMSK                   0xffffffff
#define HWIO_DTTS_CFG_PXI_WR_GPREG_TABLEn_VAL_SHFT                          0x0

//// Register PXI_RD_PAYLOAD_TABLEn ////

#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_ADDR(base, n)            (base+0xC00+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_PHYS(base, n)            (base+0xC00+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_RMSK                     0x1fffffff
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_SHFT                              0
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_MAXn                             15
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_INI(base, n)             \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_OUTI(base, n, val)       \
	out_dword( HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_VAL_BMSK                 0x1fffffff
#define HWIO_DTTS_CFG_PXI_RD_PAYLOAD_TABLEn_VAL_SHFT                        0x0

//// Register PXI_RD_TASK_TABLEn ////

#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_ADDR(base, n)               (base+0xC80+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_PHYS(base, n)               (base+0xC80+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_RMSK                        0x0fffffff
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_SHFT                                 0
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_MAXn                                 7
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_INI(base, n)                \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_OUTI(base, n, val)          \
	out_dword( HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_VAL_BMSK                    0x0fffffff
#define HWIO_DTTS_CFG_PXI_RD_TASK_TABLEn_VAL_SHFT                           0x0

//// Register PXI_RD_RDATA_TABLEn ////

#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_ADDR(base, n)              (base+0xD00+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_PHYS(base, n)              (base+0xD00+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_RMSK                       0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_SHFT                                0
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_MAXn                                7
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_INI(base, n)               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_OUTI(base, n, val)         \
	out_dword( HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_VAL_BMSK                   0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_RDATA_TABLEn_VAL_SHFT                          0x0

//// Register PXI_RD_ELOG_TABLE_RWn ////

#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_ADDR(base, n)            (base+0xD80+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_PHYS(base, n)            (base+0xD80+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_RMSK                     0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_SHFT                              0
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_MAXn                              1
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_INI(base, n)             \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_ADDR(base, n), HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_OUTI(base, n, val)       \
	out_dword( HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_VAL_BMSK                 0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RWn_VAL_SHFT                        0x0

//// Register PXI_RD_ELOG_TABLE_RD_ONLYn ////

#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_ADDR(base, n)       (base+0xD88+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_PHYS(base, n)       (base+0xD88+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_RMSK                0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_SHFT                         0
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_MAXn                        15
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_INI(base, n)        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_ADDR(base, n), HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_OUTI(base, n, val)  \
	out_dword( HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_VAL_BMSK            0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_ELOG_TABLE_RD_ONLYn_VAL_SHFT                   0x0

//// Register PXI_RD_GPREG_TABLEn ////

#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_ADDR(base, n)              (base+0xDC8+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_PHYS(base, n)              (base+0xDC8+0x4*n)
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_RMSK                       0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_SHFT                                0
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_MAXn                               11
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_INI(base, n)               \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_OUTI(base, n, val)         \
	out_dword( HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_VAL_BMSK                   0xffffffff
#define HWIO_DTTS_CFG_PXI_RD_GPREG_TABLEn_VAL_SHFT                          0x0

//// Register PXI_PHY_CTRL_PAYLOAD_TABLEn ////

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_ADDR(base, n)      (base+0xE00+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_PHYS(base, n)      (base+0xE00+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_RMSK               0x1fffffff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_SHFT                        0
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_MAXn                       23
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_INI(base, n)       \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_OUTI(base, n, val) \
	out_dword( HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_VAL_BMSK           0x1fffffff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn_VAL_SHFT                  0x0

//// Register PXI_PHY_CTRL_TASK_TABLEn ////

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_ADDR(base, n)         (base+0xE80+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_PHYS(base, n)         (base+0xE80+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_RMSK                  0x00000fff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_SHFT                           0
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_MAXn                          15
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_INI(base, n)          \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_ADDR(base, n), HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_RMSK)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_OUTI(base, n, val)    \
	out_dword( HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_VAL_BMSK              0x00000fff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn_VAL_SHFT                     0x0

//// Register PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n ////

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_ADDR(base, n) (base+0xF00+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_PHYS(base, n) (base+0xF00+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_RMSK         0xffffffff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_SHFT                  0
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_MAXn                 31
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_INI(base, n) \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_ADDR(base, n), HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_RMSK)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_OUTI(base, n, val) \
	out_dword( HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_VAL_BMSK     0xffffffff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n_VAL_SHFT            0x0

//// Register PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n ////

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_ADDR(base, n) (base+0xF80+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_PHYS(base, n) (base+0xF80+0x4*n)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_RMSK         0xffffffff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_SHFT                  0
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_MAXn                 31
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_INI(base, n) \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_ADDR(base, n), HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_RMSK)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_ADDR(base, n), mask) 
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_OUTI(base, n, val) \
	out_dword( HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_ADDR(base, n), val)
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_ADDR(base, n), mask, val, HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_VAL_BMSK     0xffffffff
#define HWIO_DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE2_n_VAL_SHFT            0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DTTS_SRAM
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DTTS_DSRAM_WORDn ////

#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_ADDR(base, n)                (base+0x4*n)
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_PHYS(base, n)                (base+0x4*n)
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_RMSK                         0xffffffff
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_SHFT                                  0
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_MAXn                               2047
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_ADDR(base, n), HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_RMSK)
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_ADDR(base, n), mask) 
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_ADDR(base, n), val)
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_ADDR(base, n), mask, val, HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_DATA_BMSK                    0xffffffff
#define HWIO_DTTS_SRAM_DTTS_DSRAM_WORDn_DATA_SHFT                           0x0

//// Register DTTS_ISRAM_WORDn ////

#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_ADDR(base, n)                (base+0x2000+0x4*n)
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_PHYS(base, n)                (base+0x2000+0x4*n)
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_RMSK                         0xffffffff
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_SHFT                                  0
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_MAXn                               2047
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_ADDR(base, n), HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_RMSK)
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_ADDR(base, n), mask) 
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_ADDR(base, n), val)
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_ADDR(base, n), mask, val, HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_DATA_BMSK                    0xffffffff
#define HWIO_DTTS_SRAM_DTTS_ISRAM_WORDn_DATA_SHFT                           0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register XPU3_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_ADDR(x) (x+0x00000000)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_PHYS(x) (x+0x00000000)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_RMSK    0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_AADEN_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_GCR0_AADEN_SHFT        0x0

//// Register XPU3_SCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_ADDR(x) (x+0x00000008)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_PHYS(x) (x+0x00000008)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_RMSK    0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SCR0_SCFGERE_SHFT        0x0

//// Register XPU3_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_ADDR(x)  (x+0x00000010)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_PHYS(x)  (x+0x00000010)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_RMSK     0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_SHFT              0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_IN(x)    \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_CR0_CFGERE_SHFT        0x0

//// Register XPU3_QAD0_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x) (x+0x00000080)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_PHYS(x) (x+0x00000080)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_QAD0DEN_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_GCR0_QAD0DEN_SHFT        0x0

//// Register XPU3_QAD0_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x) (x+0x00000090)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_PHYS(x) (x+0x00000090)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_RMSK 0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_CR0_CFGERE_SHFT        0x0

//// Register XPU3_QAD1_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x) (x+0x00000100)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_PHYS(x) (x+0x00000100)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_QAD1DEN_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_GCR0_QAD1DEN_SHFT        0x0

//// Register XPU3_QAD1_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x) (x+0x00000110)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_PHYS(x) (x+0x00000110)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_RMSK 0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_CR0_CFGERE_SHFT        0x0

//// Register XPU3_UMR_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x) (x+0x00000300)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_PHYS(x) (x+0x00000300)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_RMSK 0x00000107
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_UMR_SEC_APPS_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_UMR_SEC_APPS_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_UMR_OWNER_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_GCR0_UMR_OWNER_SHFT        0x0

//// Register XPU3_UMR_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x) (x+0x00000310)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_PHYS(x) (x+0x00000310)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_UMRSCLRDEN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR0_UMRSCLRDEN_APPS_SHFT        0x0

//// Register XPU3_UMR_CR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x) (x+0x00000314)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_PHYS(x) (x+0x00000314)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_UMRCLRDEN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR1_UMRCLRDEN_SHFT        0x0

//// Register XPU3_UMR_CR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x) (x+0x00000318)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_PHYS(x) (x+0x00000318)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_UMRSCLWREN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR2_UMRSCLWREN_APPS_SHFT        0x0

//// Register XPU3_UMR_CR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x) (x+0x0000031c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_PHYS(x) (x+0x0000031c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_UMRCLWREN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_UMR_CR3_UMRCLWREN_SHFT        0x0

//// Register XPU3_IDR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_ADDR(x) (x+0x000003ec)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_PHYS(x) (x+0x000003ec)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_RMSK    0x000003ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_PT_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_PT_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_MV_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_MV_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_NVMID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR3_NVMID_SHFT        0x0

//// Register XPU3_IDR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_ADDR(x) (x+0x000003f0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_PHYS(x) (x+0x000003f0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_RMSK    0xffffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_NONSEC_EN_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_NONSEC_EN_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_SEC_EN_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_SEC_EN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_VMIDACR_EN_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_VMIDACR_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_NUM_QAD_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR2_NUM_QAD_SHFT        0x0

//// Register XPU3_IDR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_ADDR(x) (x+0x000003f4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_PHYS(x) (x+0x000003f4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_RMSK    0x3f3f3f3f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_CLIENT_ADDR_WIDTH_BMSK 0x3f000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_CLIENT_ADDR_WIDTH_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_CONFIG_ADDR_WIDTH_BMSK 0x003f0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_CONFIG_ADDR_WIDTH_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_MSB_MPU_BMSK 0x00003f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_MSB_MPU_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_LSB_BMSK 0x0000003f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR1_LSB_SHFT        0x0

//// Register XPU3_IDR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_ADDR(x) (x+0x000003f8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_PHYS(x) (x+0x000003f8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_RMSK    0x03ff0073
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_NRG_BMSK 0x03ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_NRG_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_BLED_BMSK 0x00000040
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_BLED_SHFT        0x6

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK 0x00000020
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT        0x5

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_XPU_CLIENT_PIPELINE_EN_BMSK 0x00000010
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_XPU_CLIENT_PIPELINE_EN_SHFT        0x4

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_XPUTYPE_BMSK 0x00000003
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_IDR0_XPUTYPE_SHFT        0x0

//// Register XPU3_REV ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_ADDR(x)  (x+0x000003fc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_PHYS(x)  (x+0x000003fc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_RMSK     0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_SHFT              0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_IN(x)    \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_MAJOR_BMSK 0xf0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_MAJOR_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_MINOR_BMSK 0x0fff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_MINOR_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_STEP_BMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_REV_STEP_SHFT        0x0

//// Register XPU3_RGN_FREESTATUSr ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r) (base+0x500+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_PHYS(base, r) (base+0x500+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_MAXr          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_INI(base, r) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_INMI(base, r, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_OUTI(base, r, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_OUTMI(base, r, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_INI(base, r)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RGFREESTATUS_BMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RGFREESTATUS_SHFT        0x0

//// Register XPU3_SEAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR(x) (x+0x00000800)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_PHYS(x) (x+0x00000800)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_RMSK   0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_SESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_ADDR(x) (x+0x00000808)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_PHYS(x) (x+0x00000808)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_RMSK    0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESR_CFG_SHFT        0x0

//// Register XPU3_SESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x) (x+0x0000080c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_PHYS(x) (x+0x0000080c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_SESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ADDR(x) (x+0x00000810)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_PHYS(x) (x+0x00000810)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_RMSK 0x60ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ASIZE_BMSK 0x00e00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ASIZE_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ALEN_BMSK 0x001f0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_SESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_ADDR(x) (x+0x00000814)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_PHYS(x) (x+0x00000814)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR1_MID_SHFT        0x0

//// Register XPU3_SESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ADDR(x) (x+0x00000818)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_PHYS(x) (x+0x00000818)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_SEAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR(x) (x+0x00000804)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_PHYS(x) (x+0x00000804)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_RMSK   0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SEAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_SESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_ADDR(x) (x+0x0000081c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_PHYS(x) (x+0x0000081c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_SESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_RGN_START0_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x) (x+0x00000830)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_PHYS(x) (x+0x00000830)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_START1_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x) (x+0x00000834)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_PHYS(x) (x+0x00000834)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGN_END0_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x) (x+0x00000838)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_PHYS(x) (x+0x00000838)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_END1_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x) (x+0x0000083c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_PHYS(x) (x+0x0000083c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_EAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_PHYS(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_RMSK    0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_ESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_ADDR(x)  (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_PHYS(x)  (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_RMSK     0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_SHFT              0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_IN(x)    \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESR_CFG_SHFT        0x0

//// Register XPU3_ESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_PHYS(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_ESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ADDR(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_PHYS(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_RMSK  0x60ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_SHFT           0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ASIZE_BMSK 0x00e00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ASIZE_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ALEN_BMSK 0x001f0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_ESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_ADDR(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_PHYS(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_RMSK  0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_SHFT           0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR1_MID_SHFT        0x0

//// Register XPU3_ESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ADDR(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_PHYS(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_RMSK  0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_SHFT           0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_EAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_PHYS(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_RMSK    0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_EAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_ESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_ADDR(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_PHYS(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_RMSK  0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_SHFT           0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_ESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_RGN_START0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_PHYS(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_START1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_PHYS(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGN_END0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_PHYS(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_END1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_PHYS(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD0_EAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_PHYS(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_QAD0_ESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_PHYS(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESR_CFG_SHFT        0x0

//// Register XPU3_QAD0_ESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_PHYS(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_QAD0_ESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_PHYS(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_RMSK 0x60ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ASIZE_BMSK 0x00e00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ASIZE_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ALEN_BMSK 0x001f0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_QAD0_ESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_PHYS(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR1_MID_SHFT        0x0

//// Register XPU3_QAD0_ESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_PHYS(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_QAD0_EAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_PHYS(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD0_ESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_PHYS(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_ESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_QAD0_RGN_START0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_PHYS(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD0_RGN_START1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_PHYS(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD0_RGN_END0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_PHYS(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD0_RGN_END1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_PHYS(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD1_EAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_PHYS(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_QAD1_ESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_PHYS(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESR_CFG_SHFT        0x0

//// Register XPU3_QAD1_ESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_PHYS(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_QAD1_ESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_PHYS(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_RMSK 0x60ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ASIZE_BMSK 0x00e00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ASIZE_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ALEN_BMSK 0x001f0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_QAD1_ESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_PHYS(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR1_MID_SHFT        0x0

//// Register XPU3_QAD1_ESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_PHYS(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_QAD1_EAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_PHYS(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD1_ESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_PHYS(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_ESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_QAD1_RGN_START0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_PHYS(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD1_RGN_START1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_PHYS(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD1_RGN_END0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_PHYS(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD1_RGN_END1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_PHYS(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGN_OWNERSTATUSr ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r) (base+0x900+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_PHYS(base, r) (base+0x900+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_MAXr          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_INI(base, r) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_INMI(base, r, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_OUTI(base, r, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_OUTMI(base, r, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_INI(base, r)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_BMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_SHFT        0x0

//// Register XPU3_RGn_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n) (base+0x1000+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_PHYS(base, n) (base+0x1000+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_RMSK 0x00000107
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_RG_SEC_APPS_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_RG_SEC_APPS_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_RG_OWNER_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR0_RG_OWNER_SHFT        0x0

//// Register XPU3_RGn_GCR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n) (base+0x1004+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_PHYS(base, n) (base+0x1004+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_RMSK 0x80000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_SHFT         31
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_PD_BMSK 0x80000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR1_PD_SHFT       0x1f

//// Register XPU3_RGn_GCR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n) (base+0x1008+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_PHYS(base, n) (base+0x1008+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_RMSK 0x00000003
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ASRC_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_ASRC_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_CSRC_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_GCR2_CSRC_SHFT        0x0

//// Register XPU3_RGn_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n) (base+0x1010+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_PHYS(base, n) (base+0x1010+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_RGSCLRDEN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR0_RGSCLRDEN_APPS_SHFT        0x0

//// Register XPU3_RGn_CR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n) (base+0x1014+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_PHYS(base, n) (base+0x1014+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_RGCLRDEN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR1_RGCLRDEN_SHFT        0x0

//// Register XPU3_RGn_CR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n) (base+0x1018+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_PHYS(base, n) (base+0x1018+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_RGSCLWREN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR2_RGSCLWREN_APPS_SHFT        0x0

//// Register XPU3_RGn_CR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n) (base+0x101C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_PHYS(base, n) (base+0x101C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_RGCLWREN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_CR3_RGCLWREN_SHFT        0x0

//// Register XPU3_RGn_START0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n) (base+0x1030+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_PHYS(base, n) (base+0x1030+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START0_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGn_START1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n) (base+0x1034+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_PHYS(base, n) (base+0x1034+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_START1_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGn_END0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n) (base+0x1038+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_PHYS(base, n) (base+0x1038+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END0_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGn_END1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n) (base+0x103C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_PHYS(base, n) (base+0x103C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12_CLHLT_AXI_XPU3_RGn_END1_ADDR_63_32_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block SCMO_CFG
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x)                         (x+0x00000000)
#define HWIO_SCMO_CFG_COMPONENT_INFO_PHYS(x)                         (x+0x00000000)
#define HWIO_SCMO_CFG_COMPONENT_INFO_RMSK                            0x00ffffff
#define HWIO_SCMO_CFG_COMPONENT_INFO_SHFT                                     0
#define HWIO_SCMO_CFG_COMPONENT_INFO_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), HWIO_SCMO_CFG_COMPONENT_INFO_RMSK)
#define HWIO_SCMO_CFG_COMPONENT_INFO_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_SCMO_CFG_COMPONENT_INFO_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), val)
#define HWIO_SCMO_CFG_COMPONENT_INFO_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), mask, val, HWIO_SCMO_CFG_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_COMPONENT_INFO_INSTANCE_BMSK                   0x00ff0000
#define HWIO_SCMO_CFG_COMPONENT_INFO_INSTANCE_SHFT                         0x10

#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_BMSK                   0x0000ff00
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_SHFT                          0x8
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_RESERVED_FVAL                0x0u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_SLAVE_WAY_FVAL               0x1u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_XPU_FVAL                     0x2u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_ARBITER_FVAL                 0x3u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_SCMO_FVAL                    0x4u

#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_BMSK                       0x000000ff
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_SHFT                              0x0
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_RESERVED_FVAL                    0x0u
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_GLOBAL_FVAL                      0x1u
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_MASTER_PORT_FVAL                 0x2u
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_SLAVE_WAY_FVAL                   0x3u

//// Register HW_INFO ////

#define HWIO_SCMO_CFG_HW_INFO_ADDR(x)                                (x+0x00000010)
#define HWIO_SCMO_CFG_HW_INFO_PHYS(x)                                (x+0x00000010)
#define HWIO_SCMO_CFG_HW_INFO_RMSK                                   0xffffffff
#define HWIO_SCMO_CFG_HW_INFO_SHFT                                            0
#define HWIO_SCMO_CFG_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_SCMO_CFG_HW_INFO_ADDR(x), HWIO_SCMO_CFG_HW_INFO_RMSK)
#define HWIO_SCMO_CFG_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_SCMO_CFG_HW_INFO_ADDR(x), mask) 
#define HWIO_SCMO_CFG_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_SCMO_CFG_HW_INFO_ADDR(x), val)
#define HWIO_SCMO_CFG_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_HW_INFO_ADDR(x), mask, val, HWIO_SCMO_CFG_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_HW_INFO_MAJOR_BMSK                             0xff000000
#define HWIO_SCMO_CFG_HW_INFO_MAJOR_SHFT                                   0x18

#define HWIO_SCMO_CFG_HW_INFO_BRANCH_BMSK                            0x00ff0000
#define HWIO_SCMO_CFG_HW_INFO_BRANCH_SHFT                                  0x10

#define HWIO_SCMO_CFG_HW_INFO_MINOR_BMSK                             0x0000ff00
#define HWIO_SCMO_CFG_HW_INFO_MINOR_SHFT                                    0x8

#define HWIO_SCMO_CFG_HW_INFO_ECO_BMSK                               0x000000ff
#define HWIO_SCMO_CFG_HW_INFO_ECO_SHFT                                      0x0

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x)                   (x+0x00000020)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_PHYS(x)                   (x+0x00000020)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_RMSK                      0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_0_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_DATA_WIDTH_BMSK           0xffff0000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_DATA_WIDTH_SHFT                 0x10

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_TID_WIDTH_BMSK            0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_TID_WIDTH_SHFT                   0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_MID_WIDTH_BMSK            0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_MID_WIDTH_SHFT                   0x0

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x)                   (x+0x00000030)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_PHYS(x)                   (x+0x00000030)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_RMSK                      0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_1_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK   0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT          0x0

//// Register CONFIGURATION_INFO_2 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x)                   (x+0x00000040)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_PHYS(x)                   (x+0x00000040)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_RMSK                      0x00ff00ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_2_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_BMSK      0x00ff0000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_SHFT            0x10

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_VMID_WIDTH_BMSK           0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_VMID_WIDTH_SHFT                  0x0

//// Register CONFIGURATION_INFO_3 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x)                   (x+0x00000050)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_PHYS(x)                   (x+0x00000050)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RMSK                      0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_BMSK      0xff000000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_SHFT            0x18

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_DEPTH_BMSK           0x00ff0000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_DEPTH_SHFT                 0x10

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_BCH_DEPTH_BMSK            0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_BCH_DEPTH_SHFT                   0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_WCH_DEPTH_BMSK            0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_WCH_DEPTH_SHFT                   0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x)                   (x+0x00000060)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_PHYS(x)                   (x+0x00000060)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RMSK                      0x0000ffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_BMSK      0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_SHFT             0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_DEPTH_BMSK           0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_DEPTH_SHFT                  0x0

//// Register CONFIGURATION_INFO_5 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x)                   (x+0x00000070)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_PHYS(x)                   (x+0x00000070)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_RMSK                      0x0000ffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_5_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_BMSK         0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_SHFT                0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_BMSK        0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_SHFT               0x0

//// Register CONFIGURATION_INFO_6 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x)                   (x+0x00000080)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_PHYS(x)                   (x+0x00000080)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RMSK                      0x00001111
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_WBUFC_PIPE_BMSK           0x00001000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_WBUFC_PIPE_SHFT                  0xc

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RDOPT_PIPE_BMSK           0x00000100
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RDOPT_PIPE_SHFT                  0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_BMSK      0x00000010
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_SHFT             0x4

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR_DECODE_HT_BMSK       0x00000001
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR_DECODE_HT_SHFT              0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x)                       (x+0x00000100)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_PHYS(x)                       (x+0x00000100)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_RMSK                          0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_SHFT                                   0
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), HWIO_SCMO_CFG_INTERRUPT_STATUS_RMSK)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_OUT(x, val)                   \
	out_dword( HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_INTERRUPT_STATUS_ERR_OCCURRED_BMSK             0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_ERR_OCCURRED_SHFT                    0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x)                        (x+0x00000108)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_PHYS(x)                        (x+0x00000108)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_RMSK                           0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_SHFT                                    0
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_IN(x)                          \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), HWIO_SCMO_CFG_INTERRUPT_CLEAR_RMSK)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_INM(x, mask)                   \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_OUT(x, val)                    \
	out_dword( HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_SCMO_CFG_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_IRQ_CLR_BMSK                   0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_IRQ_CLR_SHFT                          0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x)                       (x+0x0000010c)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_PHYS(x)                       (x+0x0000010c)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_RMSK                          0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_SHFT                                   0
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_IN(x)                         \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), HWIO_SCMO_CFG_INTERRUPT_ENABLE_RMSK)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_INM(x, mask)                  \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_OUT(x, val)                   \
	out_dword( HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_SCMO_CFG_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_IRQ_EN_BMSK                   0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_IRQ_EN_SHFT                          0x0

//// Register ESYN_ADDR ////

#define HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x)                              (x+0x00000120)
#define HWIO_SCMO_CFG_ESYN_ADDR_PHYS(x)                              (x+0x00000120)
#define HWIO_SCMO_CFG_ESYN_ADDR_RMSK                                 0xffffffff
#define HWIO_SCMO_CFG_ESYN_ADDR_SHFT                                          0
#define HWIO_SCMO_CFG_ESYN_ADDR_IN(x)                                \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), HWIO_SCMO_CFG_ESYN_ADDR_RMSK)
#define HWIO_SCMO_CFG_ESYN_ADDR_INM(x, mask)                         \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_ADDR_OUT(x, val)                          \
	out_dword( HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_ADDR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_ADDR_ERR_ADDR_L_BMSK                      0xffffffff
#define HWIO_SCMO_CFG_ESYN_ADDR_ERR_ADDR_L_SHFT                             0x0

//// Register ESYN_ADDR1 ////

#define HWIO_SCMO_CFG_ESYN_ADDR1_ADDR(x)                             (x+0x00000124)
#define HWIO_SCMO_CFG_ESYN_ADDR1_PHYS(x)                             (x+0x00000124)
#define HWIO_SCMO_CFG_ESYN_ADDR1_RMSK                                0x000000ff
#define HWIO_SCMO_CFG_ESYN_ADDR1_SHFT                                         0
#define HWIO_SCMO_CFG_ESYN_ADDR1_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_ADDR1_ADDR(x), HWIO_SCMO_CFG_ESYN_ADDR1_RMSK)
#define HWIO_SCMO_CFG_ESYN_ADDR1_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_ADDR1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_ADDR1_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_ESYN_ADDR1_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_ADDR1_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_ADDR1_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_ADDR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_ADDR1_ERR_ADDR_U_BMSK                     0x000000ff
#define HWIO_SCMO_CFG_ESYN_ADDR1_ERR_ADDR_U_SHFT                            0x0

//// Register ESYN_APACKET_0 ////

#define HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x)                         (x+0x00000128)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_PHYS(x)                         (x+0x00000128)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_RMSK                            0xffffffff
#define HWIO_SCMO_CFG_ESYN_APACKET_0_SHFT                                     0
#define HWIO_SCMO_CFG_ESYN_APACKET_0_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), HWIO_SCMO_CFG_ESYN_APACKET_0_RMSK)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_APACKET_0_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_APACKET_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_ATID_BMSK                   0xffff0000
#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_ATID_SHFT                         0x10

#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_AMID_BMSK                   0x0000ffff
#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_AMID_SHFT                          0x0

//// Register ESYN_APACKET_1 ////

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x)                         (x+0x0000012c)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_PHYS(x)                         (x+0x0000012c)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_RMSK                            0x010ff117
#define HWIO_SCMO_CFG_ESYN_APACKET_1_SHFT                                     0
#define HWIO_SCMO_CFG_ESYN_APACKET_1_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), HWIO_SCMO_CFG_ESYN_APACKET_1_RMSK)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_APACKET_1_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_APACKET_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_BMSK                   0x01000000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_SHFT                         0x18
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_NO_ERROR_FVAL                0x0u
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_ADDRESS_DECODE_ERROR_FVAL       0x1u

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ALEN_BMSK                   0x000f0000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ALEN_SHFT                         0x10

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ASIZE_BMSK                  0x0000e000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ASIZE_SHFT                         0xd

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ABURST_BMSK                 0x00001000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ABURST_SHFT                        0xc

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AEXCLUSIVE_BMSK             0x00000100
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AEXCLUSIVE_SHFT                    0x8

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_APROTNS_BMSK                0x00000010
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_APROTNS_SHFT                       0x4

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOORD_BMSK                 0x00000004
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOORD_SHFT                        0x2

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOOWR_BMSK                 0x00000002
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOOWR_SHFT                        0x1

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AWRITE_BMSK                 0x00000001
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AWRITE_SHFT                        0x0

//// Register ESYN_APACKET_2 ////

#define HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x)                         (x+0x00000130)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_PHYS(x)                         (x+0x00000130)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_RMSK                            0x0000001f
#define HWIO_SCMO_CFG_ESYN_APACKET_2_SHFT                                     0
#define HWIO_SCMO_CFG_ESYN_APACKET_2_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), HWIO_SCMO_CFG_ESYN_APACKET_2_RMSK)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_APACKET_2_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_APACKET_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_APACKET_2_ERR_AVMID_BMSK                  0x0000001f
#define HWIO_SCMO_CFG_ESYN_APACKET_2_ERR_AVMID_SHFT                         0x0

//// Register CLOCK_CTRL ////

#define HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x)                             (x+0x00000200)
#define HWIO_SCMO_CFG_CLOCK_CTRL_PHYS(x)                             (x+0x00000200)
#define HWIO_SCMO_CFG_CLOCK_CTRL_RMSK                                0xfff11111
#define HWIO_SCMO_CFG_CLOCK_CTRL_SHFT                                         0
#define HWIO_SCMO_CFG_CLOCK_CTRL_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), HWIO_SCMO_CFG_CLOCK_CTRL_RMSK)
#define HWIO_SCMO_CFG_CLOCK_CTRL_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CLOCK_CTRL_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), val)
#define HWIO_SCMO_CFG_CLOCK_CTRL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), mask, val, HWIO_SCMO_CFG_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CLOCK_CTRL_RFU_31_21_BMSK                      0xffe00000
#define HWIO_SCMO_CFG_CLOCK_CTRL_RFU_31_21_SHFT                            0x15

#define HWIO_SCMO_CFG_CLOCK_CTRL_CFG_WR_CORE_CG_EN_BMSK              0x00100000
#define HWIO_SCMO_CFG_CLOCK_CTRL_CFG_WR_CORE_CG_EN_SHFT                    0x14

#define HWIO_SCMO_CFG_CLOCK_CTRL_PEN_CMD_CG_EN_BMSK                  0x00010000
#define HWIO_SCMO_CFG_CLOCK_CTRL_PEN_CMD_CG_EN_SHFT                        0x10

#define HWIO_SCMO_CFG_CLOCK_CTRL_RCH_CG_EN_BMSK                      0x00001000
#define HWIO_SCMO_CFG_CLOCK_CTRL_RCH_CG_EN_SHFT                             0xc

#define HWIO_SCMO_CFG_CLOCK_CTRL_FLUSH_CG_EN_BMSK                    0x00000100
#define HWIO_SCMO_CFG_CLOCK_CTRL_FLUSH_CG_EN_SHFT                           0x8

#define HWIO_SCMO_CFG_CLOCK_CTRL_WCH_CG_EN_BMSK                      0x00000010
#define HWIO_SCMO_CFG_CLOCK_CTRL_WCH_CG_EN_SHFT                             0x4

#define HWIO_SCMO_CFG_CLOCK_CTRL_ACH_CG_EN_BMSK                      0x00000001
#define HWIO_SCMO_CFG_CLOCK_CTRL_ACH_CG_EN_SHFT                             0x0

//// Register SLV_INTERLEAVE_CFG ////

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x)                     (x+0x00000400)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_PHYS(x)                     (x+0x00000400)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RMSK                        0x000003ff
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_SHFT                                 0
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_IN(x)                       \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RMSK)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_OUT(x, val)                 \
	out_dword( HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_BMSK        0x00000300
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_SHFT               0x8
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_RANK_INTLV_1K_FVAL       0x1u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_RANK_INTLV_2K_FVAL       0x2u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_RANK_INTLV_4K_FVAL       0x3u

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_7_5_BMSK                0x000000e0
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_7_5_SHFT                       0x5

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_BMSK         0x00000010
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_SHFT                0x4
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_DISABLED_FVAL       0x0u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_INT_1K_FVAL        0x1u

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_3_1_BMSK                0x0000000e
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_3_1_SHFT                       0x1

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_BMSK         0x00000001
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_SHFT                0x0
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_DISABLED_FVAL       0x0u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_INT_1K_FVAL        0x1u

//// Register ADDR_BASE_CSn ////

#define HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR(base, n)                    (base+0x410+0x4*n)
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_PHYS(base, n)                    (base+0x410+0x4*n)
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_RMSK                             0x0000ffff
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_SHFT                                      0
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_MAXn                                      1
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_INI(base, n)                     \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR(base, n), HWIO_SCMO_CFG_ADDR_BASE_CSn_RMSK)
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR(base, n), mask) 
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_OUTI(base, n, val)               \
	out_dword( HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR(base, n), val)
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR(base, n), mask, val, HWIO_SCMO_CFG_ADDR_BASE_CSn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ADDR_BASE_CSn_RFU_15_10_BMSK                   0x0000fc00
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_RFU_15_10_SHFT                          0xa

#define HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR_BASE_BMSK                   0x000003fc
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_ADDR_BASE_SHFT                          0x2

#define HWIO_SCMO_CFG_ADDR_BASE_CSn_RFU_1_0_BMSK                     0x00000003
#define HWIO_SCMO_CFG_ADDR_BASE_CSn_RFU_1_0_SHFT                            0x0

//// Register ADDR_MAP_CSn ////

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR(base, n)                     (base+0x420+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_PHYS(base, n)                     (base+0x420+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RMSK                              0x0000ffff
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_SHFT                                       0
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_MAXn                                       1
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_INI(base, n)                      \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR(base, n), HWIO_SCMO_CFG_ADDR_MAP_CSn_RMSK)
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_INMI(base, n, mask)               \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR(base, n), mask) 
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_OUTI(base, n, val)                \
	out_dword( HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR(base, n), val)
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_OUTMI(base, n, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR(base, n), mask, val, HWIO_SCMO_CFG_ADDR_MAP_CSn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RANK_EN_BMSK                      0x00008000
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RANK_EN_SHFT                             0xf
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RANK_EN_RANK_NOT_PRESENT_FVAL           0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RANK_EN_RANK_IS_PRESENT_FVAL            0x1u

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_14_13_BMSK                    0x00006000
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_14_13_SHFT                           0xd

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR_MODE_BMSK                    0x00001000
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR_MODE_SHFT                           0xc
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR_MODE_RKRBC_FVAL                    0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ADDR_MODE_RKBRC_FVAL                    0x1u

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_11_9_BMSK                     0x00000e00
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_11_9_SHFT                            0x9

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_BANK_SIZE_BMSK                    0x00000100
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_BANK_SIZE_SHFT                           0x8
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_BANK_SIZE_BANKS_4_FVAL                  0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_BANK_SIZE_BANKS_8_FVAL                  0x1u

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_7_BMSK                        0x00000080
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_7_SHFT                               0x7

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_BMSK                     0x00000070
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_SHFT                            0x4
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_ROWS_13_FVAL                   0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_ROWS_14_FVAL                   0x1u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_ROWS_15_FVAL                   0x2u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_ROWS_16_FVAL                   0x3u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_ROW_SIZE_ROWS_17_FVAL                   0x4u

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_3_2_BMSK                      0x0000000c
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_RFU_3_2_SHFT                             0x2

#define HWIO_SCMO_CFG_ADDR_MAP_CSn_COL_SIZE_BMSK                     0x00000003
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_COL_SIZE_SHFT                            0x0
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_COL_SIZE_COLS_8_FVAL                    0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_COL_SIZE_COLS_9_FVAL                    0x1u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_COL_SIZE_COLS_10_FVAL                   0x2u
#define HWIO_SCMO_CFG_ADDR_MAP_CSn_COL_SIZE_COLS_11_FVAL                   0x3u

//// Register ADDR_MASK_CSn ////

#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR(base, n)                    (base+0x430+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_PHYS(base, n)                    (base+0x430+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_RMSK                             0x0000ffff
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_SHFT                                      0
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_MAXn                                      1
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_INI(base, n)                     \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR(base, n), HWIO_SCMO_CFG_ADDR_MASK_CSn_RMSK)
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR(base, n), mask) 
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_OUTI(base, n, val)               \
	out_dword( HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR(base, n), val)
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR(base, n), mask, val, HWIO_SCMO_CFG_ADDR_MASK_CSn_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ADDR_MASK_CSn_RFU_15_10_BMSK                   0x0000fc00
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_RFU_15_10_SHFT                          0xa

#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_BMSK                   0x000003fc
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_SHFT                          0x2
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_RESERVED_FVAL                0x0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_8GB_FVAL            0x80u
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_4GB_FVAL            0xc0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_2GB_FVAL            0xe0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_1GB_FVAL            0xf0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_512MB_FVAL          0xf8u
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_256MB_FVAL          0xfcu
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_128MB_FVAL          0xfeu
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_ADDR_MASK_DENSITY_64MB_FVAL           0xffu

#define HWIO_SCMO_CFG_ADDR_MASK_CSn_RFU_1_0_BMSK                     0x00000003
#define HWIO_SCMO_CFG_ADDR_MASK_CSn_RFU_1_0_SHFT                            0x0

//// Register SLV_STATUS ////

#define HWIO_SCMO_CFG_SLV_STATUS_ADDR(x)                             (x+0x00000450)
#define HWIO_SCMO_CFG_SLV_STATUS_PHYS(x)                             (x+0x00000450)
#define HWIO_SCMO_CFG_SLV_STATUS_RMSK                                0x07ffff31
#define HWIO_SCMO_CFG_SLV_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_SLV_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), HWIO_SCMO_CFG_SLV_STATUS_RMSK)
#define HWIO_SCMO_CFG_SLV_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_SLV_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_SLV_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_SLV_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_SLV_STATUS_PEN_CLREXMON_EVENT_BMSK             0x04000000
#define HWIO_SCMO_CFG_SLV_STATUS_PEN_CLREXMON_EVENT_SHFT                   0x1a

#define HWIO_SCMO_CFG_SLV_STATUS_CLREXMONACK_BMSK                    0x02000000
#define HWIO_SCMO_CFG_SLV_STATUS_CLREXMONACK_SHFT                          0x19

#define HWIO_SCMO_CFG_SLV_STATUS_CLREXMONREQ_BMSK                    0x01000000
#define HWIO_SCMO_CFG_SLV_STATUS_CLREXMONREQ_SHFT                          0x18

#define HWIO_SCMO_CFG_SLV_STATUS_GLOBAL_MONS_IN_USE_BMSK             0x00ffff00
#define HWIO_SCMO_CFG_SLV_STATUS_GLOBAL_MONS_IN_USE_SHFT                    0x8

#define HWIO_SCMO_CFG_SLV_STATUS_RANK_IDLE_BMSK                      0x00000030
#define HWIO_SCMO_CFG_SLV_STATUS_RANK_IDLE_SHFT                             0x4

#define HWIO_SCMO_CFG_SLV_STATUS_SLAVE_IDLE_BMSK                     0x00000001
#define HWIO_SCMO_CFG_SLV_STATUS_SLAVE_IDLE_SHFT                            0x0

//// Register GLOBAL_MON_CFG ////

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x)                         (x+0x00000460)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_PHYS(x)                         (x+0x00000460)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RMSK                            0x000001ff
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_SHFT                                     0
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), HWIO_SCMO_CFG_GLOBAL_MON_CFG_RMSK)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_GLOBAL_MON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXMON_QSB2_1_EN_BMSK            0x00000100
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXMON_QSB2_1_EN_SHFT                   0x8
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXMON_QSB2_1_EN_DISABLE_FVAL          0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXMON_QSB2_1_EN_ENABLE_FVAL           0x1u

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RFU_7_BMSK                      0x00000080
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RFU_7_SHFT                             0x7

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_BMSK            0x00000070
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_SHFT                   0x4
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_64_BIT_FVAL       0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_128_BIT_FVAL       0x1u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_256_BIT_FVAL       0x2u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_512_BIT_FVAL       0x3u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_1024_BIT_FVAL       0x4u

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RFU_3_2_BMSK                    0x0000000c
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RFU_3_2_SHFT                           0x2

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_BMSK               0x00000002
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_SHFT                      0x1
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_DISABLE_FVAL             0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_ENABLE_FVAL              0x1u

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_BMSK                  0x00000001
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_SHFT                         0x0
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_EXOKAY_OR_OKAY_FVAL         0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_EXOKAY_ONLY_FVAL            0x1u

//// Register CMD_BUF_CFG ////

#define HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x)                            (x+0x00000500)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_PHYS(x)                            (x+0x00000500)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_RMSK                               0x00000f1f
#define HWIO_SCMO_CFG_CMD_BUF_CFG_SHFT                                        0
#define HWIO_SCMO_CFG_CMD_BUF_CFG_IN(x)                              \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), HWIO_SCMO_CFG_CMD_BUF_CFG_RMSK)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_INM(x, mask)                       \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_BUF_CFG_OUT(x, val)                        \
	out_dword( HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_BUF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_11_10_BMSK                     0x00000c00
#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_11_10_SHFT                            0xa

#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_BMSK                  0x00000300
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_SHFT                         0x8
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_REORDERING_FVAL             0x0u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_IN_ORDER_PER_MASTER_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_IN_ORDER_GLOBALLY_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_RESERVED_FVAL               0x3u

#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_BMSK           0x00000010
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_SHFT                  0x4
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_PRIORITY3_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_PRIORITY3_AND_2_FVAL       0x1u

#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_3_BMSK                         0x00000008
#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_3_SHFT                                0x3

#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BMSK                0x00000007
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_SHFT                       0x0
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_0_FVAL            0x0u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_2_FVAL            0x1u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_3_FVAL            0x2u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_4_FVAL            0x3u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_5_FVAL            0x4u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_6_FVAL            0x5u

//// Register CMD_BUF_STATUS ////

#define HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x)                         (x+0x00000520)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_PHYS(x)                         (x+0x00000520)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_RMSK                            0x000000ff
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_SHFT                                     0
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), HWIO_SCMO_CFG_CMD_BUF_STATUS_RMSK)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_BUF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_BMSK  0x000000f0
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_SHFT         0x4

#define HWIO_SCMO_CFG_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_BMSK  0x0000000f
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_SHFT         0x0

//// Register RCH_SELECT ////

#define HWIO_SCMO_CFG_RCH_SELECT_ADDR(x)                             (x+0x00000540)
#define HWIO_SCMO_CFG_RCH_SELECT_PHYS(x)                             (x+0x00000540)
#define HWIO_SCMO_CFG_RCH_SELECT_RMSK                                0xffffffff
#define HWIO_SCMO_CFG_RCH_SELECT_SHFT                                         0
#define HWIO_SCMO_CFG_RCH_SELECT_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), HWIO_SCMO_CFG_RCH_SELECT_RMSK)
#define HWIO_SCMO_CFG_RCH_SELECT_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), mask) 
#define HWIO_SCMO_CFG_RCH_SELECT_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), val)
#define HWIO_SCMO_CFG_RCH_SELECT_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), mask, val, HWIO_SCMO_CFG_RCH_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_BMSK             0xffff0000
#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_SHFT                   0x10
#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_DISABLE_FVAL           0x0u
#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_ENABLE_FVAL            0x1u

#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_BMSK                      0x0000ffff
#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_SHFT                             0x0
#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_RCH0_FVAL                       0x0u
#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_RCH1_FVAL                       0x1u

//// Register RCH_BKPR_CFG ////

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x)                           (x+0x00000544)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_PHYS(x)                           (x+0x00000544)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_SHFT                                       0
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), HWIO_SCMO_CFG_RCH_BKPR_CFG_RMSK)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_RCH_BKPR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_BMSK         0xff000000
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_SHFT               0x18

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_BMSK         0x00ff0000
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_SHFT               0x10

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_BMSK         0x0000ff00
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_SHFT                0x8

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_BMSK         0x000000ff
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_SHFT                0x0

//// Register RCH_STATUS ////

#define HWIO_SCMO_CFG_RCH_STATUS_ADDR(x)                             (x+0x00000560)
#define HWIO_SCMO_CFG_RCH_STATUS_PHYS(x)                             (x+0x00000560)
#define HWIO_SCMO_CFG_RCH_STATUS_RMSK                                0x00033333
#define HWIO_SCMO_CFG_RCH_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_RCH_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), HWIO_SCMO_CFG_RCH_STATUS_RMSK)
#define HWIO_SCMO_CFG_RCH_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_RCH_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_RCH_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_RCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_FULL_BMSK                  0x00020000
#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_FULL_SHFT                        0x11

#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_EMPTY_BMSK                 0x00010000
#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_EMPTY_SHFT                       0x10

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_FULL_BMSK            0x00002000
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_FULL_SHFT                   0xd

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_BMSK           0x00001000
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_SHFT                  0xc

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_FULL_BMSK            0x00000200
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_FULL_SHFT                   0x9

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_BMSK           0x00000100
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_SHFT                  0x8

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_FULL_BMSK            0x00000020
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_FULL_SHFT                   0x5

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_BMSK           0x00000010
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_SHFT                  0x4

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_FULL_BMSK            0x00000002
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_FULL_SHFT                   0x1

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_BMSK           0x00000001
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_SHFT                  0x0

//// Register WCH_BUF_CFG ////

#define HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x)                            (x+0x00000580)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_PHYS(x)                            (x+0x00000580)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_RMSK                               0x000000ff
#define HWIO_SCMO_CFG_WCH_BUF_CFG_SHFT                                        0
#define HWIO_SCMO_CFG_WCH_BUF_CFG_IN(x)                              \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), HWIO_SCMO_CFG_WCH_BUF_CFG_RMSK)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_INM(x, mask)                       \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_WCH_BUF_CFG_OUT(x, val)                        \
	out_dword( HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_WCH_BUF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_7_5_BMSK                       0x000000e0
#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_7_5_SHFT                              0x5

#define HWIO_SCMO_CFG_WCH_BUF_CFG_WRITE_BLOCK_READ_BMSK              0x00000010
#define HWIO_SCMO_CFG_WCH_BUF_CFG_WRITE_BLOCK_READ_SHFT                     0x4

#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_3_1_BMSK                       0x0000000e
#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_3_1_SHFT                              0x1

#define HWIO_SCMO_CFG_WCH_BUF_CFG_COALESCE_EN_BMSK                   0x00000001
#define HWIO_SCMO_CFG_WCH_BUF_CFG_COALESCE_EN_SHFT                          0x0

//// Register WCH_STATUS ////

#define HWIO_SCMO_CFG_WCH_STATUS_ADDR(x)                             (x+0x000005a0)
#define HWIO_SCMO_CFG_WCH_STATUS_PHYS(x)                             (x+0x000005a0)
#define HWIO_SCMO_CFG_WCH_STATUS_RMSK                                0x0001ff33
#define HWIO_SCMO_CFG_WCH_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_WCH_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), HWIO_SCMO_CFG_WCH_STATUS_RMSK)
#define HWIO_SCMO_CFG_WCH_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_WCH_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_WCH_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_WCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_WCH_STATUS_COALESC_FSM_STATE_BMSK              0x0001fc00
#define HWIO_SCMO_CFG_WCH_STATUS_COALESC_FSM_STATE_SHFT                     0xa

#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_FULL_BMSK                0x00000200
#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_FULL_SHFT                       0x9

#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_EMPTY_BMSK               0x00000100
#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_EMPTY_SHFT                      0x8

#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_FULL_BMSK                0x00000020
#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_FULL_SHFT                       0x5

#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_EMPTY_BMSK               0x00000010
#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_EMPTY_SHFT                      0x4

#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_FULL_BMSK                      0x00000002
#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_FULL_SHFT                             0x1

#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_EMPTY_BMSK                     0x00000001
#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_EMPTY_SHFT                            0x0

//// Register FLUSH_CFG ////

#define HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x)                              (x+0x000005c0)
#define HWIO_SCMO_CFG_FLUSH_CFG_PHYS(x)                              (x+0x000005c0)
#define HWIO_SCMO_CFG_FLUSH_CFG_RMSK                                 0xffffffff
#define HWIO_SCMO_CFG_FLUSH_CFG_SHFT                                          0
#define HWIO_SCMO_CFG_FLUSH_CFG_IN(x)                                \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), HWIO_SCMO_CFG_FLUSH_CFG_RMSK)
#define HWIO_SCMO_CFG_FLUSH_CFG_INM(x, mask)                         \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_FLUSH_CFG_OUT(x, val)                          \
	out_dword( HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_FLUSH_CFG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_FLUSH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FLUSH_CFG_BL16_ALIGN_FLUSH_EN_BMSK             0x80000000
#define HWIO_SCMO_CFG_FLUSH_CFG_BL16_ALIGN_FLUSH_EN_SHFT                   0x1f

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_30_29_BMSK                       0x60000000
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_30_29_SHFT                             0x1d

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IN_ORDER_BMSK                  0x10000000
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IN_ORDER_SHFT                        0x1c

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_27_26_BMSK                       0x0c000000
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_27_26_SHFT                             0x1a

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IDLE_DELAY_BMSK                0x03ff0000
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IDLE_DELAY_SHFT                      0x10

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_15_12_BMSK                       0x0000f000
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_15_12_SHFT                              0xc

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_UPPER_LIMIT_BMSK               0x00000f00
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_UPPER_LIMIT_SHFT                      0x8

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_7_4_BMSK                         0x000000f0
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_7_4_SHFT                                0x4

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_LOWER_LIMIT_BMSK               0x0000000f
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_LOWER_LIMIT_SHFT                      0x0

//// Register FLUSH_CMD ////

#define HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x)                              (x+0x000005c4)
#define HWIO_SCMO_CFG_FLUSH_CMD_PHYS(x)                              (x+0x000005c4)
#define HWIO_SCMO_CFG_FLUSH_CMD_RMSK                                 0x0000000f
#define HWIO_SCMO_CFG_FLUSH_CMD_SHFT                                          0
#define HWIO_SCMO_CFG_FLUSH_CMD_IN(x)                                \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), HWIO_SCMO_CFG_FLUSH_CMD_RMSK)
#define HWIO_SCMO_CFG_FLUSH_CMD_INM(x, mask)                         \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), mask) 
#define HWIO_SCMO_CFG_FLUSH_CMD_OUT(x, val)                          \
	out_dword( HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), val)
#define HWIO_SCMO_CFG_FLUSH_CMD_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), mask, val, HWIO_SCMO_CFG_FLUSH_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FLUSH_CMD_RFU_3_2_BMSK                         0x0000000c
#define HWIO_SCMO_CFG_FLUSH_CMD_RFU_3_2_SHFT                                0x2

#define HWIO_SCMO_CFG_FLUSH_CMD_FLUSH_ALL_BUF_BMSK                   0x00000003
#define HWIO_SCMO_CFG_FLUSH_CMD_FLUSH_ALL_BUF_SHFT                          0x0

//// Register CMD_OPT_CFG0 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x)                           (x+0x00000700)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PHYS(x)                           (x+0x00000700)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG0_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_BMSK           0xe0000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_SHFT                 0x1d
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_UNIFIED_CQ_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_1_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_2_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_3_FVAL       0x3u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_4_FVAL       0x4u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_5_FVAL       0x5u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_6_FVAL       0x6u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_7_FVAL       0x7u

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_EN_BMSK          0x10000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_EN_SHFT                0x1c

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_BMSK             0x0f000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_SHFT                   0x18
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_1_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_2_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_3_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_4_FVAL       0x3u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_5_FVAL       0x4u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_6_FVAL       0x5u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_7_FVAL       0x6u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_8_FVAL       0x7u

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_23_21_BMSK                    0x00e00000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_23_21_SHFT                          0x15

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_BMSK            0x00100000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_SHFT                  0x14

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_19_18_BMSK                    0x000c0000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_19_18_SHFT                          0x12

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_BMSK              0x00030000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_SHFT                    0x10
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_NO_MASK_FVAL            0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_AREQ_AND_TIMEOUT_MASK_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_TIMEOUT_MASK_ONLY_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_RESERVED_FVAL           0x3u

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_15_13_BMSK                    0x0000e000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_15_13_SHFT                           0xd

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_CMD_REORDERING_BMSK           0x00001000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_CMD_REORDERING_SHFT                  0xc

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_11_9_BMSK                     0x00000e00
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_11_9_SHFT                            0x9

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_WR_OPT_EN_BMSK                    0x00000100
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_WR_OPT_EN_SHFT                           0x8

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_7_5_BMSK                      0x000000e0
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_7_5_SHFT                             0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RD_OPT_EN_BMSK                    0x00000010
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RD_OPT_EN_SHFT                           0x4

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_3_1_BMSK                      0x0000000e
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_3_1_SHFT                             0x1

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_BMSK             0x00000001
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_SHFT                    0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_KEEP_PAGE_OPEN_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_CLOSE_AFTER_EACH_ACCESS_FVAL       0x1u

//// Register CMD_OPT_CFG1 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x)                           (x+0x00000704)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_PHYS(x)                           (x+0x00000704)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG1_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_BMSK      0x80000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_SHFT            0x1f
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_ENABLE_FVAL       0x1u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_30_29_BMSK                    0x60000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_30_29_SHFT                          0x1d

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BMSK             0x1f000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_SHFT                   0x18
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_RESERVED_FVAL          0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_23_21_BMSK                    0x00e00000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_23_21_SHFT                          0x15

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HP_CMD_TIMEOUT_BMSK               0x001f0000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HP_CMD_TIMEOUT_SHFT                     0x10
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HP_CMD_TIMEOUT_RESERVED_FVAL            0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_15_13_BMSK                    0x0000e000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_15_13_SHFT                           0xd

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_MP_CMD_TIMEOUT_BMSK               0x00001f00
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_MP_CMD_TIMEOUT_SHFT                      0x8
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_MP_CMD_TIMEOUT_RESERVED_FVAL            0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_7_5_BMSK                      0x000000e0
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_7_5_SHFT                             0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_LP_CMD_TIMEOUT_BMSK               0x0000001f
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_LP_CMD_TIMEOUT_SHFT                      0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_LP_CMD_TIMEOUT_RESERVED_FVAL            0x0u

//// Register CMD_OPT_CFG2 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x)                           (x+0x00000708)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_PHYS(x)                           (x+0x00000708)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RMSK                              0x0000ffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG2_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_15_12_BMSK                    0x0000f000
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_15_12_SHFT                           0xc

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_BMSK         0x00000f00
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_SHFT                0x8
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_BMSK  0x00000080
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_SHFT         0x7
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_ENABLE_FVAL       0x1u

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_6_4_BMSK                      0x00000070
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_6_4_SHFT                             0x4

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BMSK         0x0000000f
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_SHFT                0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_RESERVED_FVAL       0x0u

//// Register CMD_OPT_CFG3 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x)                           (x+0x0000070c)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_PHYS(x)                           (x+0x0000070c)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG3_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_31_21_BMSK                    0xffe00000
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_31_21_SHFT                          0x15

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_BMSK            0x001f0000
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_SHFT                  0x10
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_RESERVED_FVAL         0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_15_5_BMSK                     0x0000ffe0
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_15_5_SHFT                            0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_BMSK            0x0000001f
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_SHFT                   0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_RESERVED_FVAL         0x0u

//// Register CMD_OPT_CFG4 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x)                           (x+0x00000710)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_PHYS(x)                           (x+0x00000710)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RMSK                              0x000000ff
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG4_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_7_5_BMSK                      0x000000e0
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_7_5_SHFT                             0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_WRQ_FULL_BMSK                0x00000010
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_WRQ_FULL_SHFT                       0x4

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_3_1_BMSK                      0x0000000e
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_3_1_SHFT                             0x1

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_RDQ_FULL_BMSK                0x00000001
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_RDQ_FULL_SHFT                       0x0

//// Register DPE_CQ_STATUS ////

#define HWIO_SCMO_CFG_DPE_CQ_STATUS_ADDR(x)                          (x+0x00000720)
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_PHYS(x)                          (x+0x00000720)
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_RMSK                             0x000000ff
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_SHFT                                      0
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_SCMO_CFG_DPE_CQ_STATUS_ADDR(x), HWIO_SCMO_CFG_DPE_CQ_STATUS_RMSK)
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_SCMO_CFG_DPE_CQ_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_OUT(x, val)                      \
	out_dword( HWIO_SCMO_CFG_DPE_CQ_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_DPE_CQ_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_DPE_CQ_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_DPE_CQ_STATUS_DPE_HP_CQ_ENTRIES_IN_USE_BMSK    0x000000f0
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_DPE_HP_CQ_ENTRIES_IN_USE_SHFT           0x4

#define HWIO_SCMO_CFG_DPE_CQ_STATUS_DPE_LP_CQ_ENTRIES_IN_USE_BMSK    0x0000000f
#define HWIO_SCMO_CFG_DPE_CQ_STATUS_DPE_LP_CQ_ENTRIES_IN_USE_SHFT           0x0

//// Register FSPm_CMD_OPT_CFG0 ////

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_ADDR(base, m)                (base+0x700+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_PHYS(base, m)                (base+0x700+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RMSK                         0xffffffff
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_SHFT                                  0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MAXm                                  3
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_INI(base, m)                 \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_ADDR(base, m), HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RMSK)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_INMI(base, m, mask)          \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_OUTI(base, m, val)           \
	out_dword( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_OUTMI(base, m, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_BMSK      0xe0000000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_SHFT            0x1d
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_UNIFIED_CQ_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_1_FVAL       0x1u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_2_FVAL       0x2u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_3_FVAL       0x3u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_4_FVAL       0x4u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_5_FVAL       0x5u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_6_FVAL       0x6u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_HPCQ_DEPTH_DPE_HPCQ_DEPTH_7_FVAL       0x7u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_EN_BMSK     0x10000000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_EN_SHFT           0x1c

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_BMSK        0x0f000000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_SHFT              0x18
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_1_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_2_FVAL       0x1u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_3_FVAL       0x2u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_4_FVAL       0x3u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_5_FVAL       0x4u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_6_FVAL       0x5u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_7_FVAL       0x6u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_8_FVAL       0x7u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_23_21_BMSK               0x00e00000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_23_21_SHFT                     0x15

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_BMSK       0x00100000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_SHFT             0x14

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_19_18_BMSK               0x000c0000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_19_18_SHFT                     0x12

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MASK_CMDOUT_PRI_BMSK         0x00030000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MASK_CMDOUT_PRI_SHFT               0x10
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MASK_CMDOUT_PRI_NO_MASK_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MASK_CMDOUT_PRI_AREQ_AND_TIMEOUT_MASK_FVAL       0x1u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MASK_CMDOUT_PRI_TIMEOUT_MASK_ONLY_FVAL       0x2u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_MASK_CMDOUT_PRI_RESERVED_FVAL       0x3u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_15_13_BMSK               0x0000e000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_15_13_SHFT                      0xd

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_CMD_REORDERING_BMSK      0x00001000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_DPE_CMD_REORDERING_SHFT             0xc

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_11_9_BMSK                0x00000e00
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_11_9_SHFT                       0x9

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_WR_OPT_EN_BMSK               0x00000100
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_WR_OPT_EN_SHFT                      0x8

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_7_5_BMSK                 0x000000e0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_7_5_SHFT                        0x5

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RD_OPT_EN_BMSK               0x00000010
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RD_OPT_EN_SHFT                      0x4

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_3_1_BMSK                 0x0000000e
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_RFU_3_1_SHFT                        0x1

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_PAGE_MGMT_POLICY_BMSK        0x00000001
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_PAGE_MGMT_POLICY_SHFT               0x0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_PAGE_MGMT_POLICY_KEEP_PAGE_OPEN_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG0_PAGE_MGMT_POLICY_CLOSE_AFTER_EACH_ACCESS_FVAL       0x1u

//// Register FSPm_CMD_OPT_CFG1 ////

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_ADDR(base, m)                (base+0x704+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_PHYS(base, m)                (base+0x704+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RMSK                         0xffffffff
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_SHFT                                  0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_MAXm                                  3
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_INI(base, m)                 \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_ADDR(base, m), HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RMSK)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_INMI(base, m, mask)          \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_OUTI(base, m, val)           \
	out_dword( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_OUTMI(base, m, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_BMSK 0x80000000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_SHFT       0x1f
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BYPASS_ENABLE_FVAL       0x1u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_30_29_BMSK               0x60000000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_30_29_SHFT                     0x1d

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BMSK        0x1f000000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_SHFT              0x18
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_23_21_BMSK               0x00e00000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_23_21_SHFT                     0x15

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HP_CMD_TIMEOUT_BMSK          0x001f0000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HP_CMD_TIMEOUT_SHFT                0x10
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_HP_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_15_13_BMSK               0x0000e000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_15_13_SHFT                      0xd

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_MP_CMD_TIMEOUT_BMSK          0x00001f00
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_MP_CMD_TIMEOUT_SHFT                 0x8
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_MP_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_7_5_BMSK                 0x000000e0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_RFU_7_5_SHFT                        0x5

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_LP_CMD_TIMEOUT_BMSK          0x0000001f
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_LP_CMD_TIMEOUT_SHFT                 0x0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG1_LP_CMD_TIMEOUT_RESERVED_FVAL       0x0u

//// Register FSPm_CMD_OPT_CFG2 ////

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_ADDR(base, m)                (base+0x708+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_PHYS(base, m)                (base+0x708+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RMSK                         0x0000ffff
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_SHFT                                  0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_MAXm                                  3
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_INI(base, m)                 \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_ADDR(base, m), HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RMSK)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_INMI(base, m, mask)          \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_OUTI(base, m, val)           \
	out_dword( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_OUTMI(base, m, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RFU_15_12_BMSK               0x0000f000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RFU_15_12_SHFT                      0xc

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_BMSK    0x00000f00
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_SHFT           0x8
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_BMSK 0x00000080
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_SHFT        0x7
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BYPASS_ENABLE_FVAL       0x1u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RFU_6_4_BMSK                 0x00000070
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RFU_6_4_SHFT                        0x4

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BMSK    0x0000000f
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_SHFT           0x0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_RESERVED_FVAL       0x0u

//// Register FSPm_CMD_OPT_CFG3 ////

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_ADDR(base, m)                (base+0x70C+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_PHYS(base, m)                (base+0x70C+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_RMSK                         0xffffffff
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_SHFT                                  0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_MAXm                                  3
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_INI(base, m)                 \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_ADDR(base, m), HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_RMSK)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_INMI(base, m, mask)          \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_OUTI(base, m, val)           \
	out_dword( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_OUTMI(base, m, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_RFU_31_21_BMSK               0xffe00000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_RFU_31_21_SHFT                     0x15

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_BMSK       0x001f0000
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_SHFT             0x10
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_RFU_15_5_BMSK                0x0000ffe0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_RFU_15_5_SHFT                       0x5

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_BMSK       0x0000001f
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_SHFT              0x0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_RESERVED_FVAL       0x0u

//// Register FSPm_CMD_OPT_CFG4 ////

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_ADDR(base, m)                (base+0x710+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_PHYS(base, m)                (base+0x710+0x40*m)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_RMSK                         0x000000ff
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_SHFT                                  0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_MAXm                                  3
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_INI(base, m)                 \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_ADDR(base, m), HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_RMSK)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_INMI(base, m, mask)          \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_OUTI(base, m, val)           \
	out_dword( HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_OUTMI(base, m, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_RFU_7_5_BMSK                 0x000000e0
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_RFU_7_5_SHFT                        0x5

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_MASK_WRQ_FULL_BMSK           0x00000010
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_MASK_WRQ_FULL_SHFT                  0x4

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_RFU_3_1_BMSK                 0x0000000e
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_RFU_3_1_SHFT                        0x1

#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_MASK_RDQ_FULL_BMSK           0x00000001
#define HWIO_SCMO_CFG_FSPm_CMD_OPT_CFG4_MASK_RDQ_FULL_SHFT                  0x0

//// Register FSPm_RCH_SELECT ////

#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_ADDR(base, m)                  (base+0x730+0x40*m)
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_PHYS(base, m)                  (base+0x730+0x40*m)
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_RMSK                           0xffffffff
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_SHFT                                    0
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_MAXm                                    3
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_INI(base, m)                   \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_RCH_SELECT_ADDR(base, m), HWIO_SCMO_CFG_FSPm_RCH_SELECT_RMSK)
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_INMI(base, m, mask)            \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_RCH_SELECT_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_OUTI(base, m, val)             \
	out_dword( HWIO_SCMO_CFG_FSPm_RCH_SELECT_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_OUTMI(base, m, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_RCH_SELECT_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_RCH_SELECT_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_DYNAMIC_RCH_SELECT_BMSK        0xffff0000
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_DYNAMIC_RCH_SELECT_SHFT              0x10
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_DYNAMIC_RCH_SELECT_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_DYNAMIC_RCH_SELECT_ENABLE_FVAL       0x1u

#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_RCH_PORTS_BMSK                 0x0000ffff
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_RCH_PORTS_SHFT                        0x0
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_RCH_PORTS_RCH0_FVAL                  0x0u
#define HWIO_SCMO_CFG_FSPm_RCH_SELECT_RCH_PORTS_RCH1_FVAL                  0x1u

//// Register FSPm_THRESHOLD_CFG ////

#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_ADDR(base, m)               (base+0x9FC+0x4*m)
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_PHYS(base, m)               (base+0x9FC+0x4*m)
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_RMSK                        0x000001ff
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_SHFT                                 0
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_MAXm                                 3
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_INI(base, m)                \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_ADDR(base, m), HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_RMSK)
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_INMI(base, m, mask)         \
	in_dword_masked ( HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_ADDR(base, m), mask) 
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_OUTI(base, m, val)          \
	out_dword( HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_ADDR(base, m), val)
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_OUTMI(base, m, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_ADDR(base, m), mask, val, HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_FSP_EN_BMSK                 0x00000100
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_FSP_EN_SHFT                        0x8

#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_FREQ_TH_BMSK                0x000000ff
#define HWIO_SCMO_CFG_FSPm_THRESHOLD_CFG_FREQ_TH_SHFT                       0x0

//// Register FSP_STATUS ////

#define HWIO_SCMO_CFG_FSP_STATUS_ADDR(x)                             (x+0x00000a40)
#define HWIO_SCMO_CFG_FSP_STATUS_PHYS(x)                             (x+0x00000a40)
#define HWIO_SCMO_CFG_FSP_STATUS_RMSK                                0x00000007
#define HWIO_SCMO_CFG_FSP_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_FSP_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), HWIO_SCMO_CFG_FSP_STATUS_RMSK)
#define HWIO_SCMO_CFG_FSP_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_FSP_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_FSP_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_FSP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSP_STATUS_FREQ_SET_POINT_REG_IN_USE_BMSK      0x00000007
#define HWIO_SCMO_CFG_FSP_STATUS_FREQ_SET_POINT_REG_IN_USE_SHFT             0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block SHKE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_SHKE_HW_INFO_ADDR(x)                                    (x+0x00000000)
#define HWIO_SHKE_HW_INFO_PHYS(x)                                    (x+0x00000000)
#define HWIO_SHKE_HW_INFO_RMSK                                       0xffffffff
#define HWIO_SHKE_HW_INFO_SHFT                                                0
#define HWIO_SHKE_HW_INFO_IN(x)                                      \
	in_dword_masked ( HWIO_SHKE_HW_INFO_ADDR(x), HWIO_SHKE_HW_INFO_RMSK)
#define HWIO_SHKE_HW_INFO_INM(x, mask)                               \
	in_dword_masked ( HWIO_SHKE_HW_INFO_ADDR(x), mask) 
#define HWIO_SHKE_HW_INFO_OUT(x, val)                                \
	out_dword( HWIO_SHKE_HW_INFO_ADDR(x), val)
#define HWIO_SHKE_HW_INFO_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_HW_INFO_ADDR(x), mask, val, HWIO_SHKE_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_HW_INFO_MAJOR_REVISION_BMSK                        0xff000000
#define HWIO_SHKE_HW_INFO_MAJOR_REVISION_SHFT                              0x18

#define HWIO_SHKE_HW_INFO_BRANCH_REVISION_BMSK                       0x00ff0000
#define HWIO_SHKE_HW_INFO_BRANCH_REVISION_SHFT                             0x10

#define HWIO_SHKE_HW_INFO_MINOR_REVISION_BMSK                        0x0000ff00
#define HWIO_SHKE_HW_INFO_MINOR_REVISION_SHFT                               0x8

#define HWIO_SHKE_HW_INFO_ECO_REVISION_BMSK                          0x000000ff
#define HWIO_SHKE_HW_INFO_ECO_REVISION_SHFT                                 0x0

//// Register CONFIG ////

#define HWIO_SHKE_CONFIG_ADDR(x)                                     (x+0x00000004)
#define HWIO_SHKE_CONFIG_PHYS(x)                                     (x+0x00000004)
#define HWIO_SHKE_CONFIG_RMSK                                        0x333fe001
#define HWIO_SHKE_CONFIG_SHFT                                                 0
#define HWIO_SHKE_CONFIG_IN(x)                                       \
	in_dword_masked ( HWIO_SHKE_CONFIG_ADDR(x), HWIO_SHKE_CONFIG_RMSK)
#define HWIO_SHKE_CONFIG_INM(x, mask)                                \
	in_dword_masked ( HWIO_SHKE_CONFIG_ADDR(x), mask) 
#define HWIO_SHKE_CONFIG_OUT(x, val)                                 \
	out_dword( HWIO_SHKE_CONFIG_ADDR(x), val)
#define HWIO_SHKE_CONFIG_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CONFIG_ADDR(x), mask, val, HWIO_SHKE_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CONFIG_RANK1_EN_BMSK                               0x20000000
#define HWIO_SHKE_CONFIG_RANK1_EN_SHFT                                     0x1d
#define HWIO_SHKE_CONFIG_RANK1_EN_DISABLE_FVAL                             0x0u
#define HWIO_SHKE_CONFIG_RANK1_EN_ENABLE_FVAL                              0x1u

#define HWIO_SHKE_CONFIG_RANK0_EN_BMSK                               0x10000000
#define HWIO_SHKE_CONFIG_RANK0_EN_SHFT                                     0x1c
#define HWIO_SHKE_CONFIG_RANK0_EN_DISABLE_FVAL                             0x0u
#define HWIO_SHKE_CONFIG_RANK0_EN_ENABLE_FVAL                              0x1u

#define HWIO_SHKE_CONFIG_RANK1_INITCOMPLETE_BMSK                     0x02000000
#define HWIO_SHKE_CONFIG_RANK1_INITCOMPLETE_SHFT                           0x19
#define HWIO_SHKE_CONFIG_RANK1_INITCOMPLETE_INIT_INCOMPLETE_FVAL           0x0u
#define HWIO_SHKE_CONFIG_RANK1_INITCOMPLETE_INIT_COMPLETE_FVAL             0x1u

#define HWIO_SHKE_CONFIG_RANK0_INITCOMPLETE_BMSK                     0x01000000
#define HWIO_SHKE_CONFIG_RANK0_INITCOMPLETE_SHFT                           0x18
#define HWIO_SHKE_CONFIG_RANK0_INITCOMPLETE_INIT_INCOMPLETE_FVAL           0x0u
#define HWIO_SHKE_CONFIG_RANK0_INITCOMPLETE_INIT_COMPLETE_FVAL             0x1u

#define HWIO_SHKE_CONFIG_NUM_BANKS_BMSK                              0x00300000
#define HWIO_SHKE_CONFIG_NUM_BANKS_SHFT                                    0x14
#define HWIO_SHKE_CONFIG_NUM_BANKS_ENUM_4_BANKS_FVAL                       0x0u
#define HWIO_SHKE_CONFIG_NUM_BANKS_ENUM_8_BANKS_FVAL                       0x1u

#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_BMSK               0x000f0000
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_SHFT                     0x10
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_INVALID_FVAL             0x0u

#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_BMSK          0x0000e000
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_SHFT                 0xd
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_1X_FVAL        0x0u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_2X_FVAL        0x1u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_3X_FVAL        0x2u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_4X_FVAL        0x3u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_5X_FVAL        0x4u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_6X_FVAL        0x5u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_7X_FVAL        0x6u
#define HWIO_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_8X_FVAL        0x7u

#define HWIO_SHKE_CONFIG_CLK_ON_EN_BMSK                              0x00000001
#define HWIO_SHKE_CONFIG_CLK_ON_EN_SHFT                                     0x0
#define HWIO_SHKE_CONFIG_CLK_ON_EN_DISABLE_FVAL                            0x0u
#define HWIO_SHKE_CONFIG_CLK_ON_EN_ENABLE_FVAL                             0x1u

//// Register CGC_CNTL ////

#define HWIO_SHKE_CGC_CNTL_ADDR(x)                                   (x+0x00000010)
#define HWIO_SHKE_CGC_CNTL_PHYS(x)                                   (x+0x00000010)
#define HWIO_SHKE_CGC_CNTL_RMSK                                      0x00000001
#define HWIO_SHKE_CGC_CNTL_SHFT                                               0
#define HWIO_SHKE_CGC_CNTL_IN(x)                                     \
	in_dword_masked ( HWIO_SHKE_CGC_CNTL_ADDR(x), HWIO_SHKE_CGC_CNTL_RMSK)
#define HWIO_SHKE_CGC_CNTL_INM(x, mask)                              \
	in_dword_masked ( HWIO_SHKE_CGC_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_CGC_CNTL_OUT(x, val)                               \
	out_dword( HWIO_SHKE_CGC_CNTL_ADDR(x), val)
#define HWIO_SHKE_CGC_CNTL_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CGC_CNTL_ADDR(x), mask, val, HWIO_SHKE_CGC_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CGC_CNTL_CSR_ACCESS_BMSK                           0x00000001
#define HWIO_SHKE_CGC_CNTL_CSR_ACCESS_SHFT                                  0x0
#define HWIO_SHKE_CGC_CNTL_CSR_ACCESS_DISABLE_FVAL                         0x0u
#define HWIO_SHKE_CGC_CNTL_CSR_ACCESS_ENABLE_FVAL                          0x1u

//// Register DRAM_MANUAL_0 ////

#define HWIO_SHKE_DRAM_MANUAL_0_ADDR(x)                              (x+0x00000020)
#define HWIO_SHKE_DRAM_MANUAL_0_PHYS(x)                              (x+0x00000020)
#define HWIO_SHKE_DRAM_MANUAL_0_RMSK                                 0x3ffffbfe
#define HWIO_SHKE_DRAM_MANUAL_0_SHFT                                          1
#define HWIO_SHKE_DRAM_MANUAL_0_IN(x)                                \
	in_dword_masked ( HWIO_SHKE_DRAM_MANUAL_0_ADDR(x), HWIO_SHKE_DRAM_MANUAL_0_RMSK)
#define HWIO_SHKE_DRAM_MANUAL_0_INM(x, mask)                         \
	in_dword_masked ( HWIO_SHKE_DRAM_MANUAL_0_ADDR(x), mask) 
#define HWIO_SHKE_DRAM_MANUAL_0_OUT(x, val)                          \
	out_dword( HWIO_SHKE_DRAM_MANUAL_0_ADDR(x), val)
#define HWIO_SHKE_DRAM_MANUAL_0_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DRAM_MANUAL_0_ADDR(x), mask, val, HWIO_SHKE_DRAM_MANUAL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DRAM_MANUAL_0_RANK_SEL_BMSK                        0x30000000
#define HWIO_SHKE_DRAM_MANUAL_0_RANK_SEL_SHFT                              0x1c
#define HWIO_SHKE_DRAM_MANUAL_0_RANK_SEL_INVALID_FVAL                      0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_RANK_SEL_CS0_ONLY_FVAL                     0x1u
#define HWIO_SHKE_DRAM_MANUAL_0_RANK_SEL_CS1_ONLY_FVAL                     0x2u
#define HWIO_SHKE_DRAM_MANUAL_0_RANK_SEL_CS0_AND_CS1_FVAL                  0x3u

#define HWIO_SHKE_DRAM_MANUAL_0_CK_ON_BMSK                           0x08000000
#define HWIO_SHKE_DRAM_MANUAL_0_CK_ON_SHFT                                 0x1b
#define HWIO_SHKE_DRAM_MANUAL_0_CK_ON_NOP_FVAL                             0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_CK_ON_EXECUTE_FVAL                         0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_CKE_ON_BMSK                          0x04000000
#define HWIO_SHKE_DRAM_MANUAL_0_CKE_ON_SHFT                                0x1a
#define HWIO_SHKE_DRAM_MANUAL_0_CKE_ON_NOP_FVAL                            0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_CKE_ON_EXECUTE_FVAL                        0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_ON_BMSK                       0x02000000
#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_ON_SHFT                             0x19
#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_ON_NOP_FVAL                         0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_ON_EXECUTE_FVAL                     0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_CK_OFF_BMSK                          0x01000000
#define HWIO_SHKE_DRAM_MANUAL_0_CK_OFF_SHFT                                0x18
#define HWIO_SHKE_DRAM_MANUAL_0_CK_OFF_NOP_FVAL                            0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_CK_OFF_EXECUTE_FVAL                        0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_CKE_OFF_BMSK                         0x00800000
#define HWIO_SHKE_DRAM_MANUAL_0_CKE_OFF_SHFT                               0x17
#define HWIO_SHKE_DRAM_MANUAL_0_CKE_OFF_NOP_FVAL                           0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_CKE_OFF_EXECUTE_FVAL                       0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_OFF_BMSK                      0x00400000
#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_OFF_SHFT                            0x16
#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_OFF_NOP_FVAL                        0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_RESETN_OFF_EXECUTE_FVAL                    0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_BMSK                   0x00200000
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_SHFT                         0x15
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_NOP_FVAL                     0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_EXECUTE_FVAL                 0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_BMSK                    0x00100000
#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_SHFT                          0x14
#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_NOP_FVAL                      0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_EXECUTE_FVAL                  0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_BMSK                     0x00080000
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_SHFT                           0x13
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_NOP_FVAL                       0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_EXECUTE_FVAL                   0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_BMSK                      0x00040000
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_SHFT                            0x12
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_NOP_FVAL                        0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_EXECUTE_FVAL                    0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_BMSK                    0x00020000
#define HWIO_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_SHFT                          0x11
#define HWIO_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_NOP_FVAL                      0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_EXECUTE_FVAL                  0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_BMSK                   0x00010000
#define HWIO_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_SHFT                         0x10
#define HWIO_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_NOP_FVAL                     0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_EXECUTE_FVAL                 0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_BMSK         0x00008000
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_SHFT                0xf
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_NOP_FVAL           0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_EXECUTE_FVAL       0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_BMSK         0x00004000
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_SHFT                0xe
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_NOP_FVAL           0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_EXECUTE_FVAL       0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_BMSK               0x00002000
#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_SHFT                      0xd
#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_NOP_FVAL                 0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_EXECUTE_FVAL             0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_BMSK              0x00001000
#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_SHFT                     0xc
#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_NOP_FVAL                0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_EXECUTE_FVAL            0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_BMSK             0x00000800
#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_SHFT                    0xb
#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_NOP_FVAL               0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_EXECUTE_FVAL           0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_BMSK                  0x00000200
#define HWIO_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_SHFT                         0x9
#define HWIO_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_NOP_FVAL                    0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_EXECUTE_FVAL                0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_STALL_CMDS_BMSK                      0x00000100
#define HWIO_SHKE_DRAM_MANUAL_0_STALL_CMDS_SHFT                             0x8
#define HWIO_SHKE_DRAM_MANUAL_0_STALL_CMDS_NOP_FVAL                        0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_STALL_CMDS_EXECUTE_FVAL                    0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_RESUME_CMDS_BMSK                     0x00000080
#define HWIO_SHKE_DRAM_MANUAL_0_RESUME_CMDS_SHFT                            0x7
#define HWIO_SHKE_DRAM_MANUAL_0_RESUME_CMDS_NOP_FVAL                       0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_RESUME_CMDS_EXECUTE_FVAL                   0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_BMSK       0x00000040
#define HWIO_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_SHFT              0x6
#define HWIO_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_NOP_FVAL         0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_EXECUTE_FVAL       0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_BMSK            0x00000020
#define HWIO_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_SHFT                   0x5
#define HWIO_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_NOP_FVAL              0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_EXECUTE_FVAL          0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_RD_DQCAL_BMSK                        0x00000010
#define HWIO_SHKE_DRAM_MANUAL_0_RD_DQCAL_SHFT                               0x4
#define HWIO_SHKE_DRAM_MANUAL_0_RD_DQCAL_NOP_FVAL                          0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_RD_DQCAL_EXECUTE_FVAL                      0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_START_BMSK                     0x00000008
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_START_SHFT                            0x3
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_START_NOP_FVAL                       0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_START_EXECUTE_FVAL                   0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LATCH_BMSK                     0x00000004
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LATCH_SHFT                            0x2
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LATCH_NOP_FVAL                       0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_ZQCAL_LATCH_EXECUTE_FVAL                   0x1u

#define HWIO_SHKE_DRAM_MANUAL_0_VREF_SETUP_BMSK                      0x00000002
#define HWIO_SHKE_DRAM_MANUAL_0_VREF_SETUP_SHFT                             0x1
#define HWIO_SHKE_DRAM_MANUAL_0_VREF_SETUP_NOP_FVAL                        0x0u
#define HWIO_SHKE_DRAM_MANUAL_0_VREF_SETUP_EXECUTE_FVAL                    0x1u

//// Register DRAM_MANUAL_1 ////

#define HWIO_SHKE_DRAM_MANUAL_1_ADDR(x)                              (x+0x00000024)
#define HWIO_SHKE_DRAM_MANUAL_1_PHYS(x)                              (x+0x00000024)
#define HWIO_SHKE_DRAM_MANUAL_1_RMSK                                 0x0001ffff
#define HWIO_SHKE_DRAM_MANUAL_1_SHFT                                          0
#define HWIO_SHKE_DRAM_MANUAL_1_IN(x)                                \
	in_dword_masked ( HWIO_SHKE_DRAM_MANUAL_1_ADDR(x), HWIO_SHKE_DRAM_MANUAL_1_RMSK)
#define HWIO_SHKE_DRAM_MANUAL_1_INM(x, mask)                         \
	in_dword_masked ( HWIO_SHKE_DRAM_MANUAL_1_ADDR(x), mask) 
#define HWIO_SHKE_DRAM_MANUAL_1_OUT(x, val)                          \
	out_dword( HWIO_SHKE_DRAM_MANUAL_1_ADDR(x), val)
#define HWIO_SHKE_DRAM_MANUAL_1_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DRAM_MANUAL_1_ADDR(x), mask, val, HWIO_SHKE_DRAM_MANUAL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_BMSK               0x00010000
#define HWIO_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_SHFT                     0x10
#define HWIO_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_TIMER_CLOCK_FVAL         0x0u
#define HWIO_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_XO_CLOCK_FVAL            0x1u

#define HWIO_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_BMSK      0x0000ffff
#define HWIO_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_SHFT             0x0

//// Register MREG_ADDR_WDATA_CNTL ////

#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x)                       (x+0x00000030)
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_PHYS(x)                       (x+0x00000030)
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_RMSK                          0x0ff0ffff
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_SHFT                                   0
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), HWIO_SHKE_MREG_ADDR_WDATA_CNTL_RMSK)
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_OUT(x, val)                   \
	out_dword( HWIO_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), val)
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), mask, val, HWIO_SHKE_MREG_ADDR_WDATA_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_BMSK                0x0ff00000
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_SHFT                      0x14

#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_BMSK               0x0000ffff
#define HWIO_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_SHFT                      0x0

//// Register MREG_RDATA_RANK1_U ////

#define HWIO_SHKE_MREG_RDATA_RANK1_U_ADDR(x)                         (x+0x00000050)
#define HWIO_SHKE_MREG_RDATA_RANK1_U_PHYS(x)                         (x+0x00000050)
#define HWIO_SHKE_MREG_RDATA_RANK1_U_RMSK                            0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK1_U_SHFT                                     0
#define HWIO_SHKE_MREG_RDATA_RANK1_U_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK1_U_ADDR(x), HWIO_SHKE_MREG_RDATA_RANK1_U_RMSK)
#define HWIO_SHKE_MREG_RDATA_RANK1_U_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK1_U_ADDR(x), mask) 
#define HWIO_SHKE_MREG_RDATA_RANK1_U_OUT(x, val)                     \
	out_dword( HWIO_SHKE_MREG_RDATA_RANK1_U_ADDR(x), val)
#define HWIO_SHKE_MREG_RDATA_RANK1_U_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MREG_RDATA_RANK1_U_ADDR(x), mask, val, HWIO_SHKE_MREG_RDATA_RANK1_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_BMSK                 0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_SHFT                        0x0

//// Register MREG_RDATA_RANK1_L ////

#define HWIO_SHKE_MREG_RDATA_RANK1_L_ADDR(x)                         (x+0x00000054)
#define HWIO_SHKE_MREG_RDATA_RANK1_L_PHYS(x)                         (x+0x00000054)
#define HWIO_SHKE_MREG_RDATA_RANK1_L_RMSK                            0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK1_L_SHFT                                     0
#define HWIO_SHKE_MREG_RDATA_RANK1_L_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK1_L_ADDR(x), HWIO_SHKE_MREG_RDATA_RANK1_L_RMSK)
#define HWIO_SHKE_MREG_RDATA_RANK1_L_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK1_L_ADDR(x), mask) 
#define HWIO_SHKE_MREG_RDATA_RANK1_L_OUT(x, val)                     \
	out_dword( HWIO_SHKE_MREG_RDATA_RANK1_L_ADDR(x), val)
#define HWIO_SHKE_MREG_RDATA_RANK1_L_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MREG_RDATA_RANK1_L_ADDR(x), mask, val, HWIO_SHKE_MREG_RDATA_RANK1_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_BMSK                 0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_SHFT                        0x0

//// Register MREG_RDATA_RANK0_U ////

#define HWIO_SHKE_MREG_RDATA_RANK0_U_ADDR(x)                         (x+0x00000060)
#define HWIO_SHKE_MREG_RDATA_RANK0_U_PHYS(x)                         (x+0x00000060)
#define HWIO_SHKE_MREG_RDATA_RANK0_U_RMSK                            0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK0_U_SHFT                                     0
#define HWIO_SHKE_MREG_RDATA_RANK0_U_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK0_U_ADDR(x), HWIO_SHKE_MREG_RDATA_RANK0_U_RMSK)
#define HWIO_SHKE_MREG_RDATA_RANK0_U_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK0_U_ADDR(x), mask) 
#define HWIO_SHKE_MREG_RDATA_RANK0_U_OUT(x, val)                     \
	out_dword( HWIO_SHKE_MREG_RDATA_RANK0_U_ADDR(x), val)
#define HWIO_SHKE_MREG_RDATA_RANK0_U_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MREG_RDATA_RANK0_U_ADDR(x), mask, val, HWIO_SHKE_MREG_RDATA_RANK0_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_BMSK                 0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_SHFT                        0x0

//// Register MREG_RDATA_RANK0_L ////

#define HWIO_SHKE_MREG_RDATA_RANK0_L_ADDR(x)                         (x+0x00000064)
#define HWIO_SHKE_MREG_RDATA_RANK0_L_PHYS(x)                         (x+0x00000064)
#define HWIO_SHKE_MREG_RDATA_RANK0_L_RMSK                            0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK0_L_SHFT                                     0
#define HWIO_SHKE_MREG_RDATA_RANK0_L_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK0_L_ADDR(x), HWIO_SHKE_MREG_RDATA_RANK0_L_RMSK)
#define HWIO_SHKE_MREG_RDATA_RANK0_L_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_RANK0_L_ADDR(x), mask) 
#define HWIO_SHKE_MREG_RDATA_RANK0_L_OUT(x, val)                     \
	out_dword( HWIO_SHKE_MREG_RDATA_RANK0_L_ADDR(x), val)
#define HWIO_SHKE_MREG_RDATA_RANK0_L_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MREG_RDATA_RANK0_L_ADDR(x), mask, val, HWIO_SHKE_MREG_RDATA_RANK0_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_BMSK                 0xffffffff
#define HWIO_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_SHFT                        0x0

//// Register MREG_RDATA_STATUS ////

#define HWIO_SHKE_MREG_RDATA_STATUS_ADDR(x)                          (x+0x00000070)
#define HWIO_SHKE_MREG_RDATA_STATUS_PHYS(x)                          (x+0x00000070)
#define HWIO_SHKE_MREG_RDATA_STATUS_RMSK                             0x00000001
#define HWIO_SHKE_MREG_RDATA_STATUS_SHFT                                      0
#define HWIO_SHKE_MREG_RDATA_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_STATUS_ADDR(x), HWIO_SHKE_MREG_RDATA_STATUS_RMSK)
#define HWIO_SHKE_MREG_RDATA_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_MREG_RDATA_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_MREG_RDATA_STATUS_OUT(x, val)                      \
	out_dword( HWIO_SHKE_MREG_RDATA_STATUS_ADDR(x), val)
#define HWIO_SHKE_MREG_RDATA_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MREG_RDATA_STATUS_ADDR(x), mask, val, HWIO_SHKE_MREG_RDATA_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_BMSK                0x00000001
#define HWIO_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_SHFT                       0x0
#define HWIO_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_NO_TIMEOUT_FVAL           0x0u
#define HWIO_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_TIMEOUT_FVAL              0x1u

//// Register DRAM_STATUS ////

#define HWIO_SHKE_DRAM_STATUS_ADDR(x)                                (x+0x00000074)
#define HWIO_SHKE_DRAM_STATUS_PHYS(x)                                (x+0x00000074)
#define HWIO_SHKE_DRAM_STATUS_RMSK                                   0x00000007
#define HWIO_SHKE_DRAM_STATUS_SHFT                                            0
#define HWIO_SHKE_DRAM_STATUS_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_DRAM_STATUS_ADDR(x), HWIO_SHKE_DRAM_STATUS_RMSK)
#define HWIO_SHKE_DRAM_STATUS_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_DRAM_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_DRAM_STATUS_OUT(x, val)                            \
	out_dword( HWIO_SHKE_DRAM_STATUS_ADDR(x), val)
#define HWIO_SHKE_DRAM_STATUS_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DRAM_STATUS_ADDR(x), mask, val, HWIO_SHKE_DRAM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_BMSK                    0x00000004
#define HWIO_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_SHFT                           0x2
#define HWIO_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_NOT_IN_SELF_REFRESH_FVAL       0x0u
#define HWIO_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_IN_SELF_REFRESH_FVAL          0x1u

#define HWIO_SHKE_DRAM_STATUS_SW_SELF_RFSH_BMSK                      0x00000002
#define HWIO_SHKE_DRAM_STATUS_SW_SELF_RFSH_SHFT                             0x1
#define HWIO_SHKE_DRAM_STATUS_SW_SELF_RFSH_NOT_IN_SELF_REFRESH_FVAL        0x0u
#define HWIO_SHKE_DRAM_STATUS_SW_SELF_RFSH_IN_SELF_REFRESH_FVAL            0x1u

#define HWIO_SHKE_DRAM_STATUS_STALL_BMSK                             0x00000001
#define HWIO_SHKE_DRAM_STATUS_STALL_SHFT                                    0x0
#define HWIO_SHKE_DRAM_STATUS_STALL_NOT_STALLED_FVAL                       0x0u
#define HWIO_SHKE_DRAM_STATUS_STALL_STALLED_FVAL                           0x1u

//// Register DRAM_DEBUG_CMD_0 ////

#define HWIO_SHKE_DRAM_DEBUG_CMD_0_ADDR(x)                           (x+0x00000080)
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_PHYS(x)                           (x+0x00000080)
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_RMSK                              0x0000ffff
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_SHFT                                       0
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), HWIO_SHKE_DRAM_DEBUG_CMD_0_RMSK)
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), mask) 
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_OUT(x, val)                       \
	out_dword( HWIO_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), val)
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), mask, val, HWIO_SHKE_DRAM_DEBUG_CMD_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_BMSK                  0x0000ffff
#define HWIO_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_SHFT                         0x0

//// Register DRAM_DEBUG_CMD_1 ////

#define HWIO_SHKE_DRAM_DEBUG_CMD_1_ADDR(x)                           (x+0x00000084)
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_PHYS(x)                           (x+0x00000084)
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_RMSK                              0x0000ffff
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_SHFT                                       0
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), HWIO_SHKE_DRAM_DEBUG_CMD_1_RMSK)
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), mask) 
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_OUT(x, val)                       \
	out_dword( HWIO_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), val)
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), mask, val, HWIO_SHKE_DRAM_DEBUG_CMD_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_BMSK                   0x0000ffff
#define HWIO_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_SHFT                          0x0

//// Register DRAM_DEBUG_CMD_2 ////

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_ADDR(x)                           (x+0x00000088)
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_PHYS(x)                           (x+0x00000088)
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_RMSK                              0x3ff00000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_SHFT                                      20
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), HWIO_SHKE_DRAM_DEBUG_CMD_2_RMSK)
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), mask) 
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_OUT(x, val)                       \
	out_dword( HWIO_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), val)
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), mask, val, HWIO_SHKE_DRAM_DEBUG_CMD_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_BMSK                     0x30000000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_SHFT                           0x1c

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_BMSK                    0x08000000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_SHFT                          0x1b

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_BMSK                    0x04000000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_SHFT                          0x1a

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_BMSK                     0x02000000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_SHFT                           0x19

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_BMSK                      0x01000000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_SHFT                            0x18

#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_BMSK                       0x00f00000
#define HWIO_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_SHFT                             0x14

//// Register PERIODIC_MRR ////

#define HWIO_SHKE_PERIODIC_MRR_ADDR(x)                               (x+0x000000a0)
#define HWIO_SHKE_PERIODIC_MRR_PHYS(x)                               (x+0x000000a0)
#define HWIO_SHKE_PERIODIC_MRR_RMSK                                  0x0ff3ffff
#define HWIO_SHKE_PERIODIC_MRR_SHFT                                           0
#define HWIO_SHKE_PERIODIC_MRR_IN(x)                                 \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_ADDR(x), HWIO_SHKE_PERIODIC_MRR_RMSK)
#define HWIO_SHKE_PERIODIC_MRR_INM(x, mask)                          \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_MRR_OUT(x, val)                           \
	out_dword( HWIO_SHKE_PERIODIC_MRR_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_MRR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_MRR_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_MRR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_MRR_MRR_ADDR_BMSK                         0x0ff00000
#define HWIO_SHKE_PERIODIC_MRR_MRR_ADDR_SHFT                               0x14

#define HWIO_SHKE_PERIODIC_MRR_MRR_RANK_SEL_BMSK                     0x00030000
#define HWIO_SHKE_PERIODIC_MRR_MRR_RANK_SEL_SHFT                           0x10
#define HWIO_SHKE_PERIODIC_MRR_MRR_RANK_SEL_NOT_VALID_FVAL                 0x0u
#define HWIO_SHKE_PERIODIC_MRR_MRR_RANK_SEL_RANK_0_ONLY_FVAL               0x1u
#define HWIO_SHKE_PERIODIC_MRR_MRR_RANK_SEL_RANK_1_ONLY_FVAL               0x2u
#define HWIO_SHKE_PERIODIC_MRR_MRR_RANK_SEL_BOTH_RANKS_0_AND_1_FVAL        0x3u

#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_BMSK                     0x0000ffff
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_SHFT                            0x0
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_DISABLED_FVAL                  0x0u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_8MS_FVAL             0x100u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_16MS_FVAL            0x200u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_32MS_FVAL            0x400u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_64MS_FVAL            0x800u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_128MS_FVAL          0x1000u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_256MS_FVAL          0x2000u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_512MS_FVAL          0x4000u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_1024MS_FVAL         0x8000u
#define HWIO_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_2048MS_FVAL         0xffffu

//// Register PERIODIC_MRR_RDATA_RANK1_U ////

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x)                 (x+0x000000b0)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_PHYS(x)                 (x+0x000000b0)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK                    0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_SHFT                             0
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_IN(x)                   \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_INM(x, mask)            \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_OUT(x, val)             \
	out_dword( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_BMSK          0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_SHFT                 0x0

//// Register PERIODIC_MRR_RDATA_RANK1_L ////

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x)                 (x+0x000000b4)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_PHYS(x)                 (x+0x000000b4)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK                    0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_SHFT                             0
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_IN(x)                   \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_INM(x, mask)            \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_OUT(x, val)             \
	out_dword( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_BMSK          0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_SHFT                 0x0

//// Register PERIODIC_MRR_RDATA_RANK0_U ////

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x)                 (x+0x000000b8)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_PHYS(x)                 (x+0x000000b8)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK                    0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_SHFT                             0
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_IN(x)                   \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_INM(x, mask)            \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_OUT(x, val)             \
	out_dword( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_BMSK          0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_SHFT                 0x0

//// Register PERIODIC_MRR_RDATA_RANK0_L ////

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x)                 (x+0x000000bc)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_PHYS(x)                 (x+0x000000bc)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK                    0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_SHFT                             0
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_IN(x)                   \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_INM(x, mask)            \
	in_dword_masked ( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_OUT(x, val)             \
	out_dword( HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_BMSK          0xffffffff
#define HWIO_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_SHFT                 0x0

//// Register DERATE_REF_RANK0 ////

#define HWIO_SHKE_DERATE_REF_RANK0_ADDR(x)                           (x+0x000000c0)
#define HWIO_SHKE_DERATE_REF_RANK0_PHYS(x)                           (x+0x000000c0)
#define HWIO_SHKE_DERATE_REF_RANK0_RMSK                              0x00000007
#define HWIO_SHKE_DERATE_REF_RANK0_SHFT                                       0
#define HWIO_SHKE_DERATE_REF_RANK0_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_DERATE_REF_RANK0_ADDR(x), HWIO_SHKE_DERATE_REF_RANK0_RMSK)
#define HWIO_SHKE_DERATE_REF_RANK0_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_DERATE_REF_RANK0_ADDR(x), mask) 
#define HWIO_SHKE_DERATE_REF_RANK0_OUT(x, val)                       \
	out_dword( HWIO_SHKE_DERATE_REF_RANK0_ADDR(x), val)
#define HWIO_SHKE_DERATE_REF_RANK0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DERATE_REF_RANK0_ADDR(x), mask, val, HWIO_SHKE_DERATE_REF_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DERATE_REF_RANK0_DERATE_REF_VALUE_BMSK             0x00000007
#define HWIO_SHKE_DERATE_REF_RANK0_DERATE_REF_VALUE_SHFT                    0x0

//// Register DERATE_REF_RANK1 ////

#define HWIO_SHKE_DERATE_REF_RANK1_ADDR(x)                           (x+0x000000c4)
#define HWIO_SHKE_DERATE_REF_RANK1_PHYS(x)                           (x+0x000000c4)
#define HWIO_SHKE_DERATE_REF_RANK1_RMSK                              0x00000007
#define HWIO_SHKE_DERATE_REF_RANK1_SHFT                                       0
#define HWIO_SHKE_DERATE_REF_RANK1_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_DERATE_REF_RANK1_ADDR(x), HWIO_SHKE_DERATE_REF_RANK1_RMSK)
#define HWIO_SHKE_DERATE_REF_RANK1_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_DERATE_REF_RANK1_ADDR(x), mask) 
#define HWIO_SHKE_DERATE_REF_RANK1_OUT(x, val)                       \
	out_dword( HWIO_SHKE_DERATE_REF_RANK1_ADDR(x), val)
#define HWIO_SHKE_DERATE_REF_RANK1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DERATE_REF_RANK1_ADDR(x), mask, val, HWIO_SHKE_DERATE_REF_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DERATE_REF_RANK1_DERATE_REF_VALUE_BMSK             0x00000007
#define HWIO_SHKE_DERATE_REF_RANK1_DERATE_REF_VALUE_SHFT                    0x0

//// Register PERIODIC_ZQCAL ////

#define HWIO_SHKE_PERIODIC_ZQCAL_ADDR(x)                             (x+0x000000d0)
#define HWIO_SHKE_PERIODIC_ZQCAL_PHYS(x)                             (x+0x000000d0)
#define HWIO_SHKE_PERIODIC_ZQCAL_RMSK                                0x3000ffff
#define HWIO_SHKE_PERIODIC_ZQCAL_SHFT                                         0
#define HWIO_SHKE_PERIODIC_ZQCAL_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_PERIODIC_ZQCAL_ADDR(x), HWIO_SHKE_PERIODIC_ZQCAL_RMSK)
#define HWIO_SHKE_PERIODIC_ZQCAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_PERIODIC_ZQCAL_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_ZQCAL_OUT(x, val)                         \
	out_dword( HWIO_SHKE_PERIODIC_ZQCAL_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_ZQCAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_ZQCAL_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_ZQCAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_ZQCAL_RANK_SEL_BMSK                       0x30000000
#define HWIO_SHKE_PERIODIC_ZQCAL_RANK_SEL_SHFT                             0x1c
#define HWIO_SHKE_PERIODIC_ZQCAL_RANK_SEL_NOT_VALID_FVAL                   0x0u
#define HWIO_SHKE_PERIODIC_ZQCAL_RANK_SEL_RANK_0_ONLY_FVAL                 0x1u
#define HWIO_SHKE_PERIODIC_ZQCAL_RANK_SEL_RANK_1_ONLY_FVAL                 0x2u
#define HWIO_SHKE_PERIODIC_ZQCAL_RANK_SEL_BOTH_RANKS_0_AND_1_FVAL          0x3u

#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_BMSK                 0x0000ffff
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_SHFT                        0x0
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_DISABLED_FVAL              0x0u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_8MS_FVAL         0x100u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_16MS_FVAL        0x200u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_32MS_FVAL        0x400u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_64MS_FVAL        0x800u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_128MS_FVAL      0x1000u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_256MS_FVAL      0x2000u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_512MS_FVAL      0x4000u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_1024MS_FVAL     0x8000u
#define HWIO_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_2048MS_FVAL     0xffffu

//// Register PERIODIC_ZQCAL_1 ////

#define HWIO_SHKE_PERIODIC_ZQCAL_1_ADDR(x)                           (x+0x000000d4)
#define HWIO_SHKE_PERIODIC_ZQCAL_1_PHYS(x)                           (x+0x000000d4)
#define HWIO_SHKE_PERIODIC_ZQCAL_1_RMSK                              0x0703ffff
#define HWIO_SHKE_PERIODIC_ZQCAL_1_SHFT                                       0
#define HWIO_SHKE_PERIODIC_ZQCAL_1_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_PERIODIC_ZQCAL_1_ADDR(x), HWIO_SHKE_PERIODIC_ZQCAL_1_RMSK)
#define HWIO_SHKE_PERIODIC_ZQCAL_1_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_PERIODIC_ZQCAL_1_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_ZQCAL_1_OUT(x, val)                       \
	out_dword( HWIO_SHKE_PERIODIC_ZQCAL_1_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_ZQCAL_1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_ZQCAL_1_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_ZQCAL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQ_LATCH_STAGGER_BMSK             0x04000000
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQ_LATCH_STAGGER_SHFT                   0x1a

#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQ_START_STAGGER_BMSK             0x02000000
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQ_START_STAGGER_SHFT                   0x19

#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQ_TIME_SLICE_MODE_BMSK           0x01000000
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQ_TIME_SLICE_MODE_SHFT                 0x18

#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_MODE_BMSK                   0x00030000
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_MODE_SHFT                         0x10
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_MODE_NOT_VALID_FVAL               0x0u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_MODE_ZQCAL_START_FVAL             0x1u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_MODE_ZQCAL_LATCH_FVAL             0x2u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_MODE_FULL_ZQCAL_FVAL              0x3u

#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_BMSK               0x0000ffff
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_SHFT                      0x0
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_DISABLED_FVAL            0x0u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_8US_FVAL       0x100u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_16US_FVAL      0x200u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_32US_FVAL      0x400u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_64US_FVAL      0x800u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_128US_FVAL    0x1000u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_256US_FVAL    0x2000u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_512US_FVAL    0x4000u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_1024US_FVAL    0x8000u
#define HWIO_SHKE_PERIODIC_ZQCAL_1_ZQCAL_INTERVAL_TIME_OF_2048US_FVAL    0xffffu

//// Register AUTO_REFRESH_CNTL ////

#define HWIO_SHKE_AUTO_REFRESH_CNTL_ADDR(x)                          (x+0x000000f0)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_PHYS(x)                          (x+0x000000f0)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_RMSK                             0x33c103ff
#define HWIO_SHKE_AUTO_REFRESH_CNTL_SHFT                                      0
#define HWIO_SHKE_AUTO_REFRESH_CNTL_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_AUTO_REFRESH_CNTL_ADDR(x), HWIO_SHKE_AUTO_REFRESH_CNTL_RMSK)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_AUTO_REFRESH_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_AUTO_REFRESH_CNTL_OUT(x, val)                      \
	out_dword( HWIO_SHKE_AUTO_REFRESH_CNTL_ADDR(x), val)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_AUTO_REFRESH_CNTL_ADDR(x), mask, val, HWIO_SHKE_AUTO_REFRESH_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_BMSK      0x20000000
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_SHFT            0x1d
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_DISABLE_FVAL       0x0u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_ENABLE_FVAL       0x1u

#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_BMSK      0x10000000
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_SHFT            0x1c
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_DISABLE_FVAL       0x0u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_ENABLE_FVAL       0x1u

#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_BMSK           0x03000000
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_SHFT                 0x18
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_ALL_BANK_REFRESH_FVAL       0x0u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_PER_BANK_REFRESH_FVAL       0x1u

#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_BMSK   0x00c00000
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_SHFT         0x16
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_DISABLE_FVAL       0x0u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_TREFI_0_5X_OR_TREFI_0_25X_FVAL       0x1u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_TREFI_0_25X_FVAL       0x2u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_NOT_VALID_FVAL       0x3u

#define HWIO_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_BMSK 0x00010000
#define HWIO_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_SHFT       0x10
#define HWIO_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_ENABLE_FVAL       0x0u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_DISABLE_FVAL       0x1u

#define HWIO_SHKE_AUTO_REFRESH_CNTL_TREFI_BMSK                       0x000003ff
#define HWIO_SHKE_AUTO_REFRESH_CNTL_TREFI_SHFT                              0x0

//// Register SELF_REFRESH_CNTL ////

#define HWIO_SHKE_SELF_REFRESH_CNTL_ADDR(x)                          (x+0x000000f4)
#define HWIO_SHKE_SELF_REFRESH_CNTL_PHYS(x)                          (x+0x000000f4)
#define HWIO_SHKE_SELF_REFRESH_CNTL_RMSK                             0x30fff100
#define HWIO_SHKE_SELF_REFRESH_CNTL_SHFT                                      8
#define HWIO_SHKE_SELF_REFRESH_CNTL_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_SELF_REFRESH_CNTL_ADDR(x), HWIO_SHKE_SELF_REFRESH_CNTL_RMSK)
#define HWIO_SHKE_SELF_REFRESH_CNTL_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_SELF_REFRESH_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_SELF_REFRESH_CNTL_OUT(x, val)                      \
	out_dword( HWIO_SHKE_SELF_REFRESH_CNTL_ADDR(x), val)
#define HWIO_SHKE_SELF_REFRESH_CNTL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SELF_REFRESH_CNTL_ADDR(x), mask, val, HWIO_SHKE_SELF_REFRESH_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_BMSK   0x20000000
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_SHFT         0x1d
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_DISABLE_FVAL       0x0u
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_ENABLE_FVAL       0x1u

#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_BMSK   0x10000000
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_SHFT         0x1c
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_DISABLE_FVAL       0x0u
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_ENABLE_FVAL       0x1u

#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_BMSK     0x00fff000
#define HWIO_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_SHFT            0xc

#define HWIO_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_BMSK     0x00000100
#define HWIO_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_SHFT            0x8
#define HWIO_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_DISABLE_FVAL       0x0u
#define HWIO_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_ENABLE_FVAL       0x1u

//// Register AUTO_REFRESH_CNTL_1 ////

#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x)                        (x+0x00000100)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_PHYS(x)                        (x+0x00000100)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_RMSK                           0x000003ff
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_SHFT                                    0
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), HWIO_SHKE_AUTO_REFRESH_CNTL_1_RMSK)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), mask) 
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_OUT(x, val)                    \
	out_dword( HWIO_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), val)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), mask, val, HWIO_SHKE_AUTO_REFRESH_CNTL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_TREFI_BMSK                     0x000003ff
#define HWIO_SHKE_AUTO_REFRESH_CNTL_1_TREFI_SHFT                            0x0

//// Register AUTO_REFRESH_CNTL_2 ////

#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x)                        (x+0x00000104)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_PHYS(x)                        (x+0x00000104)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_RMSK                           0xffff0001
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_SHFT                                    0
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), HWIO_SHKE_AUTO_REFRESH_CNTL_2_RMSK)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), mask) 
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_OUT(x, val)                    \
	out_dword( HWIO_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), val)
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), mask, val, HWIO_SHKE_AUTO_REFRESH_CNTL_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_RFSH_UPDATE_TIMER_BMSK         0xffff0000
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_RFSH_UPDATE_TIMER_SHFT               0x10

#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_BMSK            0x00000001
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_SHFT                   0x0
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_TREFI_0_5X_OR_LESS_FVAL       0x0u
#define HWIO_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_TREFI_0_25X_FVAL       0x1u

//// Register INTERVAL_TIMER_CNTL ////

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_ADDR(x)                        (x+0x000000d8)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_PHYS(x)                        (x+0x000000d8)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_RMSK                           0xffffffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_SHFT                                    0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_ADDR(x), HWIO_SHKE_INTERVAL_TIMER_CNTL_RMSK)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_OUT(x, val)                    \
	out_dword( HWIO_SHKE_INTERVAL_TIMER_CNTL_ADDR(x), val)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_TIMER_CNTL_ADDR(x), mask, val, HWIO_SHKE_INTERVAL_TIMER_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_BMSK    0xffff0000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_SHFT          0x10
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_DISABLED_FVAL       0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_8MS_FVAL     0x100u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_16MS_FVAL     0x200u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_32MS_FVAL     0x400u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_64MS_FVAL     0x800u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_128MS_FVAL    0x1000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_256MS_FVAL    0x2000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_512MS_FVAL    0x4000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_1024MS_FVAL    0x8000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_TRIGGER_TIME_OF_2048MS_FVAL    0xffffu

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_BMSK       0x0000ffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_SHFT              0x0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_DISABLED_FVAL       0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_8US_FVAL     0x100u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_16US_FVAL     0x200u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_32US_FVAL     0x400u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_64US_FVAL     0x800u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_128US_FVAL    0x1000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_256US_FVAL    0x2000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_512US_FVAL    0x4000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_1024US_FVAL    0x8000u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_INTERVAL_TIMER_READ_TIME_OF_2048US_FVAL    0xffffu

//// Register INTERVAL_TIMER_CNTL_1 ////

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_ADDR(x)                      (x+0x000000dc)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_PHYS(x)                      (x+0x000000dc)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RMSK                         0x1111ff03
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_SHFT                                  0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_1_ADDR(x), HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RMSK)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_1_ADDR(x), mask) 
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_OUT(x, val)                  \
	out_dword( HWIO_SHKE_INTERVAL_TIMER_CNTL_1_ADDR(x), val)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_TIMER_CNTL_1_ADDR(x), mask, val, HWIO_SHKE_INTERVAL_TIMER_CNTL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_PERIODIC_MPC_DTTS_BYPASS_EN_BMSK 0x10000000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_PERIODIC_MPC_DTTS_BYPASS_EN_SHFT       0x1c
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_PERIODIC_MPC_DTTS_BYPASS_EN_DISABLE_FVAL       0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_PERIODIC_MPC_DTTS_BYPASS_EN_ENABLE_FVAL       0x1u

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_INTERVAL_TIMER_BMSK          0x01000000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_INTERVAL_TIMER_SHFT                0x18
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_INTERVAL_TIMER_DISABLE_FVAL        0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_INTERVAL_TIMER_ENABLE_FVAL         0x1u

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_THRESHOLD_COMPARE_BMSK       0x00100000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_THRESHOLD_COMPARE_SHFT             0x14
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_THRESHOLD_COMPARE_DISABLE_FVAL       0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_THRESHOLD_COMPARE_ENABLE_FVAL       0x1u

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_BYPASS_MPC_STOP_BMSK         0x00010000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_BYPASS_MPC_STOP_SHFT               0x10
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_BYPASS_MPC_STOP_DISABLE_FVAL       0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_BYPASS_MPC_STOP_ENABLE_FVAL        0x1u

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_THERSHOLD_BMSK               0x0000ff00
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_THERSHOLD_SHFT                      0x8

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RANK_EN_BMSK                 0x00000003
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RANK_EN_SHFT                        0x0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RANK_EN_DISABLE_FVAL               0x0u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RANK_EN_RANK0_EN_FVAL              0x1u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RANK_EN_RANK1_EN_FVAL              0x2u
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_1_RANK_EN_BOTH_RANKS_EN_FVAL         0x3u

//// Register INTERVAL_TIMER_CNTL_2 ////

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_ADDR(x)                      (x+0x000001d0)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_PHYS(x)                      (x+0x000001d0)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_RMSK                         0xffffffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_SHFT                                  0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_2_ADDR(x), HWIO_SHKE_INTERVAL_TIMER_CNTL_2_RMSK)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_2_ADDR(x), mask) 
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_OUT(x, val)                  \
	out_dword( HWIO_SHKE_INTERVAL_TIMER_CNTL_2_ADDR(x), val)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_TIMER_CNTL_2_ADDR(x), mask, val, HWIO_SHKE_INTERVAL_TIMER_CNTL_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_COMPARE_VALUE_RANK1_BMSK     0xffff0000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_COMPARE_VALUE_RANK1_SHFT           0x10

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_COMPARE_VALUE_RANK0_BMSK     0x0000ffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_2_COMPARE_VALUE_RANK0_SHFT            0x0

//// Register INTERVAL_TIMER_CNTL_3 ////

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_ADDR(x)                      (x+0x000001d4)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_PHYS(x)                      (x+0x000001d4)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_RMSK                         0xffffffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_SHFT                                  0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_3_ADDR(x), HWIO_SHKE_INTERVAL_TIMER_CNTL_3_RMSK)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_3_ADDR(x), mask) 
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_OUT(x, val)                  \
	out_dword( HWIO_SHKE_INTERVAL_TIMER_CNTL_3_ADDR(x), val)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_TIMER_CNTL_3_ADDR(x), mask, val, HWIO_SHKE_INTERVAL_TIMER_CNTL_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_RECEIVED_VALUE_RANK0_CHB_BMSK 0xffff0000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_RECEIVED_VALUE_RANK0_CHB_SHFT       0x10

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_RECEIVED_VALUE_RANK0_CHA_BMSK 0x0000ffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_3_RECEIVED_VALUE_RANK0_CHA_SHFT        0x0

//// Register INTERVAL_TIMER_CNTL_4 ////

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_ADDR(x)                      (x+0x000001d8)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_PHYS(x)                      (x+0x000001d8)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_RMSK                         0xffffffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_SHFT                                  0
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_4_ADDR(x), HWIO_SHKE_INTERVAL_TIMER_CNTL_4_RMSK)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CNTL_4_ADDR(x), mask) 
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_OUT(x, val)                  \
	out_dword( HWIO_SHKE_INTERVAL_TIMER_CNTL_4_ADDR(x), val)
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_TIMER_CNTL_4_ADDR(x), mask, val, HWIO_SHKE_INTERVAL_TIMER_CNTL_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_RECEIVED_VALUE_RANK1_CHB_BMSK 0xffff0000
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_RECEIVED_VALUE_RANK1_CHB_SHFT       0x10

#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_RECEIVED_VALUE_RANK1_CHA_BMSK 0x0000ffff
#define HWIO_SHKE_INTERVAL_TIMER_CNTL_4_RECEIVED_VALUE_RANK1_CHA_SHFT        0x0

//// Register VREF_TRAINING_CNTL ////

#define HWIO_SHKE_VREF_TRAINING_CNTL_ADDR(x)                         (x+0x000000fc)
#define HWIO_SHKE_VREF_TRAINING_CNTL_PHYS(x)                         (x+0x000000fc)
#define HWIO_SHKE_VREF_TRAINING_CNTL_RMSK                            0x001fffff
#define HWIO_SHKE_VREF_TRAINING_CNTL_SHFT                                     0
#define HWIO_SHKE_VREF_TRAINING_CNTL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_VREF_TRAINING_CNTL_ADDR(x), HWIO_SHKE_VREF_TRAINING_CNTL_RMSK)
#define HWIO_SHKE_VREF_TRAINING_CNTL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_VREF_TRAINING_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_VREF_TRAINING_CNTL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_VREF_TRAINING_CNTL_ADDR(x), val)
#define HWIO_SHKE_VREF_TRAINING_CNTL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_VREF_TRAINING_CNTL_ADDR(x), mask, val, HWIO_SHKE_VREF_TRAINING_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_VREF_TRAINING_CNTL_VREF_PULSE_WIDTH_BMSK           0x001f0000
#define HWIO_SHKE_VREF_TRAINING_CNTL_VREF_PULSE_WIDTH_SHFT                 0x10

#define HWIO_SHKE_VREF_TRAINING_CNTL_VREF_DATA_CH_B_BMSK             0x0000ff00
#define HWIO_SHKE_VREF_TRAINING_CNTL_VREF_DATA_CH_B_SHFT                    0x8

#define HWIO_SHKE_VREF_TRAINING_CNTL_VREF_DATA_CH_A_BMSK             0x000000ff
#define HWIO_SHKE_VREF_TRAINING_CNTL_VREF_DATA_CH_A_SHFT                    0x0

//// Register MPC_CNTL ////

#define HWIO_SHKE_MPC_CNTL_ADDR(x)                                   (x+0x000000e0)
#define HWIO_SHKE_MPC_CNTL_PHYS(x)                                   (x+0x000000e0)
#define HWIO_SHKE_MPC_CNTL_RMSK                                      0x00000371
#define HWIO_SHKE_MPC_CNTL_SHFT                                               0
#define HWIO_SHKE_MPC_CNTL_IN(x)                                     \
	in_dword_masked ( HWIO_SHKE_MPC_CNTL_ADDR(x), HWIO_SHKE_MPC_CNTL_RMSK)
#define HWIO_SHKE_MPC_CNTL_INM(x, mask)                              \
	in_dword_masked ( HWIO_SHKE_MPC_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_MPC_CNTL_OUT(x, val)                               \
	out_dword( HWIO_SHKE_MPC_CNTL_ADDR(x), val)
#define HWIO_SHKE_MPC_CNTL_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_CNTL_ADDR(x), mask, val, HWIO_SHKE_MPC_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_CNTL_ISSUE_TO_RANK_BMSK                        0x00000300
#define HWIO_SHKE_MPC_CNTL_ISSUE_TO_RANK_SHFT                               0x8
#define HWIO_SHKE_MPC_CNTL_ISSUE_TO_RANK_INVALID_FVAL                      0x0u
#define HWIO_SHKE_MPC_CNTL_ISSUE_TO_RANK_CS0_ONLY_FVAL                     0x1u
#define HWIO_SHKE_MPC_CNTL_ISSUE_TO_RANK_CS1_ONLY_FVAL                     0x2u
#define HWIO_SHKE_MPC_CNTL_ISSUE_TO_RANK_RESERVED_FVAL                     0x3u

#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_BMSK                       0x00000070
#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_SHFT                              0x4
#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_START_INVERTAL_FVAL              0x0u
#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_RD_DQ_FIFO_FVAL                  0x1u
#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_WR_DQ_FIFO_FVAL                  0x2u
#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_RD_DQ_TRAINING_FVAL              0x3u
#define HWIO_SHKE_MPC_CNTL_COMMAND_OPCODE_STOP_INVERTAL_FVAL               0x4u

#define HWIO_SHKE_MPC_CNTL_MPC_START_BMSK                            0x00000001
#define HWIO_SHKE_MPC_CNTL_MPC_START_SHFT                                   0x0
#define HWIO_SHKE_MPC_CNTL_MPC_START_NOP_FVAL                              0x0u
#define HWIO_SHKE_MPC_CNTL_MPC_START_EXECUTE_FVAL                          0x1u

//// Register MPC_WR_DATA_PE ////

#define HWIO_SHKE_MPC_WR_DATA_PE_ADDR(x)                             (x+0x000000e4)
#define HWIO_SHKE_MPC_WR_DATA_PE_PHYS(x)                             (x+0x000000e4)
#define HWIO_SHKE_MPC_WR_DATA_PE_RMSK                                0xffffffff
#define HWIO_SHKE_MPC_WR_DATA_PE_SHFT                                         0
#define HWIO_SHKE_MPC_WR_DATA_PE_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_MPC_WR_DATA_PE_ADDR(x), HWIO_SHKE_MPC_WR_DATA_PE_RMSK)
#define HWIO_SHKE_MPC_WR_DATA_PE_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_MPC_WR_DATA_PE_ADDR(x), mask) 
#define HWIO_SHKE_MPC_WR_DATA_PE_OUT(x, val)                         \
	out_dword( HWIO_SHKE_MPC_WR_DATA_PE_ADDR(x), val)
#define HWIO_SHKE_MPC_WR_DATA_PE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_WR_DATA_PE_ADDR(x), mask, val, HWIO_SHKE_MPC_WR_DATA_PE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_WR_DATA_PE_MPC_DATA_PE_BMSK                    0xffffffff
#define HWIO_SHKE_MPC_WR_DATA_PE_MPC_DATA_PE_SHFT                           0x0

//// Register MPC_WR_DATA_NE ////

#define HWIO_SHKE_MPC_WR_DATA_NE_ADDR(x)                             (x+0x000000e8)
#define HWIO_SHKE_MPC_WR_DATA_NE_PHYS(x)                             (x+0x000000e8)
#define HWIO_SHKE_MPC_WR_DATA_NE_RMSK                                0xffffffff
#define HWIO_SHKE_MPC_WR_DATA_NE_SHFT                                         0
#define HWIO_SHKE_MPC_WR_DATA_NE_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_MPC_WR_DATA_NE_ADDR(x), HWIO_SHKE_MPC_WR_DATA_NE_RMSK)
#define HWIO_SHKE_MPC_WR_DATA_NE_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_MPC_WR_DATA_NE_ADDR(x), mask) 
#define HWIO_SHKE_MPC_WR_DATA_NE_OUT(x, val)                         \
	out_dword( HWIO_SHKE_MPC_WR_DATA_NE_ADDR(x), val)
#define HWIO_SHKE_MPC_WR_DATA_NE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_WR_DATA_NE_ADDR(x), mask, val, HWIO_SHKE_MPC_WR_DATA_NE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_WR_DATA_NE_MPC_DATA_NE_BMSK                    0xffffffff
#define HWIO_SHKE_MPC_WR_DATA_NE_MPC_DATA_NE_SHFT                           0x0

//// Register MPC_RD_DATA_PE ////

#define HWIO_SHKE_MPC_RD_DATA_PE_ADDR(x)                             (x+0x000001f4)
#define HWIO_SHKE_MPC_RD_DATA_PE_PHYS(x)                             (x+0x000001f4)
#define HWIO_SHKE_MPC_RD_DATA_PE_RMSK                                0xffffffff
#define HWIO_SHKE_MPC_RD_DATA_PE_SHFT                                         0
#define HWIO_SHKE_MPC_RD_DATA_PE_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_MPC_RD_DATA_PE_ADDR(x), HWIO_SHKE_MPC_RD_DATA_PE_RMSK)
#define HWIO_SHKE_MPC_RD_DATA_PE_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_MPC_RD_DATA_PE_ADDR(x), mask) 
#define HWIO_SHKE_MPC_RD_DATA_PE_OUT(x, val)                         \
	out_dword( HWIO_SHKE_MPC_RD_DATA_PE_ADDR(x), val)
#define HWIO_SHKE_MPC_RD_DATA_PE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_RD_DATA_PE_ADDR(x), mask, val, HWIO_SHKE_MPC_RD_DATA_PE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_RD_DATA_PE_MPC_DATA_PE_BMSK                    0xffffffff
#define HWIO_SHKE_MPC_RD_DATA_PE_MPC_DATA_PE_SHFT                           0x0

//// Register MPC_RD_DATA_NE ////

#define HWIO_SHKE_MPC_RD_DATA_NE_ADDR(x)                             (x+0x000001f8)
#define HWIO_SHKE_MPC_RD_DATA_NE_PHYS(x)                             (x+0x000001f8)
#define HWIO_SHKE_MPC_RD_DATA_NE_RMSK                                0xffffffff
#define HWIO_SHKE_MPC_RD_DATA_NE_SHFT                                         0
#define HWIO_SHKE_MPC_RD_DATA_NE_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_MPC_RD_DATA_NE_ADDR(x), HWIO_SHKE_MPC_RD_DATA_NE_RMSK)
#define HWIO_SHKE_MPC_RD_DATA_NE_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_MPC_RD_DATA_NE_ADDR(x), mask) 
#define HWIO_SHKE_MPC_RD_DATA_NE_OUT(x, val)                         \
	out_dword( HWIO_SHKE_MPC_RD_DATA_NE_ADDR(x), val)
#define HWIO_SHKE_MPC_RD_DATA_NE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_RD_DATA_NE_ADDR(x), mask, val, HWIO_SHKE_MPC_RD_DATA_NE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_RD_DATA_NE_MPC_DATA_NE_BMSK                    0xffffffff
#define HWIO_SHKE_MPC_RD_DATA_NE_MPC_DATA_NE_SHFT                           0x0

//// Register TESTBUS_CNTL ////

#define HWIO_SHKE_TESTBUS_CNTL_ADDR(x)                               (x+0x00000114)
#define HWIO_SHKE_TESTBUS_CNTL_PHYS(x)                               (x+0x00000114)
#define HWIO_SHKE_TESTBUS_CNTL_RMSK                                  0x000000f1
#define HWIO_SHKE_TESTBUS_CNTL_SHFT                                           0
#define HWIO_SHKE_TESTBUS_CNTL_IN(x)                                 \
	in_dword_masked ( HWIO_SHKE_TESTBUS_CNTL_ADDR(x), HWIO_SHKE_TESTBUS_CNTL_RMSK)
#define HWIO_SHKE_TESTBUS_CNTL_INM(x, mask)                          \
	in_dword_masked ( HWIO_SHKE_TESTBUS_CNTL_ADDR(x), mask) 
#define HWIO_SHKE_TESTBUS_CNTL_OUT(x, val)                           \
	out_dword( HWIO_SHKE_TESTBUS_CNTL_ADDR(x), val)
#define HWIO_SHKE_TESTBUS_CNTL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_TESTBUS_CNTL_ADDR(x), mask, val, HWIO_SHKE_TESTBUS_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_BMSK                      0x000000f0
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SHFT                             0x4
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_ARBITER_FVAL                    0x0u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_AUTO_REFRESH0_FVAL              0x1u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_AUTO_REFRESH1_FVAL              0x2u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_AUTO_REFRESH2_FVAL              0x3u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_COMMAND_IF_FVAL                 0x4u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_CSR_FVAL                        0x5u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_FREQ_SWITCH_FVAL                0x6u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_IOCAL_FVAL                      0x7u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SELF_REFRESH0_FVAL              0x8u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SELF_REFRESH1_FVAL              0x9u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SRR_FVAL                        0xau
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SW_COMMAND_FVAL                 0xbu
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_ZQ_FVAL                         0xcu
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_DTTS_IF_FVAL                    0xdu
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_SEL_PERIODIC_TRAIN_FVAL             0xeu

#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_EN_BMSK                       0x00000001
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_EN_SHFT                              0x0
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_EN_DISABLE_FVAL                     0x0u
#define HWIO_SHKE_TESTBUS_CNTL_TESTBUS_EN_ENABLE_FVAL                      0x1u

//// Register SPARE_REG ////

#define HWIO_SHKE_SPARE_REG_ADDR(x)                                  (x+0x00000130)
#define HWIO_SHKE_SPARE_REG_PHYS(x)                                  (x+0x00000130)
#define HWIO_SHKE_SPARE_REG_RMSK                                     0xffffffff
#define HWIO_SHKE_SPARE_REG_SHFT                                              0
#define HWIO_SHKE_SPARE_REG_IN(x)                                    \
	in_dword_masked ( HWIO_SHKE_SPARE_REG_ADDR(x), HWIO_SHKE_SPARE_REG_RMSK)
#define HWIO_SHKE_SPARE_REG_INM(x, mask)                             \
	in_dword_masked ( HWIO_SHKE_SPARE_REG_ADDR(x), mask) 
#define HWIO_SHKE_SPARE_REG_OUT(x, val)                              \
	out_dword( HWIO_SHKE_SPARE_REG_ADDR(x), val)
#define HWIO_SHKE_SPARE_REG_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SPARE_REG_ADDR(x), mask, val, HWIO_SHKE_SPARE_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SPARE_REG_SPARE_BITS_BMSK                          0xffffffff
#define HWIO_SHKE_SPARE_REG_SPARE_BITS_SHFT                                 0x0

//// Register SAFE_CTRL ////

#define HWIO_SHKE_SAFE_CTRL_ADDR(x)                                  (x+0x00000134)
#define HWIO_SHKE_SAFE_CTRL_PHYS(x)                                  (x+0x00000134)
#define HWIO_SHKE_SAFE_CTRL_RMSK                                     0x00000001
#define HWIO_SHKE_SAFE_CTRL_SHFT                                              0
#define HWIO_SHKE_SAFE_CTRL_IN(x)                                    \
	in_dword_masked ( HWIO_SHKE_SAFE_CTRL_ADDR(x), HWIO_SHKE_SAFE_CTRL_RMSK)
#define HWIO_SHKE_SAFE_CTRL_INM(x, mask)                             \
	in_dword_masked ( HWIO_SHKE_SAFE_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_SAFE_CTRL_OUT(x, val)                              \
	out_dword( HWIO_SHKE_SAFE_CTRL_ADDR(x), val)
#define HWIO_SHKE_SAFE_CTRL_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SAFE_CTRL_ADDR(x), mask, val, HWIO_SHKE_SAFE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SAFE_CTRL_SAFE_EN_BMSK                             0x00000001
#define HWIO_SHKE_SAFE_CTRL_SAFE_EN_SHFT                                    0x0
#define HWIO_SHKE_SAFE_CTRL_SAFE_EN_DISABLE_FVAL                           0x0u
#define HWIO_SHKE_SAFE_CTRL_SAFE_EN_ENABLE_FVAL                            0x1u

//// Register DEBUG_DATA ////

#define HWIO_SHKE_DEBUG_DATA_ADDR(x)                                 (x+0x00000140)
#define HWIO_SHKE_DEBUG_DATA_PHYS(x)                                 (x+0x00000140)
#define HWIO_SHKE_DEBUG_DATA_RMSK                                    0xffffffff
#define HWIO_SHKE_DEBUG_DATA_SHFT                                             0
#define HWIO_SHKE_DEBUG_DATA_IN(x)                                   \
	in_dword_masked ( HWIO_SHKE_DEBUG_DATA_ADDR(x), HWIO_SHKE_DEBUG_DATA_RMSK)
#define HWIO_SHKE_DEBUG_DATA_INM(x, mask)                            \
	in_dword_masked ( HWIO_SHKE_DEBUG_DATA_ADDR(x), mask) 
#define HWIO_SHKE_DEBUG_DATA_OUT(x, val)                             \
	out_dword( HWIO_SHKE_DEBUG_DATA_ADDR(x), val)
#define HWIO_SHKE_DEBUG_DATA_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DEBUG_DATA_ADDR(x), mask, val, HWIO_SHKE_DEBUG_DATA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DEBUG_DATA_RDATA_BMSK                              0xffffffff
#define HWIO_SHKE_DEBUG_DATA_RDATA_SHFT                                     0x0

//// Register MPC_STOP_TO_MRR_TIMER ////

#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_ADDR(x)                      (x+0x00000144)
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_PHYS(x)                      (x+0x00000144)
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_RMSK                         0x000000ff
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_SHFT                                  0
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_ADDR(x), HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_RMSK)
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_ADDR(x), mask) 
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_OUT(x, val)                  \
	out_dword( HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_ADDR(x), val)
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_ADDR(x), mask, val, HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_MPC_STOP_TO_MRR_BMSK         0x000000ff
#define HWIO_SHKE_MPC_STOP_TO_MRR_TIMER_MPC_STOP_TO_MRR_SHFT                0x0

//// Register ZQ_SYNCED_MODE_CTRL ////

#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_ADDR(x)                        (x+0x0000014c)
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_PHYS(x)                        (x+0x0000014c)
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_RMSK                           0x00000003
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_SHFT                                    0
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_ADDR(x), HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_OUT(x, val)                    \
	out_dword( HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_SYNC_MODE_EN_BMSK              0x00000003
#define HWIO_SHKE_ZQ_SYNCED_MODE_CTRL_SYNC_MODE_EN_SHFT                     0x0

//// Register ZQ_SYNCED_RANK0_ZQS_START ////

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_ADDR(x)                  (x+0x00000150)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_PHYS(x)                  (x+0x00000150)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_RMSK                     0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_SHFT                              0
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_IN(x)                    \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_INM(x, mask)             \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_OUT(x, val)              \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_RANGE_BMSK               0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_START_RANGE_SHFT                      0x0

//// Register ZQ_SYNCED_RANK0_ZQS_END ////

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_ADDR(x)                    (x+0x00000154)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_PHYS(x)                    (x+0x00000154)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_RMSK                       0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_SHFT                                0
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_IN(x)                      \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_INM(x, mask)               \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_OUT(x, val)                \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_RANGE_BMSK                 0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_END_RANGE_SHFT                        0x0

//// Register ZQ_SYNCED_RANK0_ZQS_MASK ////

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_ADDR(x)                   (x+0x00000158)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_PHYS(x)                   (x+0x00000158)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_RMSK                      0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_SHFT                               0
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_IN(x)                     \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_INM(x, mask)              \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_OUT(x, val)               \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_RANGE_BMSK                0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQS_MASK_RANGE_SHFT                       0x0

//// Register ZQ_SYNCED_RANK1_ZQS_START ////

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_ADDR(x)                  (x+0x00000160)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_PHYS(x)                  (x+0x00000160)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_RMSK                     0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_SHFT                              0
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_IN(x)                    \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_INM(x, mask)             \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_OUT(x, val)              \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_RANGE_BMSK               0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_START_RANGE_SHFT                      0x0

//// Register ZQ_SYNCED_RANK1_ZQS_END ////

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_ADDR(x)                    (x+0x00000164)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_PHYS(x)                    (x+0x00000164)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_RMSK                       0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_SHFT                                0
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_IN(x)                      \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_INM(x, mask)               \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_OUT(x, val)                \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_RANGE_BMSK                 0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_END_RANGE_SHFT                        0x0

//// Register ZQ_SYNCED_RANK1_ZQS_MASK ////

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_ADDR(x)                   (x+0x00000168)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_PHYS(x)                   (x+0x00000168)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_RMSK                      0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_SHFT                               0
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_IN(x)                     \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_INM(x, mask)              \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_OUT(x, val)               \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_RANGE_BMSK                0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQS_MASK_RANGE_SHFT                       0x0

//// Register ZQ_SYNCED_RANK0_ZQL_START ////

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_ADDR(x)                  (x+0x00000170)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_PHYS(x)                  (x+0x00000170)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_RMSK                     0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_SHFT                              0
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_IN(x)                    \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_INM(x, mask)             \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_OUT(x, val)              \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_RANGE_BMSK               0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_START_RANGE_SHFT                      0x0

//// Register ZQ_SYNCED_RANK0_ZQL_END ////

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_ADDR(x)                    (x+0x00000174)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_PHYS(x)                    (x+0x00000174)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_RMSK                       0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_SHFT                                0
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_IN(x)                      \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_INM(x, mask)               \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_OUT(x, val)                \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_RANGE_BMSK                 0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_END_RANGE_SHFT                        0x0

//// Register ZQ_SYNCED_RANK0_ZQL_MASK ////

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_ADDR(x)                   (x+0x00000178)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_PHYS(x)                   (x+0x00000178)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_RMSK                      0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_SHFT                               0
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_IN(x)                     \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_INM(x, mask)              \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_OUT(x, val)               \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_RANGE_BMSK                0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK0_ZQL_MASK_RANGE_SHFT                       0x0

//// Register ZQ_SYNCED_RANK1_ZQL_START ////

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_ADDR(x)                  (x+0x00000180)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_PHYS(x)                  (x+0x00000180)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_RMSK                     0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_SHFT                              0
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_IN(x)                    \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_INM(x, mask)             \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_OUT(x, val)              \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_RANGE_BMSK               0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_START_RANGE_SHFT                      0x0

//// Register ZQ_SYNCED_RANK1_ZQL_END ////

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_ADDR(x)                    (x+0x00000184)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_PHYS(x)                    (x+0x00000184)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_RMSK                       0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_SHFT                                0
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_IN(x)                      \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_INM(x, mask)               \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_OUT(x, val)                \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_RANGE_BMSK                 0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_END_RANGE_SHFT                        0x0

//// Register ZQ_SYNCED_RANK1_ZQL_MASK ////

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_ADDR(x)                   (x+0x00000188)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_PHYS(x)                   (x+0x00000188)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_RMSK                      0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_SHFT                               0
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_IN(x)                     \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_ADDR(x), HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_RMSK)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_INM(x, mask)              \
	in_dword_masked ( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_ADDR(x), mask) 
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_OUT(x, val)               \
	out_dword( HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_ADDR(x), val)
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_ADDR(x), mask, val, HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_RANGE_BMSK                0x003fffff
#define HWIO_SHKE_ZQ_SYNCED_RANK1_ZQL_MASK_RANGE_SHFT                       0x0

//// Register PERIODIC_TRAIN_THRESHOLD_CTRL ////

#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_ADDR(x)              (x+0x00000190)
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_PHYS(x)              (x+0x00000190)
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_RMSK                 0x0011ffff
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_SHFT                          0
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_IN(x)                \
	in_dword_masked ( HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_ADDR(x), HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_RMSK)
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_OUT(x, val)          \
	out_dword( HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_ADDR(x), val)
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_ADDR(x), mask, val, HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_THRESHOLD_EN_BMSK    0x00100000
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_THRESHOLD_EN_SHFT          0x14

#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_THRESHOLD_BMSK       0x0001ffff
#define HWIO_SHKE_PERIODIC_TRAIN_THRESHOLD_CTRL_THRESHOLD_SHFT              0x0


#endif

