{
  "top" : "i_ddr_primitive_inst",
  "ports" : [
     {
        "name": "output_data[0]",
        "direction": "output"
     },
     {
        "name": "clock",
        "direction": "input"
     },
     {
        "name": "data_input",
        "direction": "input"
     },
     {
        "name": "enable",
        "direction": "input"
     },
     {
        "name": "output_data[1]",
        "direction": "output"
     },
     {
        "name": "reset",
        "direction": "input"
     }
   ]
}
