==39542== Cachegrind, a cache and branch-prediction profiler
==39542== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39542== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39542== Command: ./sift .
==39542== 
--39542-- warning: L3 cache found, using its data for the LL simulation.
--39542-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39542-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39542== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39542== (see section Limitations in user manual)
==39542== NOTE: further instances of this message will not be shown
==39542== 
==39542== I   refs:      3,167,698,646
==39542== I1  misses:            1,831
==39542== LLi misses:            1,820
==39542== I1  miss rate:          0.00%
==39542== LLi miss rate:          0.00%
==39542== 
==39542== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39542== D1  misses:        6,026,022  (  3,760,361 rd   +   2,265,661 wr)
==39542== LLd misses:        4,769,155  (  2,681,376 rd   +   2,087,779 wr)
==39542== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39542== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39542== 
==39542== LL refs:           6,027,853  (  3,762,192 rd   +   2,265,661 wr)
==39542== LL misses:         4,770,975  (  2,683,196 rd   +   2,087,779 wr)
==39542== LL miss rate:            0.1% (        0.1%     +         0.7%  )
