Classic Timing Analyzer report for DDS_sin
Mon May 05 17:06:13 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                  ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 6.324 ns                         ; set_f_key_in                                                                                                     ; key:u7|key_out                      ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 56.446 ns                        ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8 ; sin_data[0]                         ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO                                                                                         ; altera_reserved_tdo                 ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 3.035 ns                         ; altera_internal_jtag~TDIUTAP                                                                                     ; sld_hub:sld_hub_inst|jtag_ir_reg[9] ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A   ; None          ; 10.24 MHz ( period = 97.680 ns ) ; key_coding:u10|a_control[2]                                                                                      ; TLC5615:U5|din_reg[0]               ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 128.27 MHz ( period = 7.796 ns ) ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                               ; sld_hub:sld_hub_inst|tdo            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                                                                                  ;                                     ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                         ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 10.24 MHz ( period = 97.680 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 44.736 ns               ;
; N/A                                     ; 10.24 MHz ( period = 97.634 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 44.713 ns               ;
; N/A                                     ; 10.32 MHz ( period = 96.854 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 44.323 ns               ;
; N/A                                     ; 10.35 MHz ( period = 96.662 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 45.260 ns               ;
; N/A                                     ; 10.36 MHz ( period = 96.568 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 44.175 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.714 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 44.786 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.516 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 41.654 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.470 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 41.631 ns               ;
; N/A                                     ; 11.03 MHz ( period = 90.690 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 41.241 ns               ;
; N/A                                     ; 11.05 MHz ( period = 90.498 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 42.178 ns               ;
; N/A                                     ; 11.06 MHz ( period = 90.404 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 41.093 ns               ;
; N/A                                     ; 11.17 MHz ( period = 89.550 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 41.704 ns               ;
; N/A                                     ; 11.78 MHz ( period = 84.874 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 38.333 ns               ;
; N/A                                     ; 11.79 MHz ( period = 84.828 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 38.310 ns               ;
; N/A                                     ; 11.90 MHz ( period = 84.048 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 37.920 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.856 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 38.857 ns               ;
; N/A                                     ; 11.94 MHz ( period = 83.762 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 37.772 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.908 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 38.383 ns               ;
; N/A                                     ; 12.73 MHz ( period = 78.550 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 35.171 ns               ;
; N/A                                     ; 12.74 MHz ( period = 78.504 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 35.148 ns               ;
; N/A                                     ; 12.87 MHz ( period = 77.724 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 34.758 ns               ;
; N/A                                     ; 12.90 MHz ( period = 77.532 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 35.695 ns               ;
; N/A                                     ; 12.91 MHz ( period = 77.438 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 34.610 ns               ;
; N/A                                     ; 13.06 MHz ( period = 76.584 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 35.221 ns               ;
; N/A                                     ; 13.99 MHz ( period = 71.486 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 31.639 ns               ;
; N/A                                     ; 14.00 MHz ( period = 71.440 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 31.616 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.660 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 31.226 ns               ;
; N/A                                     ; 14.19 MHz ( period = 70.468 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 32.163 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.374 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 31.078 ns               ;
; N/A                                     ; 14.38 MHz ( period = 69.520 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 31.689 ns               ;
; N/A                                     ; 15.39 MHz ( period = 64.978 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 28.394 ns               ;
; N/A                                     ; 15.40 MHz ( period = 64.932 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 28.371 ns               ;
; N/A                                     ; 15.59 MHz ( period = 64.152 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 27.981 ns               ;
; N/A                                     ; 15.63 MHz ( period = 63.960 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 28.918 ns               ;
; N/A                                     ; 15.66 MHz ( period = 63.866 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 27.833 ns               ;
; N/A                                     ; 15.87 MHz ( period = 63.012 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 28.444 ns               ;
; N/A                                     ; 17.08 MHz ( period = 58.560 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 25.185 ns               ;
; N/A                                     ; 17.09 MHz ( period = 58.514 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 25.162 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.734 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 24.772 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.542 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 25.709 ns               ;
; N/A                                     ; 17.41 MHz ( period = 57.448 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 24.624 ns               ;
; N/A                                     ; 17.67 MHz ( period = 56.594 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 25.235 ns               ;
; N/A                                     ; 18.74 MHz ( period = 53.374 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 22.583 ns               ;
; N/A                                     ; 18.75 MHz ( period = 53.328 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 22.560 ns               ;
; N/A                                     ; 19.03 MHz ( period = 52.548 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 22.170 ns               ;
; N/A                                     ; 19.10 MHz ( period = 52.356 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 23.107 ns               ;
; N/A                                     ; 19.13 MHz ( period = 52.262 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 22.022 ns               ;
; N/A                                     ; 19.45 MHz ( period = 51.408 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 22.633 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.810 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.505 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.656 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 50.357 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 49.605 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.404 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 48.119 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.161 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 47.864 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 20.95 MHz ( period = 47.728 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.423 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.02 MHz ( period = 47.574 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 47.275 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.840 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 46.523 ns               ;
; N/A                                     ; 21.47 MHz ( period = 46.580 ns )                    ; key_coding:u10|a_control[2]                                                                                                                  ; TLC5615:U5|din_reg[8] ; clk        ; clk      ; None                        ; None                      ; 19.197 ns               ;
; N/A                                     ; 21.49 MHz ( period = 46.534 ns )                    ; key_coding:u10|a_control[3]                                                                                                                  ; TLC5615:U5|din_reg[8] ; clk        ; clk      ; None                        ; None                      ; 19.174 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.754 ns )                    ; key_coding:u10|a_control[1]                                                                                                                  ; TLC5615:U5|din_reg[8] ; clk        ; clk      ; None                        ; None                      ; 18.784 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.562 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[8] ; clk        ; clk      ; None                        ; None                      ; 19.721 ns               ;
; N/A                                     ; 21.99 MHz ( period = 45.468 ns )                    ; key_coding:u10|a_control[0]                                                                                                                  ; TLC5615:U5|din_reg[8] ; clk        ; clk      ; None                        ; None                      ; 18.636 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.06 MHz ( period = 45.322 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 45.037 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.079 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 44.782 ns               ;
; N/A                                     ; 22.41 MHz ( period = 44.614 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[8] ; clk        ; clk      ; None                        ; None                      ; 19.247 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.407 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 44.102 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.253 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.954 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.519 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 43.202 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.001 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.716 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.758 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.245 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.940 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.091 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.792 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.091 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 40.792 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                              ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                     ; To                                                                                                                                           ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 128.27 MHz ( period = 7.796 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 132.03 MHz ( period = 7.574 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 135.43 MHz ( period = 7.384 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 137.82 MHz ( period = 7.256 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 144.18 MHz ( period = 6.936 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 145.18 MHz ( period = 6.888 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.039 ns                ;
; N/A                                     ; 159.01 MHz ( period = 6.289 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.035 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 163.05 MHz ( period = 6.133 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.867 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.765 ns                ;
; N/A                                     ; 166.50 MHz ( period = 6.006 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.743 ns                ;
; N/A                                     ; 168.27 MHz ( period = 5.943 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.677 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.591 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.593 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 173.28 MHz ( period = 5.771 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.501 ns                ;
; N/A                                     ; 174.70 MHz ( period = 5.724 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 175.90 MHz ( period = 5.685 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.415 ns                ;
; N/A                                     ; 176.77 MHz ( period = 5.657 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.403 ns                ;
; N/A                                     ; 177.05 MHz ( period = 5.648 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 179.79 MHz ( period = 5.562 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 182.32 MHz ( period = 5.485 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.231 ns                ;
; N/A                                     ; 182.62 MHz ( period = 5.476 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.210 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 189.18 MHz ( period = 5.286 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.19 MHz ( period = 5.258 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.924 ns                ;
; N/A                                     ; 192.72 MHz ( period = 5.189 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.924 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 195.24 MHz ( period = 5.122 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 195.54 MHz ( period = 5.114 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.848 ns                ;
; N/A                                     ; 195.85 MHz ( period = 5.106 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.852 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.838 ns                ;
; N/A                                     ; 195.96 MHz ( period = 5.103 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.838 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 196.66 MHz ( period = 5.085 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 196.66 MHz ( period = 5.085 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.810 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.216 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg0                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg1                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a2~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg2                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a3~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg3                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a4~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg4                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a5~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg5                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a6~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg6                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a7~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg7                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a8~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg8                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a9~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_datain_reg0                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.822 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_datain_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.872 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.511 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.428 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.416 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.409 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.408 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.407 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                          ;                                                                                                                                              ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                        ;
+-------+--------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                       ; To Clock                     ;
+-------+--------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 6.324 ns   ; set_f_key_in                 ; key:u7|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 5.929 ns   ; set_waveform_key_in          ; key:u6|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 5.822 ns   ; set_f_key_in                 ; key:u7|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.821 ns   ; set_f_key_in                 ; key:u7|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.786 ns   ; set_f_key_in                 ; key:u7|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.786 ns   ; set_f_key_in                 ; key:u7|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.783 ns   ; set_f_key_in                 ; key:u7|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.741 ns   ; set_waveform_key_in          ; key:u6|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.737 ns   ; set_waveform_key_in          ; key:u6|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.736 ns   ; set_waveform_key_in          ; key:u6|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.703 ns   ; set_waveform_key_in          ; key:u6|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.702 ns   ; set_waveform_key_in          ; key:u6|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.453 ns   ; set_f_key_in                 ; key:u7|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.430 ns   ; set_a_key_in                 ; key:u8|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; set_waveform_key_in          ; key:u6|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.261 ns   ; set_a_key_in                 ; key:u8|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.261 ns   ; set_a_key_in                 ; key:u8|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.258 ns   ; set_a_key_in                 ; key:u8|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.256 ns   ; set_a_key_in                 ; key:u8|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.255 ns   ; set_a_key_in                 ; key:u8|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.062 ns   ; set_p_key_in                 ; key:u9|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.060 ns   ; set_p_key_in                 ; key:u9|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.024 ns   ; set_p_key_in                 ; key:u9|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.024 ns   ; set_p_key_in                 ; key:u9|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.020 ns   ; set_p_key_in                 ; key:u9|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 4.715 ns   ; set_p_key_in                 ; key:u9|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 4.561 ns   ; set_a_key_in                 ; key:u8|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.762 ns   ; set_p_key_in                 ; key:u9|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.816 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.816 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.782 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.571 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.571 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.571 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.571 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.531 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.528 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.435 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.435 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.435 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.155 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.271 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.889 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.889 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.874 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.879 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.882 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.913 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.955 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.992 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.994 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.994 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.994 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.085 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.085 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.099 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.109 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.169 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.214 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.278 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.279 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.280 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.283 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.302 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.306 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.312 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.394 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.471 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.534 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.593 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.645 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.769 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.446 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.292 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.558 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.476 ns  ; key_coding:u10|a_control[2]                                                                                                                  ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.453 ns  ; key_coding:u10|a_control[3]                                                                                                                  ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.063 ns  ; key_coding:u10|a_control[1]                                                                                                                  ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 54.040 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.967 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.920 ns  ; key_coding:u10|a_control[0]                                                                                                                  ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.797 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.493 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 53.147 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.993 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.259 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.177 ns  ; key_coding:u10|a_control[2]                                                                                                                  ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.154 ns  ; key_coding:u10|a_control[3]                                                                                                                  ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.859 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.764 ns  ; key_coding:u10|a_control[1]                                                                                                                  ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.741 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.705 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 50.668 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.621 ns  ; key_coding:u10|a_control[0]                                                                                                                  ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.498 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.194 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.971 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.889 ns  ; key_coding:u10|a_control[2]                                                                                                                  ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.866 ns  ; key_coding:u10|a_control[3]                                                                                                                  ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.476 ns  ; key_coding:u10|a_control[1]                                                                                                                  ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.453 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.380 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.333 ns  ; key_coding:u10|a_control[0]                                                                                                                  ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.210 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 47.906 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.674 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 46.520 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 45.786 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.704 ns  ; key_coding:u10|a_control[2]                                                                                                                  ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.681 ns  ; key_coding:u10|a_control[3]                                                                                                                  ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.291 ns  ; key_coding:u10|a_control[1]                                                                                                                  ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.268 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.195 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.148 ns  ; key_coding:u10|a_control[0]                                                                                                                  ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.025 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.025 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.025 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.025 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.025 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 44.025 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[3] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                               ;
+---------------+-------------+-----------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                       ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 3.035 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.911 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.859 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.800 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.737 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.660 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.578 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.572 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.568 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.549 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.546 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.545 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.544 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.480 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.435 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.375 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.365 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.351 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.351 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.260 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.260 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.260 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.258 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.221 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.179 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.148 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.145 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.140 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.007 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.155 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.155 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.537 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.421 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.169 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.169 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.169 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.262 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.305 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.305 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.305 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.305 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.516 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.550 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.550 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -3.496 ns ; set_p_key_in                 ; key:u9|key_out                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -4.295 ns ; set_a_key_in                 ; key:u8|key_out                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -4.449 ns ; set_p_key_in                 ; key:u9|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.754 ns ; set_p_key_in                 ; key:u9|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.758 ns ; set_p_key_in                 ; key:u9|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.758 ns ; set_p_key_in                 ; key:u9|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.794 ns ; set_p_key_in                 ; key:u9|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.796 ns ; set_p_key_in                 ; key:u9|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.989 ns ; set_a_key_in                 ; key:u8|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.990 ns ; set_a_key_in                 ; key:u8|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.992 ns ; set_a_key_in                 ; key:u8|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.995 ns ; set_a_key_in                 ; key:u8|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.995 ns ; set_a_key_in                 ; key:u8|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.108 ns ; set_waveform_key_in          ; key:u6|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.164 ns ; set_a_key_in                 ; key:u8|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.187 ns ; set_f_key_in                 ; key:u7|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.436 ns ; set_waveform_key_in          ; key:u6|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.437 ns ; set_waveform_key_in          ; key:u6|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.470 ns ; set_waveform_key_in          ; key:u6|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.471 ns ; set_waveform_key_in          ; key:u6|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.475 ns ; set_waveform_key_in          ; key:u6|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.517 ns ; set_f_key_in                 ; key:u7|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.520 ns ; set_f_key_in                 ; key:u7|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.520 ns ; set_f_key_in                 ; key:u7|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.555 ns ; set_f_key_in                 ; key:u7|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.556 ns ; set_f_key_in                 ; key:u7|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.663 ns ; set_waveform_key_in          ; key:u6|key_out                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -6.058 ns ; set_f_key_in                 ; key:u7|key_out                                                                                                                                                           ; clk                          ;
+---------------+-------------+-----------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 05 17:06:11 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "TLC5615:U5|sclk" as buffer
    Info: Detected ripple clock "key:u7|key_out" as buffer
    Info: Detected ripple clock "key:u9|key_out" as buffer
    Info: Detected ripple clock "key:u6|key_out" as buffer
    Info: Detected ripple clock "key:u8|key_out" as buffer
Info: Clock "clk" has Internal fmax of 10.24 MHz between source register "key_coding:u10|a_control[2]" and destination register "TLC5615:U5|din_reg[0]" (period= 97.68 ns)
    Info: + Longest register to register delay is 44.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 17; REG Node = 'key_coding:u10|a_control[2]'
        Info: 2: + IC(1.140 ns) + CELL(0.206 ns) = 1.346 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 9; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4'
        Info: 3: + IC(0.762 ns) + CELL(0.650 ns) = 2.758 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[5]'
        Info: 4: + IC(1.482 ns) + CELL(0.621 ns) = 4.861 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.947 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.453 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~47'
        Info: 7: + IC(0.692 ns) + CELL(0.621 ns) = 6.766 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.852 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 7.358 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 4; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61'
        Info: 10: + IC(1.047 ns) + CELL(0.621 ns) = 9.026 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.112 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.198 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.284 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.790 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8'
        Info: 15: + IC(1.049 ns) + CELL(0.206 ns) = 11.045 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102'
        Info: 16: + IC(1.037 ns) + CELL(0.735 ns) = 12.817 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.903 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 13.409 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8'
        Info: 19: + IC(1.518 ns) + CELL(0.206 ns) = 15.133 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255'
        Info: 20: + IC(1.109 ns) + CELL(0.621 ns) = 16.863 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 16.949 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7'
        Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 17.455 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8'
        Info: 23: + IC(1.152 ns) + CELL(0.206 ns) = 18.813 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83'
        Info: 24: + IC(0.659 ns) + CELL(0.596 ns) = 20.068 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 20.154 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 20.240 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7'
        Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 20.746 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8'
        Info: 28: + IC(0.652 ns) + CELL(0.370 ns) = 21.768 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257'
        Info: 29: + IC(0.711 ns) + CELL(0.621 ns) = 23.100 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 23.186 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 23.692 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8'
        Info: 32: + IC(0.721 ns) + CELL(0.206 ns) = 24.619 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63'
        Info: 33: + IC(1.072 ns) + CELL(0.621 ns) = 26.312 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.398 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 26.484 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7'
        Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 26.990 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8'
        Info: 37: + IC(1.053 ns) + CELL(0.206 ns) = 28.249 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259'
        Info: 38: + IC(0.590 ns) + CELL(0.596 ns) = 29.435 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 29.521 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7'
        Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 30.027 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8'
        Info: 41: + IC(1.122 ns) + CELL(0.206 ns) = 31.355 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260'
        Info: 42: + IC(1.095 ns) + CELL(0.596 ns) = 33.046 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 33.132 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7'
        Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 33.638 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8'
        Info: 45: + IC(1.149 ns) + CELL(0.206 ns) = 34.993 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33'
        Info: 46: + IC(0.686 ns) + CELL(0.621 ns) = 36.300 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 36.386 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 36.472 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7'
        Info: 49: + IC(0.000 ns) + CELL(0.506 ns) = 36.978 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8'
        Info: 50: + IC(0.745 ns) + CELL(0.370 ns) = 38.093 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262'
        Info: 51: + IC(1.001 ns) + CELL(0.596 ns) = 39.690 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 39.776 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7'
        Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 40.282 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8'
        Info: 54: + IC(1.064 ns) + CELL(0.206 ns) = 41.552 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13'
        Info: 55: + IC(1.029 ns) + CELL(0.621 ns) = 43.202 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3'
        Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 43.288 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5'
        Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 43.374 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7'
        Info: 58: + IC(0.000 ns) + CELL(0.506 ns) = 43.880 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8'
        Info: 59: + IC(0.378 ns) + CELL(0.370 ns) = 44.628 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 1; COMB Node = 'TLC5615:U5|din_reg[0]~4'
        Info: 60: + IC(0.000 ns) + CELL(0.108 ns) = 44.736 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
        Info: Total cell delay = 20.021 ns ( 44.75 % )
        Info: Total interconnect delay = 24.715 ns ( 55.25 % )
    Info: - Smallest clock skew is -3.840 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.757 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 123; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
            Info: Total cell delay = 1.766 ns ( 64.06 % )
            Info: Total interconnect delay = 0.991 ns ( 35.94 % )
        Info: - Longest clock path from clock "clk" to source register is 6.597 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 2; REG Node = 'key:u8|key_out'
            Info: 3: + IC(1.092 ns) + CELL(0.000 ns) = 5.086 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key:u8|key_out~clkctrl'
            Info: 4: + IC(0.845 ns) + CELL(0.666 ns) = 6.597 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 17; REG Node = 'key_coding:u10|a_control[2]'
            Info: Total cell delay = 2.736 ns ( 41.47 % )
            Info: Total interconnect delay = 3.861 ns ( 58.53 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 128.27 MHz between source register "sld_hub:sld_hub_inst|irf_reg[1][2]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.796 ns)
    Info: + Longest register to register delay is 3.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y8_N11; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][2]'
        Info: 2: + IC(0.784 ns) + CELL(0.624 ns) = 1.408 ns; Loc. = LCCOMB_X13_Y8_N2; Fanout = 1; COMB Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2'
        Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 2.403 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 1; COMB Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.969 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 5: + IC(0.353 ns) + CELL(0.206 ns) = 3.528 ns; Loc. = LCCOMB_X13_Y8_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.636 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.767 ns ( 48.60 % )
        Info: Total interconnect delay = 1.869 ns ( 51.40 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.596 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.097 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G6; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 5.596 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 11.90 % )
            Info: Total interconnect delay = 4.930 ns ( 88.10 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.594 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.097 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G6; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 5.594 ns; Loc. = LCFF_X14_Y8_N11; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][2]'
            Info: Total cell delay = 0.666 ns ( 11.91 % )
            Info: Total interconnect delay = 4.928 ns ( 88.09 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "key:u7|key_out" (data pin = "set_f_key_in", clock pin = "clk") is 6.324 ns
    Info: + Longest pin to register delay is 8.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 7; PIN Node = 'set_f_key_in'
        Info: 2: + IC(7.006 ns) + CELL(0.651 ns) = 8.591 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'key:u7|Selector0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.699 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'key:u7|key_out'
        Info: Total cell delay = 1.693 ns ( 19.46 % )
        Info: Total interconnect delay = 7.006 ns ( 80.54 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.335 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.569 ns) + CELL(0.666 ns) = 2.335 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'key:u7|key_out'
        Info: Total cell delay = 1.766 ns ( 75.63 % )
        Info: Total interconnect delay = 0.569 ns ( 24.37 % )
Info: tco from clock "clk" to destination pin "sin_data[0]" through memory "DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0" is 56.446 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 123; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.764 ns) + CELL(0.835 ns) = 2.842 ns; Loc. = M4K_X11_Y9; Fanout = 9; MEM Node = 'DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0'
        Info: Total cell delay = 1.935 ns ( 68.09 % )
        Info: Total interconnect delay = 0.907 ns ( 31.91 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 53.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y9; Fanout = 9; MEM Node = 'DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y9; Fanout = 1; MEM Node = 'DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|q_a[2]'
        Info: 3: + IC(2.594 ns) + CELL(0.615 ns) = 6.970 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 5; COMB Node = 'DDS:u4|Mux7~1'
        Info: 4: + IC(1.151 ns) + CELL(0.650 ns) = 8.771 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2]'
        Info: 5: + IC(0.693 ns) + CELL(0.621 ns) = 10.085 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.171 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.257 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 10.763 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~39'
        Info: 9: + IC(0.693 ns) + CELL(0.735 ns) = 12.191 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~50'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 12.277 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~52'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.363 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~54'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 12.449 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~56'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.535 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~58'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 12.621 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~60'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 13.127 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 4; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~61'
        Info: 16: + IC(1.047 ns) + CELL(0.621 ns) = 14.795 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[1]~1'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 14.881 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 14.967 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 15.053 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 15.559 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8'
        Info: 21: + IC(1.049 ns) + CELL(0.206 ns) = 16.814 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102'
        Info: 22: + IC(1.037 ns) + CELL(0.735 ns) = 18.586 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.672 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7'
        Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 19.178 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8'
        Info: 25: + IC(1.518 ns) + CELL(0.206 ns) = 20.902 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255'
        Info: 26: + IC(1.109 ns) + CELL(0.621 ns) = 22.632 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 22.718 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 23.224 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8'
        Info: 29: + IC(1.152 ns) + CELL(0.206 ns) = 24.582 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83'
        Info: 30: + IC(0.659 ns) + CELL(0.596 ns) = 25.837 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.923 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.009 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 26.515 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8'
        Info: 34: + IC(0.652 ns) + CELL(0.370 ns) = 27.537 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257'
        Info: 35: + IC(0.711 ns) + CELL(0.621 ns) = 28.869 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 28.955 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7'
        Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 29.461 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8'
        Info: 38: + IC(0.721 ns) + CELL(0.206 ns) = 30.388 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63'
        Info: 39: + IC(1.072 ns) + CELL(0.621 ns) = 32.081 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 32.167 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 32.253 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7'
        Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 32.759 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8'
        Info: 43: + IC(1.053 ns) + CELL(0.206 ns) = 34.018 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259'
        Info: 44: + IC(0.590 ns) + CELL(0.596 ns) = 35.204 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 35.290 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7'
        Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 35.796 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8'
        Info: 47: + IC(1.122 ns) + CELL(0.206 ns) = 37.124 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260'
        Info: 48: + IC(1.095 ns) + CELL(0.596 ns) = 38.815 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 38.901 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7'
        Info: 50: + IC(0.000 ns) + CELL(0.506 ns) = 39.407 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8'
        Info: 51: + IC(1.149 ns) + CELL(0.206 ns) = 40.762 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33'
        Info: 52: + IC(0.686 ns) + CELL(0.621 ns) = 42.069 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 42.155 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 42.241 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7'
        Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 42.747 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8'
        Info: 56: + IC(0.745 ns) + CELL(0.370 ns) = 43.862 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262'
        Info: 57: + IC(1.001 ns) + CELL(0.596 ns) = 45.459 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 45.545 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7'
        Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 46.051 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8'
        Info: 60: + IC(1.064 ns) + CELL(0.206 ns) = 47.321 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13'
        Info: 61: + IC(1.029 ns) + CELL(0.621 ns) = 48.971 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 49.057 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 49.143 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7'
        Info: 64: + IC(0.000 ns) + CELL(0.506 ns) = 49.649 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8'
        Info: 65: + IC(0.649 ns) + CELL(3.046 ns) = 53.344 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'sin_data[0]'
        Info: Total cell delay = 27.303 ns ( 51.18 % )
        Info: Total interconnect delay = 26.041 ns ( 48.82 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|jtag_ir_reg[9]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 3.035 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.582 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.097 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G6; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.819 ns) + CELL(0.666 ns) = 5.582 ns; Loc. = LCFF_X12_Y7_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|jtag_ir_reg[9]'
        Info: Total cell delay = 0.666 ns ( 11.93 % )
        Info: Total interconnect delay = 4.916 ns ( 88.07 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.539 ns) + CELL(0.206 ns) = 2.745 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.853 ns; Loc. = LCFF_X12_Y7_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|jtag_ir_reg[9]'
        Info: Total cell delay = 0.314 ns ( 11.01 % )
        Info: Total interconnect delay = 2.539 ns ( 88.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Mon May 05 17:06:13 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


