# Lab2-3_Flip_Flop
 FPGA-BASED SYSTEM DESIGN(FPGA系统设计) - 2409-EIE330D1-87852 第12组田瑞麟 刘峻

Please pay special attention: the testbench file (Sim/tb_flip_flop.v) uses syn_flip_flop for simulation by default. If you need to use asy_flip_flop for asynchronous reset, please modify it manually in the testbench file. Also, don't forget to set the top-level entity
