GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/ResetGen_Module.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/button.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/clk_divider.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/coef_prom.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/dds_top.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/interpolator.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/lookup_table.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/oscillator.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/pll_module.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/romcoefv2.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v'
Analyzing Verilog file '/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/sampling_control.v'
Compiling module 'dds_top'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/dds_top.v":1)
Compiling module 'ResetGen_Module'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/ResetGen_Module.v":12)
Compiling module 'pll_module'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/pll_module.v":10)
Compiling module 'clk_divider'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/clk_divider.v":1)
Compiling module 'button'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/button.v":1)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/button.v":39)
Compiling module 'sampling_control'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/sampling_control.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/sampling_control.v":21)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/sampling_control.v":37)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/sampling_control.v":52)
Compiling module 'rotary'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v":74)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v":88)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v":101)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v":113)
Compiling module 'lookup_table'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/lookup_table.v":1)
Compiling module 'romcoefv2'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/romcoefv2.v":10)
Compiling module 'oscillator'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/oscillator.v":1)
Compiling module 'interpolator'("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/interpolator.v":1)
WARN  (EX2565) : Input 'out1' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/dds_top.v":109)
WARN  (EX2565) : Input 'out2' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/dds_top.v":109)
NOTE  (EX0101) : Current top module is "dds_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
