--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clkgen/clkin1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clkgen/clkin1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_clkgen/dcm_sp_inst/CLKIN
  Logical resource: i_clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: i_clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_clkgen/dcm_sp_inst/CLKIN
  Logical resource: i_clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: i_clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 34.010ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: i_clkgen/dcm_sp_inst/CLKIN
  Logical resource: i_clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: i_clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "i_clkgen/clk2x" derived from  NET 
"i_clkgen/clkin1" PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS and duty 
cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5685 paths analyzed, 2022 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.074ns.
--------------------------------------------------------------------------------

Paths for end point u_eeprom_ctrl/rd_buf_18 (SLICE_X20Y27.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/u_iic_ctrl/stop_valid (FF)
  Destination:          u_eeprom_ctrl/rd_buf_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.602 - 0.682)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/u_iic_ctrl/stop_valid to u_eeprom_ctrl/rd_buf_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.AQ       Tcko                  0.430   u_eeprom_ctrl/u_iic_ctrl/wr_valid
                                                       u_eeprom_ctrl/u_iic_ctrl/stop_valid
    SLICE_X15Y6.C1       net (fanout=15)       0.997   u_eeprom_ctrl/u_iic_ctrl/stop_valid
    SLICE_X15Y6.C        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/u_iic_ctrl/iic_valid1_2
    SLICE_X15Y6.A2       net (fanout=2)        0.549   u_eeprom_ctrl/u_iic_ctrl/iic_valid11
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.C3      net (fanout=32)       2.826   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.CLK     Tas                   0.339   u_eeprom_ctrl/rd_buf<19>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<18>1
                                                       u_eeprom_ctrl/rd_buf_18
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (1.287ns logic, 4.372ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/u_iic_ctrl/wr_valid (FF)
  Destination:          u_eeprom_ctrl/rd_buf_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.602 - 0.682)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/u_iic_ctrl/wr_valid to u_eeprom_ctrl/rd_buf_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.CQ       Tcko                  0.430   u_eeprom_ctrl/u_iic_ctrl/wr_valid
                                                       u_eeprom_ctrl/u_iic_ctrl/wr_valid
    SLICE_X15Y6.C4       net (fanout=15)       0.831   u_eeprom_ctrl/u_iic_ctrl/wr_valid
    SLICE_X15Y6.C        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/u_iic_ctrl/iic_valid1_2
    SLICE_X15Y6.A2       net (fanout=2)        0.549   u_eeprom_ctrl/u_iic_ctrl/iic_valid11
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.C3      net (fanout=32)       2.826   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.CLK     Tas                   0.339   u_eeprom_ctrl/rd_buf<19>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<18>1
                                                       u_eeprom_ctrl/rd_buf_18
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (1.287ns logic, 4.206ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/cur_st_FSM_FFd5 (FF)
  Destination:          u_eeprom_ctrl/rd_buf_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.602 - 0.683)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/cur_st_FSM_FFd5 to u_eeprom_ctrl/rd_buf_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.BQ       Tcko                  0.476   u_eeprom_ctrl/cur_st_FSM_FFd7
                                                       u_eeprom_ctrl/cur_st_FSM_FFd5
    SLICE_X13Y4.A4       net (fanout=30)       0.541   u_eeprom_ctrl/cur_st_FSM_FFd5
    SLICE_X13Y4.A        Tilo                  0.259   u_eeprom_ctrl/cur_st_FSM_FFd10
                                                       u_eeprom_ctrl/cur_st__n0215111
    SLICE_X15Y6.A3       net (fanout=2)        0.786   u_eeprom_ctrl/cur_st__n021511
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.C3      net (fanout=32)       2.826   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.CLK     Tas                   0.339   u_eeprom_ctrl/rd_buf<19>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<18>1
                                                       u_eeprom_ctrl/rd_buf_18
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.333ns logic, 4.153ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point u_eeprom_ctrl/rd_buf_19 (SLICE_X20Y27.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/u_iic_ctrl/stop_valid (FF)
  Destination:          u_eeprom_ctrl/rd_buf_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.602 - 0.682)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/u_iic_ctrl/stop_valid to u_eeprom_ctrl/rd_buf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.AQ       Tcko                  0.430   u_eeprom_ctrl/u_iic_ctrl/wr_valid
                                                       u_eeprom_ctrl/u_iic_ctrl/stop_valid
    SLICE_X15Y6.C1       net (fanout=15)       0.997   u_eeprom_ctrl/u_iic_ctrl/stop_valid
    SLICE_X15Y6.C        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/u_iic_ctrl/iic_valid1_2
    SLICE_X15Y6.A2       net (fanout=2)        0.549   u_eeprom_ctrl/u_iic_ctrl/iic_valid11
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.D3      net (fanout=32)       2.809   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.CLK     Tas                   0.339   u_eeprom_ctrl/rd_buf<19>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<19>1
                                                       u_eeprom_ctrl/rd_buf_19
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (1.287ns logic, 4.355ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/u_iic_ctrl/wr_valid (FF)
  Destination:          u_eeprom_ctrl/rd_buf_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.602 - 0.682)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/u_iic_ctrl/wr_valid to u_eeprom_ctrl/rd_buf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.CQ       Tcko                  0.430   u_eeprom_ctrl/u_iic_ctrl/wr_valid
                                                       u_eeprom_ctrl/u_iic_ctrl/wr_valid
    SLICE_X15Y6.C4       net (fanout=15)       0.831   u_eeprom_ctrl/u_iic_ctrl/wr_valid
    SLICE_X15Y6.C        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/u_iic_ctrl/iic_valid1_2
    SLICE_X15Y6.A2       net (fanout=2)        0.549   u_eeprom_ctrl/u_iic_ctrl/iic_valid11
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.D3      net (fanout=32)       2.809   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.CLK     Tas                   0.339   u_eeprom_ctrl/rd_buf<19>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<19>1
                                                       u_eeprom_ctrl/rd_buf_19
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (1.287ns logic, 4.189ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/cur_st_FSM_FFd5 (FF)
  Destination:          u_eeprom_ctrl/rd_buf_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.602 - 0.683)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/cur_st_FSM_FFd5 to u_eeprom_ctrl/rd_buf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.BQ       Tcko                  0.476   u_eeprom_ctrl/cur_st_FSM_FFd7
                                                       u_eeprom_ctrl/cur_st_FSM_FFd5
    SLICE_X13Y4.A4       net (fanout=30)       0.541   u_eeprom_ctrl/cur_st_FSM_FFd5
    SLICE_X13Y4.A        Tilo                  0.259   u_eeprom_ctrl/cur_st_FSM_FFd10
                                                       u_eeprom_ctrl/cur_st__n0215111
    SLICE_X15Y6.A3       net (fanout=2)        0.786   u_eeprom_ctrl/cur_st__n021511
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.D3      net (fanout=32)       2.809   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X20Y27.CLK     Tas                   0.339   u_eeprom_ctrl/rd_buf<19>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<19>1
                                                       u_eeprom_ctrl/rd_buf_19
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (1.333ns logic, 4.136ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point u_eeprom_ctrl/rd_buf_11 (SLICE_X21Y26.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/u_iic_ctrl/stop_valid (FF)
  Destination:          u_eeprom_ctrl/rd_buf_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.599 - 0.682)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/u_iic_ctrl/stop_valid to u_eeprom_ctrl/rd_buf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.AQ       Tcko                  0.430   u_eeprom_ctrl/u_iic_ctrl/wr_valid
                                                       u_eeprom_ctrl/u_iic_ctrl/stop_valid
    SLICE_X15Y6.C1       net (fanout=15)       0.997   u_eeprom_ctrl/u_iic_ctrl/stop_valid
    SLICE_X15Y6.C        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/u_iic_ctrl/iic_valid1_2
    SLICE_X15Y6.A2       net (fanout=2)        0.549   u_eeprom_ctrl/u_iic_ctrl/iic_valid11
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X21Y26.D3      net (fanout=32)       2.603   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X21Y26.CLK     Tas                   0.373   u_eeprom_ctrl/rd_buf<11>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<11>1
                                                       u_eeprom_ctrl/rd_buf_11
    -------------------------------------------------  ---------------------------
    Total                                      5.470ns (1.321ns logic, 4.149ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/u_iic_ctrl/wr_valid (FF)
  Destination:          u_eeprom_ctrl/rd_buf_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.599 - 0.682)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/u_iic_ctrl/wr_valid to u_eeprom_ctrl/rd_buf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.CQ       Tcko                  0.430   u_eeprom_ctrl/u_iic_ctrl/wr_valid
                                                       u_eeprom_ctrl/u_iic_ctrl/wr_valid
    SLICE_X15Y6.C4       net (fanout=15)       0.831   u_eeprom_ctrl/u_iic_ctrl/wr_valid
    SLICE_X15Y6.C        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/u_iic_ctrl/iic_valid1_2
    SLICE_X15Y6.A2       net (fanout=2)        0.549   u_eeprom_ctrl/u_iic_ctrl/iic_valid11
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X21Y26.D3      net (fanout=32)       2.603   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X21Y26.CLK     Tas                   0.373   u_eeprom_ctrl/rd_buf<11>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<11>1
                                                       u_eeprom_ctrl/rd_buf_11
    -------------------------------------------------  ---------------------------
    Total                                      5.304ns (1.321ns logic, 3.983ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eeprom_ctrl/cur_st_FSM_FFd5 (FF)
  Destination:          u_eeprom_ctrl/rd_buf_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.599 - 0.683)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eeprom_ctrl/cur_st_FSM_FFd5 to u_eeprom_ctrl/rd_buf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.BQ       Tcko                  0.476   u_eeprom_ctrl/cur_st_FSM_FFd7
                                                       u_eeprom_ctrl/cur_st_FSM_FFd5
    SLICE_X13Y4.A4       net (fanout=30)       0.541   u_eeprom_ctrl/cur_st_FSM_FFd5
    SLICE_X13Y4.A        Tilo                  0.259   u_eeprom_ctrl/cur_st_FSM_FFd10
                                                       u_eeprom_ctrl/cur_st__n0215111
    SLICE_X15Y6.A3       net (fanout=2)        0.786   u_eeprom_ctrl/cur_st__n021511
    SLICE_X15Y6.A        Tilo                  0.259   u_eeprom_ctrl/rd_buf<31>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X21Y26.D3      net (fanout=32)       2.603   u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<0>1
    SLICE_X21Y26.CLK     Tas                   0.373   u_eeprom_ctrl/rd_buf<11>
                                                       u_eeprom_ctrl/cur_st[9]_rd_buf[31]_select_62_OUT<11>1
                                                       u_eeprom_ctrl/rd_buf_11
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (1.367ns logic, 3.930ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "i_clkgen/clk2x" derived from
 NET "i_clkgen/clkin1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y13.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_eeprom_ctrl/rd_buf_15 (FF)
  Destination:          i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         sys_clk rising at 20.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_eeprom_ctrl/rd_buf_15 to i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.DQ      Tcko                  0.198   u_eeprom_ctrl/rd_buf<15>
                                                       u_eeprom_ctrl/rd_buf_15
    RAMB8_X1Y13.DIADI14  net (fanout=3)        0.165   u_eeprom_ctrl/rd_buf<15>
    RAMB8_X1Y13.CLKAWRCLKTrckd_DIA   (-Th)     0.053   i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.145ns logic, 0.165ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y6.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_uart_fifo_rx/fifo_din_29 (FF)
  Destination:          i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.076 - 0.077)
  Source Clock:         sys_clk rising at 20.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_uart_fifo_rx/fifo_din_29 to i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.BQ      Tcko                  0.200   i_uart_fifo_rx/fifo_din<31>
                                                       i_uart_fifo_rx/fifo_din_29
    RAMB16_X1Y6.DIA26    net (fanout=2)        0.158   i_uart_fifo_rx/fifo_din<29>
    RAMB16_X1Y6.CLKA     Trckd_DIA   (-Th)     0.053   i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.147ns logic, 0.158ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y6.DIA27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_uart_fifo_rx/fifo_din_30 (FF)
  Destination:          i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.076 - 0.077)
  Source Clock:         sys_clk rising at 20.000ns
  Destination Clock:    sys_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_uart_fifo_rx/fifo_din_30 to i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.CQ      Tcko                  0.200   i_uart_fifo_rx/fifo_din<31>
                                                       i_uart_fifo_rx/fifo_din_30
    RAMB16_X1Y6.DIA27    net (fanout=2)        0.158   i_uart_fifo_rx/fifo_din<30>
    RAMB16_X1Y6.CLKA     Trckd_DIA   (-Th)     0.053   i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_uart_fifo_rx/u_fifo_rx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.147ns logic, 0.158ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "i_clkgen/clk2x" derived from
 NET "i_clkgen/clkin1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y15.CLKBRDCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for i_clkgen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|i_clkgen/clkin1                |     40.000ns|     16.000ns|     12.148ns|            0|            0|            0|         5685|
| i_clkgen/clk2x                |     20.000ns|      6.074ns|          N/A|            0|            0|         5685|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    6.074|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5685 paths, 0 nets, and 2388 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 20 18:59:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



