<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: ram_pkg::ram_sb::mem_coverage</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : ram_pkg::ram_sb::mem_coverage</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | hierarchy | modlist | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('ram_pkg::ram_sb::mem_coverage')">ram_pkg::ram_sb::mem_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 86.11</td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home1/BPRN11/IRUdumula/VLSI_RN/SV_LABS/Lab10/sim/../env_lib/ram_sb.sv')">/home1/BPRN11/IRUdumula/VLSI_RN/SV_LABS/Lab10/sim/../env_lib/ram_sb.sv</a><br clear=all>
<br clear=all>
<span class=repname>1 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp0.html#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage"  onclick="showContent('top.base_test_h.env_h.sb_h.mem_coverage')">top.base_test_h.env_h.sb_h.mem_coverage</a></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   ram_pkg::ram_sb::mem_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td><a href="#var_tbl_ram_pkg::ram_sb::mem_coverage" >Variables</a></td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">16</td>
<td class="rt">88.89 </td>
</tr><tr class="s7">
<td><a href="#crs_tbl_ram_pkg::ram_sb::mem_coverage" >Crosses</a></td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_ram_pkg::ram_sb::mem_coverage">Variables for Group  ram_pkg::ram_sb::mem_coverage
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s7">
<td><a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.RD_ADD"  onclick="checkLink(this)" target="detailFrame">RD_ADD</a></td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s8">
<td><a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.DATA"  onclick="checkLink(this)" target="detailFrame">DATA</a></td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.RD"  onclick="checkLink(this)" target="detailFrame">RD</a></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_ram_pkg::ram_sb::mem_coverage">Crosses for Group  ram_pkg::ram_sb::mem_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s7">
<td><a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.READxADD"  onclick="checkLink(this)" target="detailFrame">READxADD</a></td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='top.base_test_h.env_h.sb_h.mem_coverage'>
<a name="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_top.base_test_h.env_h.sb_h.mem_coverage" >top.base_test_h.env_h.sb_h.mem_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   top.base_test_h.env_h.sb_h.mem_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td><a href="#var_tbl_top.base_test_h.env_h.sb_h.mem_coverage" >Variables</a></td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">16</td>
<td class="rt">88.89 </td>
</tr><tr class="s7">
<td><a href="#crs_tbl_top.base_test_h.env_h.sb_h.mem_coverage" >Crosses</a></td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_top.base_test_h.env_h.sb_h.mem_coverage">Variables for Group Instance  top.base_test_h.env_h.sb_h.mem_coverage
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s7">
<td><a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD_ADD"  onclick="checkLink(this)" target="detailFrame">RD_ADD</a></td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s8">
<td><a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.DATA"  onclick="checkLink(this)" target="detailFrame">DATA</a></td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD"  onclick="checkLink(this)" target="detailFrame">RD</a></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_top.base_test_h.env_h.sb_h.mem_coverage">Crosses for Group Instance  top.base_test_h.env_h.sb_h.mem_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s7">
<td><a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.READxADD"  onclick="checkLink(this)" target="detailFrame">READxADD</a></td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='ram_pkg::ram_sb::mem_coverage'>
<br clear=all>
<a name="inst_tag_ram_pkg::ram_sb::mem_coverage.RD_ADD"></a><span class="repname" id="inst_tag_ram_pkg::ram_sb::mem_coverage.RD_ADD">Summary for Variable RD_ADD</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s7">
<td>User Defined Bins</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for RD_ADD</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>MAX</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>ZERO</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>HIGH2</td>
<td class="rt">42</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>HIGH1</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_HIGH</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID</td>
<td class="rt">48</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_LOW</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW2</td>
<td class="rt">49</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW1</td>
<td class="rt">35</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_ram_pkg::ram_sb::mem_coverage.DATA"></a><span class="repname" id="inst_tag_ram_pkg::ram_sb::mem_coverage.DATA">Summary for Variable DATA</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td>User Defined Bins</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for DATA</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>MAX</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>HIGH2</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>HIGH1</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_HIGH</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_LOW</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW2</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW1</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>ZERO</td>
<td class="rt">226</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_ram_pkg::ram_sb::mem_coverage.RD"></a><span class="repname" id="inst_tag_ram_pkg::ram_sb::mem_coverage.RD">Summary for Variable RD</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for RD</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>read</td>
<td class="rt">335</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_ram_pkg::ram_sb::mem_coverage.READxADD"></a><span class="repname" id="inst_tag_ram_pkg::ram_sb::mem_coverage.READxADD">Summary for Cross READxADD</span>
<br clear=all>
<br clear=all>
Samples crossed: RD RD_ADD<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td class="rt">2</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for READxADD</span>
<br clear=all>
<br clear=all>
<span class=repname>Element holes</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">RD</td><td class="alfsrt">RD_ADD</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td align=center>*</td>
<td>[MAX]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td align=center>*</td>
<td>[ZERO]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">RD</td><td class="alfsrt">RD_ADD</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>read</td>
<td>MID_LOW</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>MID_HIGH</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>HIGH1</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>HIGH2</td>
<td class="rt">42</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>MID</td>
<td class="rt">48</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>LOW1</td>
<td class="rt">35</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>LOW2</td>
<td class="rt">49</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='top.base_test_h.env_h.sb_h.mem_coverage'>
<br clear=all>
<a name="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD_ADD"></a><span class="repname" id="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD_ADD">Summary for Variable RD_ADD</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s7">
<td>User Defined Bins</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for RD_ADD</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>MAX</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>ZERO</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>HIGH2</td>
<td class="rt">42</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>HIGH1</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_HIGH</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID</td>
<td class="rt">48</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_LOW</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW2</td>
<td class="rt">49</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW1</td>
<td class="rt">35</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.DATA"></a><span class="repname" id="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.DATA">Summary for Variable DATA</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td>User Defined Bins</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for DATA</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>MAX</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>HIGH2</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>HIGH1</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_HIGH</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>MID_LOW</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW2</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>LOW1</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>ZERO</td>
<td class="rt">226</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD"></a><span class="repname" id="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD">Summary for Variable RD</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for RD</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>read</td>
<td class="rt">335</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.READxADD"></a><span class="repname" id="inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.READxADD">Summary for Cross READxADD</span>
<br clear=all>
<br clear=all>
Samples crossed: RD RD_ADD<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
<td class="rt">2</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for READxADD</span>
<br clear=all>
<br clear=all>
<span class=repname>Element holes</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">RD</td><td class="alfsrt">RD_ADD</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td align=center>*</td>
<td>[MAX]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td align=center>*</td>
<td>[ZERO]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">RD</td><td class="alfsrt">RD_ADD</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>read</td>
<td>MID_LOW</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>MID_HIGH</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>HIGH1</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>HIGH2</td>
<td class="rt">42</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>MID</td>
<td class="rt">48</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>LOW1</td>
<td class="rt">35</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>read</td>
<td>LOW2</td>
<td class="rt">49</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="ram_pkg::ram_sb::mem_coverage">
    <li>
      <a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.RD_ADD">Variable : RD_ADD</a>    </li>
    <li>
      <a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.DATA">Variable : DATA</a>    </li>
    <li>
      <a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.RD">Variable : RD</a>    </li>
    <li>
      <a href="#inst_tag_ram_pkg::ram_sb::mem_coverage.READxADD">Cross : READxADD</a>    </li>
  </ul>
  <ul name="top.base_test_h.env_h.sb_h.mem_coverage">
    <li>
      <a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD_ADD">Variable : RD_ADD</a>    </li>
    <li>
      <a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.DATA">Variable : DATA</a>    </li>
    <li>
      <a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.RD">Variable : RD</a>    </li>
    <li>
      <a href="#inst_tag_top.base_test_h.env_h.sb_h.mem_coverage.READxADD">Cross : READxADD</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
