---
name: Table 2-7
full_name: Table 2-7. MSRs Common to the Silvermont and Airmont Microarchitectures
supported_cpu:
- 06_5DH
- 06_5AH
- 06_37H
- 06_4AH
- 06_4DH
msr:
- value: 17H
  name: MSR_PLATFORM_ID
  bitfields:
  - bit: '7:0'
    description: Reserved
  - bit: '13:8'
    access: R
    long_description: Maximum Qualified Ratio The maximum allowed bus ratio.
    description: Maximum Qualified Ratio
  - bit: '49:13'
    description: Reserved
  - bit: '52:50'
    description: See Table 2-2
    see_table:
    - 2-2
  - bit: '63:33'
    description: Reserved
  scope: Module
  access: R
  description: Model Specific Platform ID
- value: 3AH
  name: IA32_FEATURE_CONTROL
  bitfields:
  - bit: '0'
    access: R/WL
    description: Lock
  - bit: '1'
    description: Reserved
  - bit: '2'
    access: R/WL
    description: Enable VMX outside SMX operation
  scope: Core
  access: R/W
  description: Control Features in Intel 64Processor
  long_description: Control Features in Intel 64Processor See Table 2-2.
  see_table:
  - 2-2
- value: 40H
  name: MSR_LASTBRANCH_0_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 0 From IP
  long_description: 'Last Branch Record 0 From IP One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: • Last Branch Record Stack TOS at 1C9H. • Section 17.5 and record format in Section 17.4.8.1.'
  see_section:
  - '17.5'
  - 17.4.8.1.
- value: 41H
  name: MSR_LASTBRANCH_1_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 1 From IP
  long_description: Last Branch Record 1 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 42H
  name: MSR_LASTBRANCH_2_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 2 From IP
  long_description: Last Branch Record 2 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 43H
  name: MSR_LASTBRANCH_3_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 3 From IP
  long_description: Last Branch Record 3 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 44H
  name: MSR_LASTBRANCH_4_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 4 From IP
  long_description: Last Branch Record 4 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 45H
  name: MSR_LASTBRANCH_5_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 5 From IP
  long_description: Last Branch Record 5 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 46H
  name: MSR_LASTBRANCH_6_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 6 From IP
  long_description: Last Branch Record 6 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 47H
  name: MSR_LASTBRANCH_7_FROM_IP
  scope: Core
  access: R/W
  description: Last Branch Record 7 From IP
  long_description: Last Branch Record 7 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 60H
  name: MSR_LASTBRANCH_0_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 0 To IP
  long_description: Last Branch Record 0 To IP One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.
- value: 61H
  name: MSR_LASTBRANCH_1_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 1 To IP
  long_description: Last Branch Record 1 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 62H
  name: MSR_LASTBRANCH_2_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 2 To IP
  long_description: Last Branch Record 2 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 63H
  name: MSR_LASTBRANCH_3_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 3 To IP
  long_description: Last Branch Record 3 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 64H
  name: MSR_LASTBRANCH_4_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 4 To IP
  long_description: Last Branch Record 4 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 65H
  name: MSR_LASTBRANCH_5_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 5 To IP
  long_description: Last Branch Record 5 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 66H
  name: MSR_LASTBRANCH_6_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 6 To IP
  long_description: Last Branch Record 6 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 67H
  name: MSR_LASTBRANCH_7_TO_IP
  scope: Core
  access: R/W
  description: Last Branch Record 7 To IP
  long_description: Last Branch Record 7 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: E2H
  name: MSR_PKG_CST_CONFIG_CONTROL
  bitfields:
  - bit: '2:0'
    access: R/W
    long_description: 'Package C-State Limit Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0 (no package C-sate support) 001b: C1 (Behavior is the same as 000b) 100b: C4 110b: C6 111b: C7 (Silvermont only).'
    description: Package C-State Limit
  - bit: '9:3'
    description: Reserved
  - bit: '10'
    access: R/W
    long_description: I/O MWAIT Redirection Enable When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.
    description: I/O MWAIT Redirection Enable
  - bit: '14:11'
    description: Reserved
  - bit: '15'
    access: R/WO
    long_description: CFG Lock When set, locks bits 15:0 of this register until next reset.
    description: CFG Lock
  - bit: '63:16'
    description: Reserved
  scope: Module
  access: R/W
  description: C-State Configuration Control
  long_description: 'C-State Configuration Control Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See http://biosbits.org.'
- value: 11EH
  name: MSR_BBL_CR_CTL3
  bitfields:
  - bit: '0'
    access: RO
    long_description: L2 Hardware Enabled 1 = If the L2 is hardware-enabled. 0 = Indicates if the L2 is hardware-disabled.
    description: L2 Hardware Enabled
  - bit: '7:1'
    description: Reserved
  - bit: '8'
    access: R/W
    long_description: L2 Enabled 1 = L2 cache has been initialized. 0 = Disabled (default). Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
    description: L2 Enabled
  - bit: '22:9'
    description: Reserved
  - bit: '23'
    access: RO
    long_description: L2 Not Present 0 = L2 Present. 1 = L2 Not Present.
    description: L2 Not Present
  - bit: '63:24'
    description: Reserved
  scope: Module
  description: Control Register 3
  long_description: Control Register 3 Used to configure the L2 Cache.
- value: 1A0H
  name: IA32_MISC_ENABLE
  bitfields:
  - bit: '0'
    long_description: Fast-Strings Enable See Table 2-2.
    description: Fast-Strings Enable
    see_table:
    - 2-2
  - bit: '2:1'
    description: Reserved
  - bit: '3'
    access: R/W
    long_description: Automatic Thermal Control Circuit Enable See Table 2-2. Default value is 0.
    description: Automatic Thermal Control Circuit Enable
    see_table:
    - 2-2
  - bit: '6:4'
    description: Reserved
  - bit: '7'
    access: R
    long_description: Performance Monitoring Available See Table 2-2.
    description: Performance Monitoring Available
    see_table:
    - 2-2
  - bit: '10:8'
    description: Reserved
  - bit: '11'
    access: RO
    long_description: Branch Trace Storage Unavailable See Table 2-2.
    description: Branch Trace Storage Unavailable
    see_table:
    - 2-2
  - bit: '12'
    access: RO
    long_description: Processor Event Based Sampling Unavailable See Table 2-2.
    description: Processor Event Based Sampling Unavailable
    see_table:
    - 2-2
  - bit: '15:13'
    description: Reserved
  - bit: '16'
    access: R/W
    long_description: Enhanced Intel SpeedStep Technology Enable See Table 2-2.
    description: Enhanced Intel SpeedStep Technology Enable
    see_table:
    - 2-2
  - bit: '18'
    access: R/W
    long_description: ENABLE MONITOR FSM See Table 2-2.
    description: ENABLE MONITOR FSM
    see_table:
    - 2-2
  - bit: '21:19'
    description: Reserved
  - bit: '22'
    access: R/W
    long_description: Limit CPUID Maxval See Table 2-2.
    description: Limit CPUID Maxval
    see_table:
    - 2-2
  - bit: '23'
    access: R/W
    long_description: xTPR Message Disable See Table 2-2.
    description: xTPR Message Disable
    see_table:
    - 2-2
  - bit: '33:24'
    description: Reserved
  - bit: '34'
    access: R/W
    long_description: XD Bit Disable See Table 2-2.
    description: XD Bit Disable
    see_table:
    - 2-2
  - bit: '37:35'
    description: Reserved
  - bit: '38'
    access: R/W
    long_description: 'Turbo Mode Disable When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be cleared (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor’s support of turbo mode is enabled. Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.'
    description: Turbo Mode Disable
  - bit: '63:39'
    description: Reserved
  access: R/W
  description: Enable Misc
  long_description: Enable Misc. Processor Features Allows a variety of processor functions to be enabled and disabled.
- value: 1C8H
  name: MSR_LBR_SELECT
  bitfields:
  - bit: '0'
    description: CPL_EQ_0
  - bit: '1'
    description: CPL_NEQ_0
  - bit: '2'
    description: JCC
  - bit: '3'
    description: NEAR_REL_CALL
  - bit: '4'
    description: NEAR_IND_CALL
  - bit: '5'
    description: NEAR_RET
  - bit: '6'
    description: NEAR_IND_JMP
  - bit: '7'
    description: NEAR_REL_JMP
  - bit: '8'
    description: FAR_BRANCH
  - bit: '63:9'
    description: Reserved
  scope: Core
  access: R/W
  description: Last Branch Record Filtering Select Register
  long_description: Last Branch Record Filtering Select Register See Section 17.9.2, “Filtering of Last Branch Records.”
  see_section:
  - 17.9.2
- value: 1C9H
  name: MSR_LASTBRANCH_TOS
  scope: Core
  access: R/W
  description: Last Branch Record Stack TOS
  long_description: Last Branch Record Stack TOS Contains an index (bits 0-2) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP.
- value: 38EH
  name: IA32_PERF_GLOBAL_STATUS
  scope: Core
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 390H
  name: IA32_PERF_GLOBAL_OVF_CTRL
  scope: Core
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 3F1H
  name: MSR_PEBS_ENABLE
  bitfields:
  - bit: '0'
    access: R/W
    description: Enable PEBS for precise event on IA32_PMC0
  scope: Core
  description: See Table 2-2. See Section 18.6.2.4
  long_description: See Table 2-2. See Section 18.6.2.4, “Processor Event Based Sampling (PEBS).”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.4
- value: 3FAH
  name: MSR_PKG_C6_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: Package C6 Residency Counter Value since last reset that this package is in processor- specific C6 states. Counts at the TSC Frequency.
    description: Package C6 Residency Counter
  scope: Package
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 664H
  name: MSR_MC6_RESIDENCY_COUNTER
  bitfields:
  - bit: '63:0'
    long_description: Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.
    description: Time that this module is in module-specific C6 states
  scope: Module
  access: R/0
  description: Module C6 Residency Counter
  long_description: 'Module C6 Residency Counter Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: CEH
  name: MSR_PLATFORM_INFO
  bitfields:
  - bit: '7:0'
    description: Reserved
  - bit: '15:8'
    access: R/O
    long_description: Maximum Non-Turbo Ratio This is the ratio of the maximum frequency that does not require turbo. Frequency = ratio * Scalable Bus Frequency.
    description: Maximum Non-Turbo Ratio
  - bit: '63:16'
    description: Reserved
  scope: Package
  description: Platform Information
  long_description: 'Platform Information: Contains power management and other model specific features enumeration. See http://biosbits.org.'
