library verilog;
use verilog.vl_types.all;
entity LHandle is
    port(
        instr           : in     vl_logic_vector(5 downto 0);
        addr            : in     vl_logic_vector(1 downto 0);
        \in\            : in     vl_logic_vector(31 downto 0);
        \out\           : out    vl_logic_vector(31 downto 0)
    );
end LHandle;
