//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_70
.address_size 64

	// .globl	slice_4

.visible .entry slice_4(
	.param .u64 slice_4_param_0,
	.param .u64 slice_4_param_1
)
.reqntid 256, 1, 1
{
	.reg .b32 	%r<8>;
	.reg .f32 	%f<5>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [slice_4_param_0];
	ld.param.u64 	%rd2, [slice_4_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 8;
	mov.u32 	%r3, %tid.x;
	or.b32  	%r4, %r2, %r3;
	shl.b32 	%r5, %r4, 2;
	shr.u32 	%r6, %r4, 2;
	and.b32  	%r7, %r3, 3;
	mul.wide.u32 	%rd5, %r6, 256;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.u32 	%rd7, %r7, 16;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+128];
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	st.global.v4.f32 	[%rd10], {%f1, %f2, %f3, %f4};
	ret;

}
