verilog work "firstage.v"
verilog work "fir.v"
