
---------- Begin Simulation Statistics ----------
final_tick                               2541823360500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209043                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   209041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.06                       # Real time elapsed on the host
host_tick_rate                              588817583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194008                       # Number of instructions simulated
sim_ops                                       4194008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11813515500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.515115                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376609                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846025                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2419                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74667                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804637                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52952                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279445                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226493                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63903                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26752                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194008                       # Number of instructions committed
system.cpu.committedOps                       4194008                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630272                       # CPI: cycles per instruction
system.cpu.discardedOps                        189623                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606265                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450892                       # DTB hits
system.cpu.dtb.data_misses                       7723                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405083                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848486                       # DTB read hits
system.cpu.dtb.read_misses                       6922                       # DTB read misses
system.cpu.dtb.write_accesses                  201182                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602406                       # DTB write hits
system.cpu.dtb.write_misses                       801                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373937                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026693                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658201                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16724396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177611                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952516                       # ITB accesses
system.cpu.itb.fetch_acv                          669                       # ITB acv
system.cpu.itb.fetch_hits                      945952                       # ITB hits
system.cpu.itb.fetch_misses                      6564                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4223     69.39%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.09% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6086                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14429                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2684     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5136                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10910187500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9245000      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17504000      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               880610500      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11817547000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902385                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946456                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7978883000     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3838664000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23613407                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85384      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540265     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838850     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592306     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104875      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194008                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6889011                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22805459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22805459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22805459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22805459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116951.071795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116951.071795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116951.071795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116951.071795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13043492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13043492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13043492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13043492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66889.702564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66889.702564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66889.702564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66889.702564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22455962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22455962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116958.135417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116958.135417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12843995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12843995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66895.807292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66895.807292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267122                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539410020000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267122                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204195                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204195                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128121                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34851                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86492                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40933                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17811633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157439                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002795                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052791                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156999     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157439                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820504036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376246250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461675500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471427493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378890771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850318265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471427493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471427493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188806118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188806118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188806118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471427493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378890771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039124383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000140959750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406625                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121122                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121122                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10305                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2318                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5849                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009123250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758848250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13699.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32449.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121122                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.751905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.363434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.560781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34359     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24355     29.93%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9896     12.16%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4641      5.70%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2339      2.87%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1446      1.78%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          893      1.10%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          630      0.77%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81372                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.043603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.429053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.711377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.76%     17.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5532     75.62%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.99%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6564     89.72%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.23%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              439      6.00%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.10%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9385728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7601536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11813510500                       # Total gap between requests
system.mem_ctrls.avgGap                      42482.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4939776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7601536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418146147.943852961063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376344535.206306695938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643460957.917226314545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512316500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246531750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290441681500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28870.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32121.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397926.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315502320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167685870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560611380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309420720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170484820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182297760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7638411750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.582446                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422473750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10996621750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265543740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141120870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486483900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310579560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5113386210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230380800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7479903960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.164951                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    547259750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10871835750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11806315500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625775                       # number of overall hits
system.cpu.icache.overall_hits::total         1625775                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87083                       # number of overall misses
system.cpu.icache.overall_misses::total         87083                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5361718000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361718000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5361718000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361718000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050841                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050841                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050841                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050841                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61570.203140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61570.203140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61570.203140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61570.203140                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86492                       # number of writebacks
system.cpu.icache.writebacks::total             86492                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87083                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87083                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87083                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87083                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274636000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274636000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050841                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050841                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050841                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050841                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60570.214623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60570.214623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60570.214623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60570.214623                       # average overall mshr miss latency
system.cpu.icache.replacements                  86492                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625775                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87083                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5361718000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361718000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050841                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050841                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61570.203140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61570.203140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050841                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050841                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60570.214623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60570.214623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803144                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.050941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803144                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512798                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311626                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311626                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105748                       # number of overall misses
system.cpu.dcache.overall_misses::total        105748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6776128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6776128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6776128000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6776128000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074608                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074608                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64078.072399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64078.072399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64078.072399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64078.072399                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34675                       # number of writebacks
system.cpu.dcache.writebacks::total             34675                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395877000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395877000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048722                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048722                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63654.855339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63654.855339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63654.855339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63654.855339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68914                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3301353500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3301353500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67035.280621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67035.280621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674965500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674965500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66815.673785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66815.673785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474774500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474774500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61500.433628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61500.433628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720911500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720911500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59294.748992                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59294.748992                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64825500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64825500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72269.230769                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72269.230769                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71269.230769                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71269.230769                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541823360500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.467214                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.928244                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.467214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949304                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2738859205500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283353                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745092                       # Number of bytes of host memory used
host_op_rate                                   283353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   315.52                       # Real time elapsed on the host
host_tick_rate                              617348024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89402154                       # Number of instructions simulated
sim_ops                                      89402154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194783                       # Number of seconds simulated
sim_ticks                                194782683000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.087506                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6023602                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9254621                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3819                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            196804                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9000330                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382926                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2240988                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1858062                       # Number of indirect misses.
system.cpu.branchPred.lookups                10010693                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  429196                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84729                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84467092                       # Number of instructions committed
system.cpu.committedOps                      84467092                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.605609                       # CPI: cycles per instruction
system.cpu.discardedOps                        638118                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049107                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32051120                       # DTB hits
system.cpu.dtb.data_misses                      34948                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632500                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8633131                       # DTB read hits
system.cpu.dtb.read_misses                       8807                       # DTB read misses
system.cpu.dtb.write_accesses                13416607                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417989                       # DTB write hits
system.cpu.dtb.write_misses                     26141                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4111                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47622651                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9003388                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23800323                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286036643                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.217127                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12129966                       # ITB accesses
system.cpu.itb.fetch_acv                           91                       # ITB acv
system.cpu.itb.fetch_hits                    12128897                       # ITB hits
system.cpu.itb.fetch_misses                      1069                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54449     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8041     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63786                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88740                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29524     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32965     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62815                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28231     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28232     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56789                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179140940000     91.97%     91.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               226067500      0.12%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               215689500      0.11%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15202877500      7.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         194785574500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956205                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904067                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6506                      
system.cpu.kern.mode_good::user                  6506                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8170                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6506                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796328                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886618                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116167953000     59.64%     59.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78617621500     40.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389022358                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026399      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674709     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61173      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707979     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428168     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564012      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84467092                       # Class of committed instruction
system.cpu.quiesceCycles                       543008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       102985715                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          815                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2868813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5736984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20972434329                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20972434329                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20972434329                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20972434329                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117968.468495                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117968.468495                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117968.468495                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117968.468495                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1225                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12073456188                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12073456188                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12073456188                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12073456188                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67912.342153                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67912.342153                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67912.342153                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67912.342153                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44025380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44025380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118347.795699                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118347.795699                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25425380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25425380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68347.795699                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68347.795699                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20928408949                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20928408949                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117967.673098                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117967.673098                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12048030808                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12048030808                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67911.429067                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67911.429067                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1012376                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1890840                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411217                       # Transaction distribution
system.membus.trans_dist::CleanEvict           566109                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1679901                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1679901                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         411218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        599642                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1233653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1233653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6837520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6845314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8434535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52635840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52635840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    255525440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    255534123                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319524587                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2872093                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016802                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2871282     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2872093                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7399000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15452308976                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1985630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12042779750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2164597250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26317952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      145865792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172184256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26317952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26317952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121013760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121013760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          411218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2279153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2690379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1890840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1890840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135114434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748864271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883981334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135114434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135114434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      621275763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621275763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      621275763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135114434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748864271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505257097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2298860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    322175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2272422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158925500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7214411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2163106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2690379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2301878                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2690379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2301878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95774                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            166974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           139443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           187997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25340382250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12973025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73989226000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9766.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28516.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       620                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2270477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2003468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2690379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2301878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2545042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       619509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    505.531393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   309.536591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.682305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       141076     22.77%     22.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114857     18.54%     41.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55921      9.03%     50.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37688      6.08%     56.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22335      3.61%     60.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18144      2.93%     62.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15080      2.43%     65.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12730      2.05%     67.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201678     32.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       619509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.231246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.141190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         128813     90.51%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11052      7.77%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1153      0.81%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          738      0.52%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          480      0.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.703276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135704     95.35%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5540      3.89%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           992      0.70%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            43      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166054720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6129536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147126400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172184256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147320192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       755.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194782683000                       # Total gap between requests
system.mem_ctrls.avgGap                      39016.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20619200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145435008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147126400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 105857459.618214622140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746652658.029153347015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2628.570425842219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 755336140.430923223495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       411218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2279153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2301878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11030055750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  62958108500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1061750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4836930181250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26822.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27623.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    132718.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2101297.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2200805040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1169732850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9207686880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5887580580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15375834240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76279410960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10562960640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       120684011190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.582857                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26292339750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6504160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 161990619500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2222810520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1181429040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9318228360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6112750500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15375834240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77083907250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9885490080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121180449990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.131537                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24447615500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6504160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 163835343750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1124000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926257329                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5594500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    196750245000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24201586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24201586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24201586                       # number of overall hits
system.cpu.icache.overall_hits::total        24201586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       411218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         411218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       411218                       # number of overall misses
system.cpu.icache.overall_misses::total        411218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24089742500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24089742500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24089742500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24089742500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24612804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24612804                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24612804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24612804                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016707                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016707                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58581.439772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58581.439772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58581.439772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58581.439772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411217                       # number of writebacks
system.cpu.icache.writebacks::total            411217                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       411218                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411218                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       411218                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411218                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23678524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23678524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23678524500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23678524500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016707                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016707                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016707                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016707                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57581.439772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57581.439772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57581.439772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57581.439772                       # average overall mshr miss latency
system.cpu.icache.replacements                 411217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24201586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24201586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       411218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        411218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24089742500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24089742500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24612804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24612804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58581.439772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58581.439772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       411218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23678524500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23678524500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57581.439772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57581.439772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24429453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.407692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49636826                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49636826                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27595092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27595092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27595092                       # number of overall hits
system.cpu.dcache.overall_hits::total        27595092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4139587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4139587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4139587                       # number of overall misses
system.cpu.dcache.overall_misses::total       4139587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254329006500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254329006500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254329006500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254329006500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31734679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31734679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31734679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31734679                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130444                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61438.256159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61438.256159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61438.256159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61438.256159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1713432                       # number of writebacks
system.cpu.dcache.writebacks::total           1713432                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2273965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2273965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2273965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2273965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134344837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134344837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134344837500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134344837500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255077500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255077500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071656                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59079.553775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59079.553775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59079.553775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59079.553775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65488.446727                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65488.446727                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2279169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7657831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7657831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       795934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        795934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48400299000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48400299000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8453765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8453765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60809.437717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60809.437717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       594037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       594037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35390522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35390522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255077500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255077500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59576.292386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59576.292386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168035.243742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168035.243742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19937261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19937261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3343653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3343653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 205928707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 205928707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61587.942140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61587.942140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1679928                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1679928                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98954315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98954315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58903.902727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58903.902727                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5246                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5246                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    399996000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    399996000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048353                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048353                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76247.807854                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76247.807854                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5235                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5235                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    394106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    394106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75282.903534                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75282.903534                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108397                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108397                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108397                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108397                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197035845000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29692572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2279169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.027806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66182307                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66182307                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3078716096500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 522691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746116                       # Number of bytes of host memory used
host_op_rate                                   522691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1458.69                       # Real time elapsed on the host
host_tick_rate                              232987524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   762445111                       # Number of instructions simulated
sim_ops                                     762445111                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339857                       # Number of seconds simulated
sim_ticks                                339856891000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.568903                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19221736                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             24157347                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19873                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3033877                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38404745                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             201012                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1061372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           860360                       # Number of indirect misses.
system.cpu.branchPred.lookups                41809370                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  953334                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        52941                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   673042957                       # Number of instructions committed
system.cpu.committedOps                     673042957                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.009911                       # CPI: cycles per instruction
system.cpu.discardedOps                       8500140                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                120572728                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    123212100                       # DTB hits
system.cpu.dtb.data_misses                      26348                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 95287486                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     96087182                       # DTB read hits
system.cpu.dtb.read_misses                      21080                       # DTB read misses
system.cpu.dtb.write_accesses                25285242                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    27124918                       # DTB write hits
system.cpu.dtb.write_misses                      5268                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              179407                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          549954504                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         101265155                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         28536121                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       173535565                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.990186                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                97698052                       # ITB accesses
system.cpu.itb.fetch_acv                         2958                       # ITB acv
system.cpu.itb.fetch_hits                    97693787                       # ITB hits
system.cpu.itb.fetch_misses                      4265                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   349      0.80%      0.80% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.80% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16232     37.11%     37.91% # number of callpals executed
system.cpu.kern.callpal::rdps                     805      1.84%     39.75% # number of callpals executed
system.cpu.kern.callpal::rti                     2200      5.03%     44.78% # number of callpals executed
system.cpu.kern.callpal::callsys                  534      1.22%     46.01% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     46.01% # number of callpals executed
system.cpu.kern.callpal::rdunique               23614     53.99%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  43736                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      65831                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7481     39.83%     39.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     348      1.85%     41.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10951     58.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18780                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7481     48.86%     48.86% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      348      2.27%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7481     48.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15310                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             332205360500     97.78%     97.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               502625000      0.15%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7030037000      2.07%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         339738022500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.683134                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.815229                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2182                      
system.cpu.kern.mode_good::user                  2182                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2549                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2182                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.856022                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.922427                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25486739500      7.50%      7.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         314251283000     92.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      349                       # number of times the context was actually changed
system.cpu.numCycles                        679713782                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24606484      3.66%      3.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu               526540122     78.23%     81.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                  86508      0.01%     81.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 82434      0.01%     81.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 20955      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6985      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::MemRead               94241045     14.00%     95.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27066198      4.02%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             28941      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            28724      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               334561      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                673042957                       # Class of committed instruction
system.cpu.tickCycles                       506178217                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1615793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3231586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1190463                       # Transaction distribution
system.membus.trans_dist::WriteReq                348                       # Transaction distribution
system.membus.trans_dist::WriteResp               348                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       705335                       # Transaction distribution
system.membus.trans_dist::WritebackClean       459632                       # Transaction distribution
system.membus.trans_dist::CleanEvict           450826                       # Transaction distribution
system.membus.trans_dist::ReadExReq            425330                       # Transaction distribution
system.membus.trans_dist::ReadExResp           425330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         459632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        730831                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1378896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1378896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3468483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3469179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4848075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     58832896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     58832896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    119135744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    119138528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               177971424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1616141                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000041                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006390                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1616075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      66      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1616141                       # Request fanout histogram
system.membus.reqLayer0.occupancy              870000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8229170000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6157805500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2430046250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29416448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       73994304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103410752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29416448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29416448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45141440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45141440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          459632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1156161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1615793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       705335                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             705335                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          86555397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217721947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             304277344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     86555397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86555397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      132824848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132824848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      132824848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         86555397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217721947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            437102192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1149916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    396364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1125427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695393750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        69037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        69037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4213781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1082018                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1615793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1164946                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1615793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1164946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15030                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             96965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            71590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            80582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             95144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            69159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17509510250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7608955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46043091500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11505.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30255.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1141802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  885300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1615793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1164946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1434880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   83413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  69947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  69744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  69777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  69499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       644621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.258451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.095540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.588742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       231155     35.86%     35.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       179234     27.80%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83341     12.93%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40530      6.29%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26651      4.13%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17304      2.68%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18159      2.82%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11733      1.82%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36514      5.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       644621                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        69037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.043122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.833840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.412915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          62241     90.16%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          5428      7.86%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           891      1.29%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          245      0.35%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          105      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           25      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           17      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           13      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           10      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        69037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.656590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.627880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47008     68.09%     68.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1234      1.79%     69.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18942     27.44%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1323      1.92%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              424      0.61%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               97394624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6016128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73594944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103410752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74556544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       286.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    304.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339856545000                       # Total gap between requests
system.mem_ctrls.avgGap                     122218.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     25367296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     72027328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     73594944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 74641111.219957575202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 211934287.364501327276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 216546864.132879972458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       459632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1156161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1164946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12799559750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  33243531750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8139737006750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27847.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28753.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6987222.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2309947080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1227784965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5082366240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2642118660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26828421360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     114665096520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33944964960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186700699785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.350932                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87106598750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11348740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 241401552250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2292568320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1218551730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5783221500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3360468960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26828421360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     118624955490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30610346880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       188718534240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.288238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78493235000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11348740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 250014916000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 348                       # Transaction distribution
system.iobus.trans_dist::WriteResp                348                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               870000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              348000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    339856891000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     98867109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         98867109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     98867109                       # number of overall hits
system.cpu.icache.overall_hits::total        98867109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       459631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         459631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       459631                       # number of overall misses
system.cpu.icache.overall_misses::total        459631                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27740294500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27740294500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27740294500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27740294500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99326740                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99326740                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99326740                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99326740                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004627                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004627                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004627                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004627                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60353.401968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60353.401968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60353.401968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60353.401968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       459632                       # number of writebacks
system.cpu.icache.writebacks::total            459632                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       459631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       459631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       459631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       459631                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27280662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27280662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27280662500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27280662500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59353.399792                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59353.399792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59353.399792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59353.399792                       # average overall mshr miss latency
system.cpu.icache.replacements                 459632                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     98867109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        98867109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       459631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        459631                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27740294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27740294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99326740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99326740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60353.401968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60353.401968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       459631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       459631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27280662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27280662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59353.399792                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59353.399792                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            99538614                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            460144                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            216.320574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         199113112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        199113112                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    120452134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        120452134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    120452134                       # number of overall hits
system.cpu.dcache.overall_hits::total       120452134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1661973                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1661973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1661973                       # number of overall misses
system.cpu.dcache.overall_misses::total       1661973                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 101774069500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101774069500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 101774069500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101774069500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122114107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122114107                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122114107                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122114107                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013610                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61236.897049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61236.897049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61236.897049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61236.897049                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       705335                       # number of writebacks
system.cpu.dcache.writebacks::total            705335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       510434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       510434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       510434                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       510434                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1151539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1151539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1151539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1151539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          348                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          348                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  69208724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69208724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  69208724500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69208724500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60101.068657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60101.068657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60101.068657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60101.068657                       # average overall mshr miss latency
system.cpu.dcache.replacements                1156161                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94277335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94277335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       826461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        826461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  51303706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51303706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95103796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95103796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62076.378680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62076.378680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       100238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       726223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       726223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  44452688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44452688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61210.796133                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61210.796133                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26174799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26174799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       835512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       835512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  50470363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50470363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27010311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27010311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60406.509422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60406.509422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       410196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       410196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       425316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       425316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          348                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          348                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24756036500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24756036500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58206.219611                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58206.219611                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        71186                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        71186                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4622                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4622                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    327280000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    327280000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        75808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        75808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060970                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060970                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70809.173518                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70809.173518                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4622                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4622                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    322658000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    322658000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060970                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060970                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69809.173518                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69809.173518                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        75737                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        75737                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        75737                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        75737                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339856891000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122177556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1157185                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.581697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         245687465                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        245687465                       # Number of data accesses

---------- End Simulation Statistics   ----------
