Return-Path: <devicetree+bounces-299448-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id oMlRF/AfC2rtDgUAu9opvQ
	(envelope-from <devicetree+bounces-299448-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 18 May 2026 16:19:28 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id B9AD756E99E
	for <lists+devicetree@lfdr.de>; Mon, 18 May 2026 16:19:27 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 94386303D709
	for <lists+devicetree@lfdr.de>; Mon, 18 May 2026 14:12:35 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 190C03F58FB;
	Mon, 18 May 2026 14:12:35 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="awMy8mty"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-oi1-f169.google.com (mail-oi1-f169.google.com [209.85.167.169])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 86E731A3165
	for <devicetree@vger.kernel.org>; Mon, 18 May 2026 14:12:33 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=209.85.167.169
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779113555; cv=pass; b=kgNfKImefqQJhWEHLv+iVo8lebTf7Nn1IXHUV6wWoNwKT8toyKxqEZPEhTddCM6lfY0jdXo37GhgqS3+UMQy+1PSgK+kmHzm4munlFK2Ls7zE/qVKoLVBl/ouD8M65g9gm0WKoEdKzhALU0cedamyzG4FsRToLKA/8tVcaBWIFE=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779113555; c=relaxed/simple;
	bh=F8kioCJJeHQoS+Uj5I60x8KCfwARf1cnVEUEwmaxxoY=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=TcwACYZPrenwyNC8grbNh1uASu4rlOUKLpLfKcVuNb78ZrmAWuLfwnaI2msOtgy8r1MW7AKnvCpdaC1d4nyVyMMn5z5YR7DnjGQQiqcjFmIc23JmPcnsRfpQ12qmWcTx4MAZIkCWdzKgo8tIp6VYYX8VsxaDE373Ij6GxoOb0J8=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=awMy8mty; arc=pass smtp.client-ip=209.85.167.169
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-oi1-f169.google.com with SMTP id 5614622812f47-484df1dce93so707890b6e.2
        for <devicetree@vger.kernel.org>; Mon, 18 May 2026 07:12:33 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1779113552; cv=none;
        d=google.com; s=arc-20240605;
        b=XoKTAT5MbsT1nD7sPvT+e0sk52VI3DrqKs4SCYUW628t9HUdjT1/8FpBURrttTf0MI
         TUaej+MpjPtAOZfCcrS+MKbOcVmxk+zCfrf3bb4sRntdX6i2F76Axp6ubAdnkA4cKAE7
         os6OpjTAqfNchPGqHtV9CBD2ixCf0puJ/KB8mV4mouygQlsvXhPZRXXP1v26qQqLFFws
         6UL6QTKpd302HvVWh0oU9zK+kRAoVUx/uds17VSv31H+1v3Po4cE6dXDbtUvkYxjO/q8
         V1zPZiGT0vzONvqGreEdTgVCt/1BbYqqj63iDA/I/WuYlb+eGdrqC3WTpV6unRc1VjYs
         N7tA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=dJbLKIvJlNMwOD0e/qYtUjPUXUHLalpry3K4FYi9Z5o=;
        fh=hAqgNOTsLNF3h0tEgzKhEop8w7q62Q44dNagMJMoaOw=;
        b=BQYCbFAZCTOH3z9JjQcVkM1GSTlbObsm+5PjokuEebNFEpI9SeKighUiTQR7mJNK8N
         0pDjGuWxW/q55ayYnS7Gb39U4onfVWZOu5Bd9N0iwKeAZaz7OjZLE1f9SkZi9ylhZRdV
         QxTVYukNIFV8uXlWG4TyB18lO4UCizUHjzsJGoX3lzXJ9Bj4YKFUQ4ItZaAWplyJIvo3
         UHfMkI2d7FZQkSrUBgI0H+8Z/bd7ZutRi/D6zXrzabxtXMnFiOM5jEFFiJ698keNkWfT
         6KJPnKX899TgjAYh5mAFyGaoektswbsmBFE5g2HNt+s3AORe2yIyNZqaRaU9fEfaE4ys
         QVMA==;
        darn=vger.kernel.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1779113552; x=1779718352; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=dJbLKIvJlNMwOD0e/qYtUjPUXUHLalpry3K4FYi9Z5o=;
        b=awMy8mtyauKn2/ovRAUKmgRMRb1JAbVgUXDLEGFudJANwnCDU/iOLPW44G4qkQrEqH
         59AEqjnlwutgQ4PJLpFjhYa52oxgCw775JmnmH3aSGHdwrAfBctH2EfKxdKjMitwCAJN
         sLItR7WwFWKC54ONCKOUcgF9NILTPP9L7M7GxWro3/4jHan2JLFnjYEwv4RZX5kCRtlX
         ln9nfclJmi5NtoDGYlyuFICyO2Ks6JTvJCOAIQ1ybafrEsVnSxG26vzqwIaEscAhHh/b
         IQLQC7KexCKjChRyTs8k1+f9K0xiifyg89kDpJo/f7o4b6EQIKcp17YDgcXyRMH6MArh
         tZJA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1779113552; x=1779718352;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=dJbLKIvJlNMwOD0e/qYtUjPUXUHLalpry3K4FYi9Z5o=;
        b=PIm6zbt7lKge1z4w5q91VElHbaQxFLXhqxjH+q63Fs3h6f9kl/ijR5qXpoYFokuCNB
         RmyRLABgNEj30UBN+XSiqkofNc18sdVooNDR+xpVVyCsUHE+enaEu4WddXJ/9mbQdIpu
         24U/DofMTbsomoLcvSi0EyxFy2uhEZnKy7TrJAnH6qfCdalWFsihDsZbkXIkZJon+4NE
         mLk3o1iQL5qxC5XxN9ZCMPtPr0MpHI4fjgld+JfaLsY/oRSQvfmO9xGY2t3rIhTCgusS
         wotxzr4wcWGY/iBqAL+jrNlBk/e1xWVlleON88VXFQ2yzWJ/Zfgf7rgz4kJ+u0PZuT7h
         Abxg==
X-Forwarded-Encrypted: i=1; AFNElJ/99+rST6F2O9wNXpe+jh8ZjxHlTqjGBb7EM1mxwXWjUtl/WM1WMAdwiFnocoLsZoibIetqF4Djcwts@vger.kernel.org
X-Gm-Message-State: AOJu0YzQOGjl69BSO/wa+HNAabYeJNxDDlnnD0DuFR9Nk5BKDzS3iJGX
	1JTQDcVQ/wabKQgXVsfMxsFzvoJB2l+N/L85+cAwuuJz1kvDKJUGZAJAyEpSquYTkhrBOQt1ho1
	jqY+fXKTfYn6f5W1ATpaOu0IeOy83dN0=
X-Gm-Gg: Acq92OF4zGS0PjSuALN9X9xPLQGyaxL7bN0F3Yq77EDNJ0BncibZibnSvoNGidzqiXG
	kCvo1nr1LpWeH7jynPO9msyJ+/c80gYk+tJIvUTZ59zTYioWWPF3u7GshB4nD2Zrt7P6wvUefHD
	pQKx2+Ev4Ikm2EzI/mDZUQe/uOXo7y9fVS/A17y/7xlXThDQMrhYGbJ0BWz9y60F0nmPvJ2Usky
	dxBmVQ+2QIXov7qX+zboQ7aliMoFQjxmxGVHybEvobK4IXCPkvd97YEEI/m6G/bNoZtMqVPDtTt
	lzkuOnyP
X-Received: by 2002:a05:6808:384b:b0:463:cf6b:982a with SMTP id
 5614622812f47-482e572bf95mr9889776b6e.22.1779113552419; Mon, 18 May 2026
 07:12:32 -0700 (PDT)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20260517-sf21-topcrm-v1-4-438f2e0513ff@gmail.com> <20260517150921.74C65C2BCB0@smtp.kernel.org>
In-Reply-To: <20260517150921.74C65C2BCB0@smtp.kernel.org>
From: Chuanhong Guo <gch981213@gmail.com>
Date: Mon, 18 May 2026 22:12:20 +0800
X-Gm-Features: AVHnY4JPO41uDYn2sfJin5JRZNtTVHwE3ZYBMAm1rZUjb0W1EOmPEqwU-c6UREI
Message-ID: <CAJsYDVKB4W=ewJVN7YFsAcwVL5bG3RqndqWJi4xj7gkWuNGj3g@mail.gmail.com>
Subject: Re: [PATCH 4/4] clk: add support for siflower sf21-topcrm
To: sashiko-reviews@lists.linux.dev
Cc: conor+dt@kernel.org, robh@kernel.org, devicetree@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=2];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-299448-lists,devicetree=lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	RCPT_COUNT_THREE(0.00)[4];
	TO_DN_NONE(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[gch981213@gmail.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[gmail.com:+];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	FREEMAIL_FROM(0.00)[gmail.com];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,mail.gmail.com:mid]
X-Rspamd-Queue-Id: B9AD756E99E
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Sun, May 17, 2026 at 11:09=E2=80=AFPM <sashiko-bot@kernel.org> wrote:
>
> Thank you for your contribution! Sashiko AI review found 6 potential issu=
e(s) to consider:
> - [Critical] Static initialization of the flexible array in `sf21_hw_clks=
` creates a critical out-of-bounds memory access vulnerability.
> - [High] Lock nesting violation on PREEMPT_RT due to `spinlock_t` usage i=
nside `.enable`/`.disable` callbacks.
> - [High] Global static clock definition structures are modified with per-=
device dynamically allocated pointers.
> - [High] Missing `select RATIONAL` in Kconfig leads to linker errors.
> - [Medium] Integer truncation in PLL rate calculations causes precision l=
oss.
> - [Medium] Silent acceptance of invalid or unsupported soft reset IDs.
> --
>
> commit 83e3e7ec9410a85a7d5912f8b3485089ca10bdce
> Author: Chuanhong Guo <gch981213@gmail.com>
>
> clk: add support for siflower sf21-topcrm
>
> This commit adds a driver for the toplevel clock and reset controller
> found on Siflower SF21A6826/SF21H8898 SoCs. It includes support for
> multiple PLLs, mux/gate/divider blocks, and a reset register.
>
> > diff --git a/drivers/clk/siflower/Kconfig b/drivers/clk/siflower/Kconfi=
g
> > new file mode 100644
> > index 0000000000000..03cbfbdbdb8db
> > --- /dev/null
> > +++ b/drivers/clk/siflower/Kconfig
> > @@ -0,0 +1,22 @@
> [ ... ]
> > +config CLK_SF21_TOPCRM
> > +     tristate "Clock driver for Siflower SF21 toplevel clock & reset m=
odule"
> > +     depends on ARCH_SIFLOWER || COMPILE_TEST
> > +     default ARCH_SIFLOWER
> > +     select RESET_CONTROLLER
>
> Should this select RATIONAL? The driver calls rational_best_approximation=
()
> in rate calculations, which could lead to linker errors if RATIONAL is no=
t
> enabled during a COMPILE_TEST build.

Correct. I'll fix this in v2.

>
> [ ... ]
> > diff --git a/drivers/clk/siflower/clk-sf21-topcrm.c b/drivers/clk/siflo=
wer/clk-sf21-topcrm.c
> > new file mode 100644
> > index 0000000000000..7d4c5e370d6d2
> > --- /dev/null
> > +++ b/drivers/clk/siflower/clk-sf21-topcrm.c
> > @@ -0,0 +1,1053 @@
> [ ... ]
> > +struct sf_clk_common {
> > +     void __iomem    *base;
> > +     /* Serializes register RMW sequences shared by clocks and resets.=
 */
> > +     spinlock_t      *lock;
>
> Could this lock nesting cause issues on PREEMPT_RT?
>
> The Common Clock Framework invokes .enable and .disable callbacks while
> holding its own enable_lock, which is a raw_spinlock_t. Acquiring a
> spinlock_t inside a raw spinlock critical section is a lock nesting
> violation and can lead to a scheduling-while-atomic panic on PREEMPT_RT
> kernels.
>
> Does this hardware lock need to be a raw_spinlock_t?

I'll change this in v2.
I'll probably also split this into clock_lock and reset_lock since the latt=
er
doesn't need raw_spinlock_t.

>
> > +     struct clk_hw   hw;
> > +};
> [ ... ]
> > +static unsigned long sf21_cmnpll_vco_recalc_rate(struct clk_hw *hw,
> > +                                              unsigned long parent_rat=
e)
> > +{
> > +     struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw);
> > +     u32 cfg =3D sf_readl(priv, PLL_CMN_CFG1);
> > +     unsigned long refdiv =3D FIELD_GET(PLL_CMN_REFDIV, cfg);
> > +     unsigned long fbdiv =3D FIELD_GET(PLL_CMN_FBDIV, cfg);
> > +
> > +     if (!refdiv || !fbdiv)
> > +             return 0;
> > +
> > +     return (parent_rate / refdiv) * fbdiv;
>
> Could this integer division truncate the remainder and cause precision
> loss in the reported frequency?
>
> This pattern also appears in other rate calculation functions like
> sf21_pciepll_vco_recalc_rate and sf21_ddrpll_postdiv_recalc_rate. Would i=
t
> be better to use 64-bit math such as div_u64((u64)parent_rate * fbdiv,
> refdiv) or mult_frac()?

Sure. I'll use div_u64 in v2.

>
> > +}
> [ ... ]
> > +static struct clk_hw_onecell_data sf21_hw_clks =3D {
> > +     .num =3D SF21_CLK_MAX,
> > +     .hws =3D {
> > +             [SF21_CLK_CMNPLL_VCO] =3D &cmnpll_vco.hw,
> [ ... ]
> > +             [SF21_CLK_PCIE_REFN] =3D &pcie_refclk_n.common.hw,
> > +             [SF21_CLK_PCIE_REFP] =3D &pcie_refclk_p.common.hw,
> > +     }
> > +};
>
> If SF21_CLK_MAX is larger than the number of items explicitly initialized
> in this array, could this lead to an out-of-bounds memory read?
>
> When statically initialized, the compiler only allocates space up to the
> highest explicitly initialized index (SF21_CLK_PCIE_REFP). If the loop in
> the probe function reads up to sf21_hw_clks.num, it could read past the e=
nd
> of the allocated structure.

SF21_CLK_MAX =3D SF21_CLK_PCIE_REFP + 1 so this won't happen.

>
> [ ... ]
> > +struct sf21_clk_ctrl {
> > +     void __iomem *base;
> > +     /* Serializes register RMW sequences shared by clocks and resets.=
 */
> > +     spinlock_t lock;
> > +     struct reset_controller_dev rcdev;
> > +     const u32 *reset_bits;
> > +     unsigned int nr_resets;
> > +};
> [ ... ]
> > +static int sf21_topcrm_reset_update(struct reset_controller_dev *rcdev=
,
> > +                                 unsigned long id, bool assert)
> > +{
> > +     struct sf21_clk_ctrl *ctrl =3D rcdev_to_sf21_topcrm(rcdev);
> > +     u32 bit =3D ctrl->reset_bits[id];
>
> Can this accept invalid or unsupported reset IDs? Since the
> sf21_topcrm_reset_bits array has unpopulated gaps, bit will evaluate to 0
> for unsupported IDs.
>
> If this happens, the code blindly performs reg &=3D ~0 or reg |=3D 0 and
> returns success without throwing an error. Should it verify that the bit
> is valid and return -EINVAL if not?

This should have been guarded by fwnode_reset_simple_xlate check
on nr_resets.

>
> > +     unsigned long flags;
> > +     u32 reg;
> > +
> > +     spin_lock_irqsave(&ctrl->lock, flags);
> > +     reg =3D readl(ctrl->base + SF21_SOFT_RESET);
> > +     if (assert)
> > +             reg &=3D ~bit;
> > +     else
> > +             reg |=3D bit;
> > +     writel(reg, ctrl->base + SF21_SOFT_RESET);
> > +     spin_unlock_irqrestore(&ctrl->lock, flags);
> > +
> > +     return 0;
> > +}
> [ ... ]
> > +static int sf21_topcrm_probe(struct platform_device *pdev)
> > +{
> > +     struct device *dev =3D &pdev->dev;
> > +     struct sf21_clk_ctrl *ctrl;
> > +     int i, ret;
> > +
> > +     ctrl =3D devm_kzalloc(dev, sizeof(*ctrl), GFP_KERNEL);
> > +     if (!ctrl)
> > +             return -ENOMEM;
> > +
> > +     ctrl->base =3D devm_platform_ioremap_resource(pdev, 0);
> > +     if (IS_ERR(ctrl->base))
> > +             return dev_err_probe(dev, PTR_ERR(ctrl->base),
> > +                                  "failed to map resources\n");
> > +
> > +     spin_lock_init(&ctrl->lock);
> > +
> > +     for (i =3D 0; i < sf21_hw_clks.num; i++) {
> > +             struct clk_hw *hw =3D sf21_hw_clks.hws[i];
> > +             struct sf_clk_common *common;
> > +
> > +             if (!hw)
> > +                     continue;
> > +             common =3D hw_to_sf_clk_common(hw);
> > +             common->base =3D ctrl->base;
> > +             common->lock =3D &ctrl->lock;
>
> Could modifying global static clock definitions with per-device pointers
> lead to a use-after-free?
>
> If probe defers or fails later, ctrl is freed by devres, leaving the
> global clock objects pointing to dangling memory. Subsequent probes could
> then encounter corrupted pointers.

No. All the clock registers are called with devm_ variant. Before
freeing ctrl, all the
clocks should already have been unregistered and shouldn't be touched
by any code until it's registered next time.

--=20
Regards,
Chuanhong Guo

