<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml dinolight.twx dinolight.ncd -o dinolight.twr dinolight.pcf

</twCmdLine><twDesign>dinolight.ncd</twDesign><twDesignPath>dinolight.ncd</twDesignPath><twPCF>dinolight.pcf</twPCF><twPcfPath>dinolight.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1" logResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="hdmi_averager/Inst_dvid_in/dvid_clk_buffered"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1" logResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="hdmi_averager/Inst_dvid_in/dvid_clk_buffered"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="10.148" period="12.000" constraintValue="12.000" deviceLimit="1.852" freqLimit="539.957" physResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1" logResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="hdmi_averager/Inst_dvid_in/dvid_clk_buffered"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x10_unbuffered&quot; derived from  NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;  divided by 10.00 to 1.200 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.952</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x10_unbuffered&quot; derived from
 NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;
 divided by 10.00 to 1.200 nS  
</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbccko_PLLIN" slack="0.248" period="1.200" constraintValue="1.200" deviceLimit="0.952" freqLimit="1050.420" physResource="hdmi_averager/Inst_dvid_in/BUFPLL_inst/PLLIN" logResource="hdmi_averager/Inst_dvid_in/BUFPLL_inst/PLLIN" locationPin="BUFPLL_X1Y5.PLLIN" clockNet="hdmi_averager/Inst_dvid_in/clock_x10_unbuffered"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.275" period="1.200" constraintValue="1.200" deviceLimit="0.925" freqLimit="1081.081" physResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0" logResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="hdmi_averager/Inst_dvid_in/clock_x10_unbuffered"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="318.800" period="1.200" constraintValue="1.200" deviceLimit="320.000" freqLimit="3.125" physResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0" logResource="hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="hdmi_averager/Inst_dvid_in/clock_x10_unbuffered"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/ioclock&quot; derived from  PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x10_unbuffered&quot; derived from NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%; divided by 10.00 to 1.200 nS    duty cycle corrected to 1.200 nS  HIGH 600 pS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/ioclock&quot; derived from
 PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x10_unbuffered&quot; derived from NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%; divided by 10.00 to 1.200 nS  
 duty cycle corrected to 1.200 nS  HIGH 600 pS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x2_unbuffered&quot; derived from  NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;  divided by 2.00 to 6 nS   </twConstName><twItemCnt>1065</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>255</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.541</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2 (SLICE_X7Y66.A5), 18 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.459</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twDest><twTotPathDel>3.976</twTotPathDel><twClkSkew dest = "1.523" src = "1.873">0.350</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/clean_green/cleanSignal_generate[5].cleanSignal/removeBuffer&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y66.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT42</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT43</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>3.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.493</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twDest><twTotPathDel>3.942</twTotPathDel><twClkSkew dest = "1.523" src = "1.873">0.350</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT42</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT43</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>2.587</twRouteDel><twTotDel>3.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.743</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_2</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew dest = "1.523" src = "1.873">0.350</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_2</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT42</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT43</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4 (SLICE_X7Y68.A5), 18 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twDest><twTotPathDel>3.927</twTotPathDel><twClkSkew dest = "1.519" src = "1.873">0.354</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT7</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT63</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>2.572</twRouteDel><twTotDel>3.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.857</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_3</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twDest><twTotPathDel>3.574</twTotPathDel><twClkSkew dest = "1.519" src = "1.873">0.354</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_3</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT63</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>3.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.004</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twDest><twTotPathDel>3.427</twTotPathDel><twClkSkew dest = "1.519" src = "1.873">0.354</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT63</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>3.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (SLICE_X6Y65.A5), 18 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.518</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twDest><twTotPathDel>3.918</twTotPathDel><twClkSkew dest = "1.524" src = "1.873">0.349</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT23</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>2.652</twRouteDel><twTotDel>3.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.671</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twDest><twTotPathDel>3.765</twTotPathDel><twClkSkew dest = "1.524" src = "1.873">0.349</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT23</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twBEL></twPathDel><twLogDel>1.212</twLogDel><twRouteDel>2.553</twRouteDel><twTotDel>3.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.768</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_2</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twDest><twTotPathDel>3.668</twTotPathDel><twClkSkew dest = "1.524" src = "1.873">0.349</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_2</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT23</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twBEL></twPathDel><twLogDel>1.196</twLogDel><twRouteDel>2.472</twRouteDel><twTotDel>3.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x2_unbuffered&quot; derived from
 NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;
 divided by 2.00 to 6 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5 (SLICE_X3Y73.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "0.988" src = "0.907">-0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/framing_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.666">clk_pixel</twSrcClk><twPathDel><twSite>SLICE_X3Y72.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;2&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/framing_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/framing&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out&lt;5&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT73</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>72.1</twPctLog><twPctRoute>27.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other (SLICE_X0Y74.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X0Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other_INV_44_o1_INV_0</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other (SLICE_X5Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X5Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other_INV_44_o1_INV_0</twBEL><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x2_unbuffered&quot; derived from
 NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;
 divided by 2.00 to 6 nS  
</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tbcper_I" slack="4.270" period="6.000" constraintValue="6.000" deviceLimit="1.730" freqLimit="578.035" physResource="hdmi_averager/Inst_dvid_in/BUFG_pclockx2/I0" logResource="hdmi_averager/Inst_dvid_in/BUFG_pclockx2/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="hdmi_averager/Inst_dvid_in/clock_x2_unbuffered"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tcp" slack="5.000" period="6.000" constraintValue="6.000" deviceLimit="1.000" freqLimit="1000.000" physResource="hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/joined&lt;9&gt;/CLK" logResource="hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mshreg_joined_9/CLK" locationPin="SLICE_X2Y73.CLK" clockNet="hdmi_averager/Inst_dvid_in/clock_x2"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tcp" slack="5.000" period="6.000" constraintValue="6.000" deviceLimit="1.000" freqLimit="1000.000" physResource="hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/joined&lt;9&gt;/CLK" logResource="hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/Mshreg_joined_9/CLK" locationPin="SLICE_X2Y73.CLK" clockNet="hdmi_averager/Inst_dvid_in/clock_x2"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x1_unbuffered&quot; derived from  NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%; </twConstName><twItemCnt>99926</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15770</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.373</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6 (SLICE_X24Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.985</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6</twDest><twTotPathDel>4.324</twTotPathDel><twClkSkew dest = "1.387" src = "1.863">0.476</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X4Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;7&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.780</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed&lt;7&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.780</twRouteDel><twTotDel>4.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.666">clk_pixel</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7 (SLICE_X24Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.097</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_7</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7</twDest><twTotPathDel>4.212</twTotPathDel><twClkSkew dest = "1.387" src = "1.863">0.476</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_7</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X4Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;7&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.668</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed&lt;7&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.668</twRouteDel><twTotDel>4.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.666">clk_pixel</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0 (SLICE_X24Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.168</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew dest = "1.388" src = "1.862">0.474</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X6Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.560</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>3.560</twRouteDel><twTotDel>4.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.666">clk_pixel</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x1_unbuffered&quot; derived from
 NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0 (SLICE_X6Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_0</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew dest = "0.965" src = "0.889">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_0</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X7Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.666">clk_pixel</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8 (SLICE_X6Y71.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_8</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8</twDest><twTotPathDel>0.514</twTotPathDel><twClkSkew dest = "0.963" src = "0.895">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_8</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X4Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;9&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y71.BI</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y71.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/sometimes_inverted&lt;8&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.666">clk_pixel</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1 (SLICE_X6Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_1</twSrc><twDest BELType="FF">hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1</twDest><twTotPathDel>0.601</twTotPathDel><twClkSkew dest = "0.965" src = "0.889">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_1</twSrc><twDest BELType='FF'>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.666">hdmi_averager/Inst_dvid_in/clock_x2</twSrcClk><twPathDel><twSite>SLICE_X7Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out&lt;1&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed&lt;3&gt;</twComp><twBEL>hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.666">clk_pixel</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x1_unbuffered&quot; derived from
 NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;
</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tbcper_I" slack="10.270" period="12.000" constraintValue="12.000" deviceLimit="1.730" freqLimit="578.035" physResource="hdmi_averager/Inst_dvid_in/BUFG_pclock/I0" logResource="hdmi_averager/Inst_dvid_in/BUFG_pclock/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="hdmi_averager/Inst_dvid_in/clock_x1_unbuffered"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tcp" slack="11.000" period="12.000" constraintValue="12.000" deviceLimit="1.000" freqLimit="1000.000" physResource="hdmi_averager/clean_vsync/removeBuffer&lt;3&gt;/CLK" logResource="hdmi_averager/clean_vsync/Mshreg_removeBuffer_0/CLK" locationPin="SLICE_X6Y63.CLK" clockNet="clk_pixel"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tcp" slack="11.000" period="12.000" constraintValue="12.000" deviceLimit="1.000" freqLimit="1000.000" physResource="hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/sometimes_inverted&lt;8&gt;/CLK" logResource="hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8/CLK" locationPin="SLICE_X6Y71.CLK" clockNet="clk_pixel"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_50_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>32688</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14174</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.590</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point neoPixel/pixelGenerator/blockCountRegister_184 (SLICE_X47Y8.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.410</twSlack><twSrc BELType="FF">run_neopixel</twSrc><twDest BELType="FF">neoPixel/pixelGenerator/blockCountRegister_184</twDest><twTotPathDel>9.578</twTotPathDel><twClkSkew dest = "0.411" src = "0.388">-0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>run_neopixel</twSrc><twDest BELType='FF'>neoPixel/pixelGenerator/blockCountRegister_184</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>run_neopixel</twComp><twBEL>run_neopixel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>782</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>run_neopixel</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>neoPixel/pixelGenerator/valid_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd11-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>neoPixel/pixelGenerator/blockCountRegister&lt;184&gt;</twComp><twBEL>neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT&lt;184&gt;1</twBEL><twBEL>neoPixel/pixelGenerator/blockCountRegister_184</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>8.660</twRouteDel><twTotDel>9.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.715</twSlack><twSrc BELType="FF">neoPixel/pixelGenerator/state_FSM_FFd12</twSrc><twDest BELType="FF">neoPixel/pixelGenerator/blockCountRegister_184</twDest><twTotPathDel>6.161</twTotPathDel><twClkSkew dest = "0.411" src = "0.500">0.089</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>neoPixel/pixelGenerator/state_FSM_FFd12</twSrc><twDest BELType='FF'>neoPixel/pixelGenerator/blockCountRegister_184</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>neoPixel/pixelGenerator/last_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.B6</twSite><twDelType>net</twDelType><twFanCnt>779</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>neoPixel/pixelGenerator/state_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>neoPixel/pixelGenerator/valid_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd11-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>neoPixel/pixelGenerator/blockCountRegister&lt;184&gt;</twComp><twBEL>neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT&lt;184&gt;1</twBEL><twBEL>neoPixel/pixelGenerator/blockCountRegister_184</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.243</twRouteDel><twTotDel>6.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point neoPixel/pixelGenerator/blockCountRegister_183 (SLICE_X47Y8.C1), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.453</twSlack><twSrc BELType="FF">run_neopixel</twSrc><twDest BELType="FF">neoPixel/pixelGenerator/blockCountRegister_183</twDest><twTotPathDel>9.535</twTotPathDel><twClkSkew dest = "0.411" src = "0.388">-0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>run_neopixel</twSrc><twDest BELType='FF'>neoPixel/pixelGenerator/blockCountRegister_183</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>run_neopixel</twComp><twBEL>run_neopixel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>782</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>run_neopixel</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>neoPixel/pixelGenerator/valid_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd11-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.044</twDelInfo><twComp>neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>neoPixel/pixelGenerator/blockCountRegister&lt;184&gt;</twComp><twBEL>neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT&lt;183&gt;1</twBEL><twBEL>neoPixel/pixelGenerator/blockCountRegister_183</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>8.617</twRouteDel><twTotDel>9.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.758</twSlack><twSrc BELType="FF">neoPixel/pixelGenerator/state_FSM_FFd12</twSrc><twDest BELType="FF">neoPixel/pixelGenerator/blockCountRegister_183</twDest><twTotPathDel>6.118</twTotPathDel><twClkSkew dest = "0.411" src = "0.500">0.089</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>neoPixel/pixelGenerator/state_FSM_FFd12</twSrc><twDest BELType='FF'>neoPixel/pixelGenerator/blockCountRegister_183</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>neoPixel/pixelGenerator/last_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.B6</twSite><twDelType>net</twDelType><twFanCnt>779</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>neoPixel/pixelGenerator/state_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>neoPixel/pixelGenerator/valid_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd11-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.044</twDelInfo><twComp>neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>neoPixel/pixelGenerator/blockCountRegister&lt;184&gt;</twComp><twBEL>neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT&lt;183&gt;1</twBEL><twBEL>neoPixel/pixelGenerator/blockCountRegister_183</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.200</twRouteDel><twTotDel>6.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point neoPixel/pixelGenerator/blockCountRegister_191 (SLICE_X47Y7.C2), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.647</twSlack><twSrc BELType="FF">run_neopixel</twSrc><twDest BELType="FF">neoPixel/pixelGenerator/blockCountRegister_191</twDest><twTotPathDel>9.341</twTotPathDel><twClkSkew dest = "0.411" src = "0.388">-0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>run_neopixel</twSrc><twDest BELType='FF'>neoPixel/pixelGenerator/blockCountRegister_191</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>run_neopixel</twComp><twBEL>run_neopixel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>782</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>run_neopixel</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>neoPixel/pixelGenerator/valid_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd11-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.850</twDelInfo><twComp>neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>neoPixel/pixelGenerator/blockCountRegister&lt;192&gt;</twComp><twBEL>neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT&lt;191&gt;1</twBEL><twBEL>neoPixel/pixelGenerator/blockCountRegister_191</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>8.423</twRouteDel><twTotDel>9.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.952</twSlack><twSrc BELType="FF">neoPixel/pixelGenerator/state_FSM_FFd12</twSrc><twDest BELType="FF">neoPixel/pixelGenerator/blockCountRegister_191</twDest><twTotPathDel>5.924</twTotPathDel><twClkSkew dest = "0.411" src = "0.500">0.089</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>neoPixel/pixelGenerator/state_FSM_FFd12</twSrc><twDest BELType='FF'>neoPixel/pixelGenerator/blockCountRegister_191</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>neoPixel/pixelGenerator/last_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.B6</twSite><twDelType>net</twDelType><twFanCnt>779</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>neoPixel/pixelGenerator/state_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>neoPixel/pixelGenerator/valid_pixel</twComp><twBEL>neoPixel/pixelGenerator/state_FSM_FFd11-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.850</twDelInfo><twComp>neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>neoPixel/pixelGenerator/blockCountRegister&lt;192&gt;</twComp><twBEL>neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT&lt;191&gt;1</twBEL><twBEL>neoPixel/pixelGenerator/blockCountRegister_191</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.006</twRouteDel><twTotDel>5.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_50_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAMB8_X0Y4.ADDRAWRADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">neoPixel/pixelGenerator/pixelBlockRegister_0</twSrc><twDest BELType="RAM">neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twDest><twTotPathDel>0.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>neoPixel/pixelGenerator/pixelBlockRegister_0</twSrc><twDest BELType='RAM'>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>neoPixel/pixelGenerator/pixelBlockRegister&lt;3&gt;</twComp><twBEL>neoPixel/pixelGenerator/pixelBlockRegister_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y4.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>neoPixel/pixelGenerator/pixelBlockRegister&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y4.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twComp><twBEL>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAMB8_X0Y4.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">neoPixel/pixelGenerator/pixelBlockRegister_2</twSrc><twDest BELType="RAM">neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twDest><twTotPathDel>0.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>neoPixel/pixelGenerator/pixelBlockRegister_2</twSrc><twDest BELType='RAM'>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>neoPixel/pixelGenerator/pixelBlockRegister&lt;3&gt;</twComp><twBEL>neoPixel/pixelGenerator/pixelBlockRegister_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y4.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>neoPixel/pixelGenerator/pixelBlockRegister&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y4.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twComp><twBEL>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAMB8_X0Y4.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">neoPixel/pixelGenerator/pixelBlockRegister_1</twSrc><twDest BELType="RAM">neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twDest><twTotPathDel>0.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>neoPixel/pixelGenerator/pixelBlockRegister_1</twSrc><twDest BELType='RAM'>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>neoPixel/pixelGenerator/pixelBlockRegister&lt;3&gt;</twComp><twBEL>neoPixel/pixelGenerator/pixelBlockRegister_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y4.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>neoPixel/pixelGenerator/pixelBlockRegister&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y4.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twComp><twBEL>neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50_BUFGP</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_50_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="neoPixel_neopixel_drive/Mram_data_in[8]_PWR_12_o_wide_mux_5_OUT/CLKAWRCLK" logResource="neoPixel_neopixel_drive/Mram_data_in[8]_PWR_12_o_wide_mux_5_OUT/CLKAWRCLK" locationPin="RAMB8_X0Y2.CLKAWRCLK" clockNet="clk_50_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKAWRCLK" logResource="neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKAWRCLK" locationPin="RAMB8_X0Y4.CLKAWRCLK" clockNet="clk_50_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKBRDCLK" logResource="neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKBRDCLK" locationPin="RAMB8_X0Y4.CLKBRDCLK" clockNet="clk_50_BUFGP"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="86"><twConstRollup name="hdmi_averager/Inst_dvid_in/dvid_clk" fullName="NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;" type="origin" depth="0" requirement="12.000" prefType="period" actual="5.000" actualRollup="10.373" errors="0" errorRollup="0" items="0" itemsRollup="100991"/><twConstRollup name="hdmi_averager/Inst_dvid_in/clock_x10_unbuffered" fullName="PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x10_unbuffered&quot; derived from  NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;  divided by 10.00 to 1.200 nS   " type="child" depth="1" requirement="1.200" prefType="period" actual="0.952" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="hdmi_averager/Inst_dvid_in/ioclock" fullName="PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/ioclock&quot; derived from  PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x10_unbuffered&quot; derived from NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%; divided by 10.00 to 1.200 nS    duty cycle corrected to 1.200 nS  HIGH 600 pS  " type="child" depth="2" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="hdmi_averager/Inst_dvid_in/clock_x2_unbuffered" fullName="PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x2_unbuffered&quot; derived from  NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%;  divided by 2.00 to 6 nS   " type="child" depth="1" requirement="6.000" prefType="period" actual="4.541" actualRollup="N/A" errors="0" errorRollup="0" items="1065" itemsRollup="0"/><twConstRollup name="hdmi_averager/Inst_dvid_in/clock_x1_unbuffered" fullName="PERIOD analysis for net &quot;hdmi_averager/Inst_dvid_in/clock_x1_unbuffered&quot; derived from  NET &quot;hdmi_averager/Inst_dvid_in/dvid_clk&quot; PERIOD = 12 ns HIGH 50%; " type="child" depth="1" requirement="12.000" prefType="period" actual="10.373" actualRollup="N/A" errors="0" errorRollup="0" items="99926" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="87">0</twUnmetConstCnt><twDataSheet anchorID="88" twNameLen="15"><twClk2SUList anchorID="89" twDestWidth="6"><twDest>clk_50</twDest><twClk2SU><twSrc>clk_50</twSrc><twRiseRise>9.590</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="90" twDestWidth="12"><twDest>hdmi_in_n&lt;3&gt;</twDest><twClk2SU><twSrc>hdmi_in_n&lt;3&gt;</twSrc><twRiseRise>10.373</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmi_in_p&lt;3&gt;</twSrc><twRiseRise>10.373</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="91" twDestWidth="12"><twDest>hdmi_in_p&lt;3&gt;</twDest><twClk2SU><twSrc>hdmi_in_n&lt;3&gt;</twSrc><twRiseRise>10.373</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmi_in_p&lt;3&gt;</twSrc><twRiseRise>10.373</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>133679</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>26282</twConnCnt></twConstCov><twStats anchorID="93"><twMinPer>10.373</twMinPer><twFootnote number="1" /><twMaxFreq>96.404</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Mar 15 22:13:37 2018 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 537 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
