<profile>

<section name = "Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_54_1'" level="0">
<item name = "Date">Sun May  7 10:30:19 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.029 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_54_1">?, ?, 3, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 338, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 124, -</column>
<column name="Register">-, -, 227, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_289_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln16_fu_251_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln56_fu_245_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln6_fu_270_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln229_fu_367_p2">-, 0, 0, 39, 32, 32</column>
<column name="and_ln57_fu_396_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1076_fu_362_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln13_fu_239_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln57_fu_391_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="retVal_5_fu_302_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="or_ln1543_fu_350_p2">or, 0, 0, 9, 9, 9</column>
<column name="ret_3_fu_372_p3">select, 0, 0, 32, 1, 32</column>
<column name="binVal_fu_385_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aligned_word_fu_90">9, 2, 8, 16</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter0_val_reg_176">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_in_load">9, 2, 31, 62</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_state_bstate_currIdx_6_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_state_bstate_n_bits_held_6_load">9, 2, 8, 16</column>
<column name="empty_fu_78">9, 2, 32, 64</column>
<column name="p_in_fu_82">9, 2, 31, 62</column>
<column name="state_bstate_currIdx_6_fu_94">9, 2, 32, 64</column>
<column name="state_bstate_n_bits_held_6_fu_86">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln56_reg_492">32, 0, 32, 0</column>
<column name="aligned_word_fu_90">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_val_reg_176">1, 0, 9, 8</column>
<column name="empty_45_reg_473">8, 0, 8, 0</column>
<column name="empty_fu_78">32, 0, 32, 0</column>
<column name="icmp_ln13_reg_488">1, 0, 1, 0</column>
<column name="p_in_fu_82">31, 0, 31, 0</column>
<column name="p_in_load_reg_468">31, 0, 31, 0</column>
<column name="shl_ln_reg_478">8, 0, 9, 1</column>
<column name="state_bstate_currIdx_6_fu_94">32, 0, 32, 0</column>
<column name="state_bstate_n_bits_held_6_fu_86">8, 0, 8, 0</column>
<column name="tmp_s_reg_513">23, 0, 23, 0</column>
<column name="zext_ln13_reg_483">8, 0, 9, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sao_top_Pipeline_VITIS_LOOP_54_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sao_top_Pipeline_VITIS_LOOP_54_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sao_top_Pipeline_VITIS_LOOP_54_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sao_top_Pipeline_VITIS_LOOP_54_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sao_top_Pipeline_VITIS_LOOP_54_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sao_top_Pipeline_VITIS_LOOP_54_1, return value</column>
<column name="state_bstate_currIdx_5">in, 32, ap_none, state_bstate_currIdx_5, scalar</column>
<column name="state_bstate_n_bits_held_5">in, 8, ap_none, state_bstate_n_bits_held_5, scalar</column>
<column name="state_bstate_held_aligned_word_5">in, 8, ap_none, state_bstate_held_aligned_word_5, scalar</column>
<column name="state_ivlOffset_5">in, 31, ap_none, state_ivlOffset_5, scalar</column>
<column name="baeState_0_constprop_load">in, 32, ap_none, baeState_0_constprop_load, scalar</column>
<column name="bStream_address0">out, 3, ap_memory, bStream, array</column>
<column name="bStream_ce0">out, 1, ap_memory, bStream, array</column>
<column name="bStream_q0">in, 8, ap_memory, bStream, array</column>
<column name="p_out">out, 8, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="state_bstate_currIdx_7_out">out, 32, ap_vld, state_bstate_currIdx_7_out, pointer</column>
<column name="state_bstate_currIdx_7_out_ap_vld">out, 1, ap_vld, state_bstate_currIdx_7_out, pointer</column>
<column name="state_bstate_n_bits_held_7_out">out, 8, ap_vld, state_bstate_n_bits_held_7_out, pointer</column>
<column name="state_bstate_n_bits_held_7_out_ap_vld">out, 1, ap_vld, state_bstate_n_bits_held_7_out, pointer</column>
<column name="state_bstate_held_aligned_word_7_out">out, 8, ap_vld, state_bstate_held_aligned_word_7_out, pointer</column>
<column name="state_bstate_held_aligned_word_7_out_ap_vld">out, 1, ap_vld, state_bstate_held_aligned_word_7_out, pointer</column>
<column name="ret_1_out">out, 32, ap_vld, ret_1_out, pointer</column>
<column name="ret_1_out_ap_vld">out, 1, ap_vld, ret_1_out, pointer</column>
</table>
</item>
</section>
</profile>
