
*** Running vivado
    with args -log overlay_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source overlay_v1_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source overlay_v1_0.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top overlay_v1_0 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7104 
WARNING: [Synth 8-2611] redeclaration of ansi port isImageLine is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:871]
WARNING: [Synth 8-2611] redeclaration of ansi port xAct is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:879]
WARNING: [Synth 8-2611] redeclaration of ansi port yAct is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:879]
WARNING: [Synth 8-2611] redeclaration of ansi port xActwOrg is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:880]
WARNING: [Synth 8-2611] redeclaration of ansi port wActxBram is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:943]
WARNING: [Synth 8-2611] redeclaration of ansi port xBram is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:944]
WARNING: [Synth 8-2507] parameter declaration becomes local in overlay_v1_0_S00_AXI with formal parameter declaration list [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:805]
WARNING: [Synth 8-992] ap_clk is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:179]
WARNING: [Synth 8-992] inStream_TDATA is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:184]
WARNING: [Synth 8-992] inStream_TREADY is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:185]
WARNING: [Synth 8-992] inStream_TLAST is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:186]
WARNING: [Synth 8-992] inStream_TVALID is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:187]
WARNING: [Synth 8-992] inStream_TUSER is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:188]
WARNING: [Synth 8-992] outStream_TDATA is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:197]
WARNING: [Synth 8-992] outStream_TVALID is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:198]
WARNING: [Synth 8-992] outStream_TLAST is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:199]
WARNING: [Synth 8-992] outStream_TREADY is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:200]
WARNING: [Synth 8-992] outStream_TUSER is already implicitly declared earlier [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:201]
WARNING: [Synth 8-2611] redeclaration of ansi port outOfFilter is not allowed [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:202]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 288.016 ; gain = 80.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'overlay_v1_0' [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:4]
	Parameter BRAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'overlay_v1_0_S00_AXI' [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:4]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter IMAGE_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter IMAGE_WIDTH bound to: 128 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 128 - type: integer 
	Parameter IMAGE_SHIFTX bound to: 7 - type: integer 
	Parameter IMAGE_SHIFTY bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
	Parameter ESF_RESET bound to: 3'b001 
	Parameter ESF_HIGH bound to: 3'b010 
	Parameter ESF_LOW bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:691]
WARNING: [Synth 8-3848] Net currPixelX in module/entity overlay_v1_0_S00_AXI does not have driver. [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:777]
WARNING: [Synth 8-3848] Net currPixelY in module/entity overlay_v1_0_S00_AXI does not have driver. [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:778]
WARNING: [Synth 8-3848] Net slv_reg9 in module/entity overlay_v1_0_S00_AXI does not have driver. [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:146]
WARNING: [Synth 8-3848] Net slv_reg10 in module/entity overlay_v1_0_S00_AXI does not have driver. [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:147]
INFO: [Synth 8-256] done synthesizing module 'overlay_v1_0_S00_AXI' (1#1) [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'bram_addr' does not match port width (32) of module 'overlay_v1_0_S00_AXI' [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:115]
WARNING: [Synth 8-3848] Net s00_axis_tready in module/entity overlay_v1_0 does not have driver. [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:67]
INFO: [Synth 8-256] done synthesizing module 'overlay_v1_0' (2#1) [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:4]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[20]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[19]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[18]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[17]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[16]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[15]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[14]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[13]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[12]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[11]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[10]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[9]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[8]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[7]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[6]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[5]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[4]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[3]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[2]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[1]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[0]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port m00_axis_aclk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 315.785 ; gain = 108.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 315.785 ; gain = 108.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 315.785 ; gain = 108.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-5544] ROM "eol" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 364.633 ; gain = 157.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 29    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	  27 Input     32 Bit        Muxes := 26    
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module overlay_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 29    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	  27 Input     32 Bit        Muxes := 26    
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 469.023 ; gain = 261.766
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design overlay_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[20]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[19]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[18]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[17]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[16]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[15]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[14]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[13]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[12]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[11]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[10]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[9]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[8]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[7]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[6]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[5]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[4]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[3]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[2]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[1]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port wActxBram_out[0]
WARNING: [Synth 8-3331] design overlay_v1_0 has unconnected port m00_axis_aclk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 469.715 ; gain = 262.457
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 469.715 ; gain = 262.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_6/\yActhOrg_reg[6] )
INFO: [Synth 8-3886] merging instance 'overlay3_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'overlay3_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'overlay3_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'overlay3_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_0/\xActwOrg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay3_v1_0_S00_AXI_inst/i_7/\yBramwOrg_reg[6] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[0]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[1]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[2]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[3]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[4]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[5]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xActwOrg_reg[6]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[14]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[15]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[16]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[17]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[18]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[19]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[20]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[21]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[22]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[23]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[24]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[25]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[26]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[27]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[28]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[29]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[30]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xBram_reg[31]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[0]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[1]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[2]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[3]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[4]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[5]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yActhOrg_reg[6]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[0]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[1]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[2]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[3]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[4]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[5]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[6]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[14]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[15]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[16]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[17]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[18]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[19]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[20]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[21]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[22]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[23]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[24]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[25]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[26]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[27]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[28]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[29]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[30]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yBramwOrg_reg[31]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[11]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[12]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[13]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[14]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[15]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[16]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[17]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[18]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[19]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[20]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[21]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[22]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[23]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[24]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[25]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[26]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[27]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[28]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[29]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[30]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (xAct_reg[31]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[11]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[12]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[13]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[14]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[15]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[16]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[17]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[18]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[19]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[20]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[21]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[22]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[23]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[24]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[25]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[26]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[27]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[28]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[29]) is unused and will be removed from module overlay_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (yAct_reg[30]) is unused and will be removed from module overlay_v1_0_S00_AXI.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.270 ; gain = 324.012

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.270 ; gain = 324.012

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net m00_axis_aresetn with 1st driver pin 'm00_axis_aresetn' [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net s00_axis_aresetn with 2nd driver pin 's00_axis_aresetn' [c:/ece532/hdmi_final/hdmi/ip/ip_repo/overlay_1.0/hdl/overlay_v1_0.v:4]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   118|
|3     |LUT1   |   176|
|4     |LUT2   |   251|
|5     |LUT3   |    19|
|6     |LUT4   |   302|
|7     |LUT5   |    73|
|8     |LUT6   |   258|
|9     |MUXF7  |    96|
|10    |FDRE   |  1106|
|11    |IBUF   |   106|
|12    |OBUF   |   142|
|13    |OBUFT  |    21|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------+------+
|      |Instance                     |Module               |Cells |
+------+-----------------------------+---------------------+------+
|1     |top                          |                     |  2670|
|2     |  overlay3_v1_0_S00_AXI_inst |overlay_v1_0_S00_AXI |  2391|
+------+-----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 531.270 ; gain = 324.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.270 ; gain = 324.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'overlay_v1_0' is not ideal for floorplanning, since the cellview 'overlay_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 580.172 ; gain = 372.914
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 580.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 06:40:39 2017...
