Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug  2 07:15:52 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.201        0.000                      0                98285        0.033        0.000                      0                98285        3.870        0.000                       0                 46441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_11M0592                              {0.000 45.211}     90.422          11.059          
clk_50M                                  {0.000 10.000}     20.000          50.000          
cpu/cpu_design_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_cpu_design_clk_wiz_0_1        {0.000 5.000}      10.000          100.000         
  clkfbout_cpu_design_clk_wiz_0_1        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                       16.106        0.000                      0                   60        0.255        0.000                      0                   60        9.500        0.000                       0                    24  
cpu/cpu_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_cpu_design_clk_wiz_0_1              0.201        0.000                      0                98033        0.033        0.000                      0                98033        3.870        0.000                       0                 46413  
  clkfbout_cpu_design_clk_wiz_0_1                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_cpu_design_clk_wiz_0_1  clk_out1_cpu_design_clk_wiz_0_1        6.689        0.000                      0                  192        0.340        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.106ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.815ns (26.325%)  route 2.281ns (73.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.911     6.506    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.484    22.883    vga800x600at75/clk_50M
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism              0.187    23.070    
                         clock uncertainty           -0.035    23.035    
    SLICE_X2Y132         FDRE (Setup_fdre_C_R)       -0.423    22.612    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 16.106    

Slack (MET) :             16.106ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.815ns (26.325%)  route 2.281ns (73.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.911     6.506    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.484    22.883    vga800x600at75/clk_50M
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism              0.187    23.070    
                         clock uncertainty           -0.035    23.035    
    SLICE_X2Y132         FDRE (Setup_fdre_C_R)       -0.423    22.612    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 16.106    

Slack (MET) :             16.106ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.815ns (26.325%)  route 2.281ns (73.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.911     6.506    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.484    22.883    vga800x600at75/clk_50M
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism              0.187    23.070    
                         clock uncertainty           -0.035    23.035    
    SLICE_X2Y132         FDRE (Setup_fdre_C_R)       -0.423    22.612    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 16.106    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.815ns (31.400%)  route 1.781ns (68.600%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.411     6.005    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.422    22.820    vga800x600at75/clk_50M
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
                         clock pessimism              0.187    23.007    
                         clock uncertainty           -0.035    22.972    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.423    22.549    vga800x600at75/hdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 16.544    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.815ns (31.400%)  route 1.781ns (68.600%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.411     6.005    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.422    22.820    vga800x600at75/clk_50M
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
                         clock pessimism              0.187    23.007    
                         clock uncertainty           -0.035    22.972    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.423    22.549    vga800x600at75/hdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 16.544    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.815ns (31.400%)  route 1.781ns (68.600%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.411     6.005    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.422    22.820    vga800x600at75/clk_50M
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism              0.187    23.007    
                         clock uncertainty           -0.035    22.972    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.423    22.549    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 16.544    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.815ns (31.400%)  route 1.781ns (68.600%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.410    vga800x600at75/clk_50M
    SLICE_X2Y130         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     3.843 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.678     4.521    vga800x600at75/hdata[4]
    SLICE_X3Y131         LUT4 (Prop_lut4_I3_O)        0.115     4.636 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.327    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.594 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.411     6.005    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.422    22.820    vga800x600at75/clk_50M
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[8]/C
                         clock pessimism              0.187    23.007    
                         clock uncertainty           -0.035    22.972    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.423    22.549    vga800x600at75/hdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 16.544    

Slack (MET) :             16.644ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.819ns (29.101%)  route 1.995ns (70.899%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 22.813 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.690     3.154    vga800x600at75/clk_50M
    SLICE_X2Y131         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.433     3.587 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.841     4.428    vga800x600at75/hdata[5]
    SLICE_X3Y131         LUT4 (Prop_lut4_I1_O)        0.119     4.547 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.691     5.239    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.267     5.506 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=12, routed)          0.463     5.969    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  vga800x600at75/hdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.415    22.813    vga800x600at75/clk_50M
    SLICE_X1Y130         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism              0.187    23.000    
                         clock uncertainty           -0.035    22.965    
    SLICE_X1Y130         FDRE (Setup_fdre_C_R)       -0.352    22.613    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 16.644    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.765ns (29.742%)  route 1.807ns (70.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.946     3.411    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.379     3.790 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.707     4.497    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X4Y130         LUT5 (Prop_lut5_I4_O)        0.119     4.616 f  vga800x600at75/vdata[11]_i_7/O
                         net (fo=1, routed)           0.463     5.079    vga800x600at75/vdata[11]_i_7_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I4_O)        0.267     5.346 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.637     5.983    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.488    22.886    vga800x600at75/clk_50M
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.187    23.073    
                         clock uncertainty           -0.035    23.038    
    SLICE_X5Y131         FDRE (Setup_fdre_C_R)       -0.352    22.686    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 16.703    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.765ns (29.742%)  route 1.807ns (70.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.946     3.411    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.379     3.790 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.707     4.497    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X4Y130         LUT5 (Prop_lut5_I4_O)        0.119     4.616 f  vga800x600at75/vdata[11]_i_7/O
                         net (fo=1, routed)           0.463     5.079    vga800x600at75/vdata[11]_i_7_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I4_O)        0.267     5.346 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.637     5.983    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.488    22.886    vga800x600at75/clk_50M
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.187    23.073    
                         clock uncertainty           -0.035    23.038    
    SLICE_X5Y131         FDRE (Setup_fdre_C_R)       -0.352    22.686    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 16.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.288ns (67.580%)  route 0.138ns (32.420%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.916     1.217    vga800x600at75/clk_50M
    SLICE_X4Y130         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.138     1.496    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X5Y129         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.643 r  vga800x600at75/vdata_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.643    vga800x600at75/vdata_reg[4]_i_1_n_7
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.120     1.610    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism             -0.326     1.283    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105     1.388    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.833     1.134    vga800x600at75/clk_50M
    SLICE_X1Y130         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.275 f  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.167     1.442    vga800x600at75/hdata[0]
    SLICE_X1Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.487 r  vga800x600at75/hdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.487    vga800x600at75/hdata[0]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  vga800x600at75/hdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.986     1.475    vga800x600at75/clk_50M
    SLICE_X1Y130         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism             -0.341     1.134    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.091     1.225    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.870     1.171    vga800x600at75/clk_50M
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.312 r  vga800x600at75/vdata_reg[11]/Q
                         net (fo=3, routed)           0.117     1.429    vga800x600at75/vdata_reg_n_0_[11]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.540 r  vga800x600at75/vdata_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.540    vga800x600at75/vdata_reg[11]_i_3_n_5
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.032     1.521    vga800x600at75/clk_50M
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism             -0.350     1.171    
    SLICE_X5Y131         FDRE (Hold_fdre_C_D)         0.105     1.276    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.916     1.217    vga800x600at75/clk_50M
    SLICE_X4Y130         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.358 f  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.178     1.536    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X4Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.581 r  vga800x600at75/vdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.581    vga800x600at75/vdata[0]_i_1_n_0
    SLICE_X4Y130         FDRE                                         r  vga800x600at75/vdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.075     1.564    vga800x600at75/clk_50M
    SLICE_X4Y130         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
                         clock pessimism             -0.347     1.217    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.091     1.308    vga800x600at75/vdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.308ns (69.033%)  route 0.138ns (30.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.916     1.217    vga800x600at75/clk_50M
    SLICE_X4Y130         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.138     1.496    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X5Y129         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.663 r  vga800x600at75/vdata_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.663    vga800x600at75/vdata_reg[4]_i_1_n_5
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.120     1.610    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism             -0.326     1.283    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105     1.388    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.887%)  route 0.127ns (33.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.870     1.171    vga800x600at75/clk_50M
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.312 r  vga800x600at75/vdata_reg[9]/Q
                         net (fo=5, routed)           0.127     1.439    vga800x600at75/vdata_reg_n_0_[9]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.554 r  vga800x600at75/vdata_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.554    vga800x600at75/vdata_reg[11]_i_3_n_7
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.032     1.521    vga800x600at75/clk_50M
    SLICE_X5Y131         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism             -0.350     1.171    
    SLICE_X5Y131         FDRE (Hold_fdre_C_D)         0.105     1.276    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.038%)  route 0.134ns (34.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.916     1.217    vga800x600at75/clk_50M
    SLICE_X5Y130         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  vga800x600at75/vdata_reg[8]/Q
                         net (fo=5, routed)           0.134     1.492    vga800x600at75/vdata_reg_n_0_[8]
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.600 r  vga800x600at75/vdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.600    vga800x600at75/vdata_reg[8]_i_1_n_4
    SLICE_X5Y130         FDRE                                         r  vga800x600at75/vdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.075     1.564    vga800x600at75/clk_50M
    SLICE_X5Y130         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism             -0.347     1.217    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.105     1.322    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.316ns (69.579%)  route 0.138ns (30.421%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.916     1.217    vga800x600at75/clk_50M
    SLICE_X4Y130         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.138     1.496    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X5Y129         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.671 r  vga800x600at75/vdata_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.671    vga800x600at75/vdata_reg[4]_i_1_n_6
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.120     1.610    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism             -0.326     1.283    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105     1.388    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.249ns (64.168%)  route 0.139ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.951     1.252    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.139     1.532    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.640 r  vga800x600at75/vdata_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.640    vga800x600at75/vdata_reg[4]_i_1_n_4
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.120     1.610    vga800x600at75/clk_50M
    SLICE_X5Y129         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism             -0.357     1.252    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105     1.357    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.274ns (65.356%)  route 0.145ns (34.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.836     1.137    vga800x600at75/clk_50M
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164     1.301 r  vga800x600at75/hdata_reg[11]/Q
                         net (fo=7, routed)           0.145     1.447    vga800x600at75/hdata[11]
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.557 r  vga800x600at75/hdata_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.557    vga800x600at75/data0[11]
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.994     1.484    vga800x600at75/clk_50M
    SLICE_X2Y132         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism             -0.346     1.137    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.134     1.271    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y130  vga800x600at75/hdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y132  vga800x600at75/hdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y132  vga800x600at75/hdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y130  vga800x600at75/hdata_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y130  vga800x600at75/hdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y130  vga800x600at75/hdata_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y130  vga800x600at75/hdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y131  vga800x600at75/hdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y131  vga800x600at75/hdata_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y131  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y132  vga800x600at75/hdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y132  vga800x600at75/hdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y130  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y130  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y132  vga800x600at75/hdata_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y132  vga800x600at75/hdata_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y130  vga800x600at75/hdata_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y130  vga800x600at75/hdata_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y130  vga800x600at75/hdata_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y130  vga800x600at75/hdata_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131  vga800x600at75/hdata_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  cpu/cpu_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_design_clk_wiz_0_1
  To Clock:  clk_out1_cpu_design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.367ns (24.945%)  route 7.122ns (75.055%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.408ns = ( 7.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          0.929    -0.710    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X39Y144        LUT6 (Prop_lut6_I4_O)        0.105    -0.605 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.605    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6_n_0
    SLICE_X39Y144        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.423 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.423    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2_n_0
    SLICE_X39Y144        MUXF8 (Prop_muxf8_I1_O)      0.079    -0.344 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.873     0.529    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.286     0.815 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[1]_INST_0/O
                         net (fo=1072, routed)        1.031     1.846    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs[1]
    SLICE_X43Y156        LUT6 (Prop_lut6_I2_O)        0.286     2.132 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.132    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28_n_0
    SLICE_X43Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     2.314 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.314    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12_n_0
    SLICE_X43Y156        MUXF8 (Prop_muxf8_I1_O)      0.079     2.393 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.470     2.863    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4_n_0
    SLICE_X40Y154        LUT3 (Prop_lut3_I2_O)        0.264     3.127 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0/O
                         net (fo=1, routed)           0.684     3.810    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs[3]
    SLICE_X38Y145        LUT5 (Prop_lut5_I4_O)        0.105     3.915 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[3]_INST_0/O
                         net (fo=1, routed)           0.615     4.530    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[3]
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.105     4.635 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[3]_INST_0/O
                         net (fo=16, routed)          0.641     5.277    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[3]
    SLICE_X40Y133        LUT6 (Prop_lut6_I2_O)        0.105     5.382 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.348     5.730    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3_n_0
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.105     5.835 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.705     6.539    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_1_sn_1
    SLICE_X36Y132        LUT3 (Prop_lut3_I1_O)        0.105     6.644 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.827     7.471    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[63]_1[0]
    SLICE_X29Y126        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.243     7.592    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X29Y126        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[14]/C
                         clock pessimism              0.337     7.928    
                         clock uncertainty           -0.088     7.840    
    SLICE_X29Y126        FDRE (Setup_fdre_C_CE)      -0.168     7.672    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[14]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.367ns (24.945%)  route 7.122ns (75.055%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.408ns = ( 7.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          0.929    -0.710    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X39Y144        LUT6 (Prop_lut6_I4_O)        0.105    -0.605 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.605    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6_n_0
    SLICE_X39Y144        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.423 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.423    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2_n_0
    SLICE_X39Y144        MUXF8 (Prop_muxf8_I1_O)      0.079    -0.344 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.873     0.529    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.286     0.815 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[1]_INST_0/O
                         net (fo=1072, routed)        1.031     1.846    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs[1]
    SLICE_X43Y156        LUT6 (Prop_lut6_I2_O)        0.286     2.132 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.132    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28_n_0
    SLICE_X43Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     2.314 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.314    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12_n_0
    SLICE_X43Y156        MUXF8 (Prop_muxf8_I1_O)      0.079     2.393 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.470     2.863    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4_n_0
    SLICE_X40Y154        LUT3 (Prop_lut3_I2_O)        0.264     3.127 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0/O
                         net (fo=1, routed)           0.684     3.810    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs[3]
    SLICE_X38Y145        LUT5 (Prop_lut5_I4_O)        0.105     3.915 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[3]_INST_0/O
                         net (fo=1, routed)           0.615     4.530    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[3]
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.105     4.635 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[3]_INST_0/O
                         net (fo=16, routed)          0.641     5.277    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[3]
    SLICE_X40Y133        LUT6 (Prop_lut6_I2_O)        0.105     5.382 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.348     5.730    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3_n_0
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.105     5.835 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.705     6.539    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_1_sn_1
    SLICE_X36Y132        LUT3 (Prop_lut3_I1_O)        0.105     6.644 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.827     7.471    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[63]_1[0]
    SLICE_X29Y126        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.243     7.592    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X29Y126        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[17]/C
                         clock pessimism              0.337     7.928    
                         clock uncertainty           -0.088     7.840    
    SLICE_X29Y126        FDRE (Setup_fdre_C_CE)      -0.168     7.672    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[17]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.367ns (24.945%)  route 7.122ns (75.055%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.408ns = ( 7.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          0.929    -0.710    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X39Y144        LUT6 (Prop_lut6_I4_O)        0.105    -0.605 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.605    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6_n_0
    SLICE_X39Y144        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.423 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.423    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2_n_0
    SLICE_X39Y144        MUXF8 (Prop_muxf8_I1_O)      0.079    -0.344 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.873     0.529    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.286     0.815 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[1]_INST_0/O
                         net (fo=1072, routed)        1.031     1.846    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs[1]
    SLICE_X43Y156        LUT6 (Prop_lut6_I2_O)        0.286     2.132 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.132    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28_n_0
    SLICE_X43Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     2.314 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.314    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12_n_0
    SLICE_X43Y156        MUXF8 (Prop_muxf8_I1_O)      0.079     2.393 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.470     2.863    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4_n_0
    SLICE_X40Y154        LUT3 (Prop_lut3_I2_O)        0.264     3.127 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0/O
                         net (fo=1, routed)           0.684     3.810    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs[3]
    SLICE_X38Y145        LUT5 (Prop_lut5_I4_O)        0.105     3.915 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[3]_INST_0/O
                         net (fo=1, routed)           0.615     4.530    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[3]
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.105     4.635 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[3]_INST_0/O
                         net (fo=16, routed)          0.641     5.277    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[3]
    SLICE_X40Y133        LUT6 (Prop_lut6_I2_O)        0.105     5.382 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.348     5.730    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3_n_0
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.105     5.835 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.705     6.539    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_1_sn_1
    SLICE_X36Y132        LUT3 (Prop_lut3_I1_O)        0.105     6.644 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.827     7.471    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[63]_1[0]
    SLICE_X29Y126        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.243     7.592    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X29Y126        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[28]/C
                         clock pessimism              0.337     7.928    
                         clock uncertainty           -0.088     7.840    
    SLICE_X29Y126        FDRE (Setup_fdre_C_CE)      -0.168     7.672    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[28]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 1.774ns (19.320%)  route 7.408ns (80.680%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.114    -0.525    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105    -0.420 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.420    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4_n_0
    SLICE_X43Y140        MUXF7 (Prop_muxf7_I1_O)      0.206    -0.214 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.214    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1_n_0
    SLICE_X43Y140        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.129 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0/O
                         net (fo=22, routed)          0.530     0.401    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/din[104]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.264     0.665 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_8/O
                         net (fo=4, routed)           0.400     1.065    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_3
    SLICE_X50Y136        LUT3 (Prop_lut3_I1_O)        0.105     1.170 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_9/O
                         net (fo=1, routed)           0.411     1.581    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/has_responded
    SLICE_X50Y136        LUT4 (Prop_lut4_I3_O)        0.105     1.686 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_3/O
                         net (fo=2, routed)           0.355     2.041    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/p_5_out__4[0]
    SLICE_X51Y137        LUT6 (Prop_lut6_I2_O)        0.105     2.146 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_reserve_INST_0/O
                         net (fo=2, routed)           0.761     2.907    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_ready
    SLICE_X53Y147        LUT5 (Prop_lut5_I2_O)        0.105     3.012 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch_INST_0/O
                         net (fo=1441, routed)        0.872     3.885    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/try_reserve
    SLICE_X52Y137        LUT3 (Prop_lut3_I1_O)        0.105     3.990 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0_i_1/O
                         net (fo=18, routed)          0.888     4.878    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies
    SLICE_X50Y129        LUT6 (Prop_lut6_I2_O)        0.105     4.983 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=7, routed)           0.799     5.781    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X50Y111        LUT5 (Prop_lut5_I0_O)        0.105     5.886 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.278     7.164    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.266     7.615    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X62Y94         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[23]/C
                         clock pessimism              0.271     7.886    
                         clock uncertainty           -0.088     7.797    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.423     7.374    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 1.774ns (19.320%)  route 7.408ns (80.680%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.114    -0.525    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105    -0.420 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.420    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4_n_0
    SLICE_X43Y140        MUXF7 (Prop_muxf7_I1_O)      0.206    -0.214 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.214    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1_n_0
    SLICE_X43Y140        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.129 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0/O
                         net (fo=22, routed)          0.530     0.401    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/din[104]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.264     0.665 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_8/O
                         net (fo=4, routed)           0.400     1.065    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_3
    SLICE_X50Y136        LUT3 (Prop_lut3_I1_O)        0.105     1.170 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_9/O
                         net (fo=1, routed)           0.411     1.581    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/has_responded
    SLICE_X50Y136        LUT4 (Prop_lut4_I3_O)        0.105     1.686 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_3/O
                         net (fo=2, routed)           0.355     2.041    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/p_5_out__4[0]
    SLICE_X51Y137        LUT6 (Prop_lut6_I2_O)        0.105     2.146 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_reserve_INST_0/O
                         net (fo=2, routed)           0.761     2.907    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_ready
    SLICE_X53Y147        LUT5 (Prop_lut5_I2_O)        0.105     3.012 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch_INST_0/O
                         net (fo=1441, routed)        0.872     3.885    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/try_reserve
    SLICE_X52Y137        LUT3 (Prop_lut3_I1_O)        0.105     3.990 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0_i_1/O
                         net (fo=18, routed)          0.888     4.878    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies
    SLICE_X50Y129        LUT6 (Prop_lut6_I2_O)        0.105     4.983 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=7, routed)           0.799     5.781    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X50Y111        LUT5 (Prop_lut5_I0_O)        0.105     5.886 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.278     7.164    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.266     7.615    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X62Y94         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[36]/C
                         clock pessimism              0.271     7.886    
                         clock uncertainty           -0.088     7.797    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.423     7.374    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[36]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.774ns (19.338%)  route 7.400ns (80.662%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 7.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.114    -0.525    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105    -0.420 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.420    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4_n_0
    SLICE_X43Y140        MUXF7 (Prop_muxf7_I1_O)      0.206    -0.214 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.214    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1_n_0
    SLICE_X43Y140        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.129 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0/O
                         net (fo=22, routed)          0.530     0.401    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/din[104]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.264     0.665 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_8/O
                         net (fo=4, routed)           0.400     1.065    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_3
    SLICE_X50Y136        LUT3 (Prop_lut3_I1_O)        0.105     1.170 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_9/O
                         net (fo=1, routed)           0.411     1.581    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/has_responded
    SLICE_X50Y136        LUT4 (Prop_lut4_I3_O)        0.105     1.686 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_3/O
                         net (fo=2, routed)           0.355     2.041    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/p_5_out__4[0]
    SLICE_X51Y137        LUT6 (Prop_lut6_I2_O)        0.105     2.146 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_reserve_INST_0/O
                         net (fo=2, routed)           0.761     2.907    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_ready
    SLICE_X53Y147        LUT5 (Prop_lut5_I2_O)        0.105     3.012 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch_INST_0/O
                         net (fo=1441, routed)        0.872     3.885    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/try_reserve
    SLICE_X52Y137        LUT3 (Prop_lut3_I1_O)        0.105     3.990 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0_i_1/O
                         net (fo=18, routed)          0.888     4.878    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies
    SLICE_X50Y129        LUT6 (Prop_lut6_I2_O)        0.105     4.983 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=7, routed)           0.799     5.781    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X50Y111        LUT5 (Prop_lut5_I0_O)        0.105     5.886 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.270     7.156    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.262     7.611    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X60Y91         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[7]/C
                         clock pessimism              0.271     7.882    
                         clock uncertainty           -0.088     7.793    
    SLICE_X60Y91         FDRE (Setup_fdre_C_R)       -0.423     7.370    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.774ns (19.337%)  route 7.400ns (80.663%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 7.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.114    -0.525    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105    -0.420 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.420    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4_n_0
    SLICE_X43Y140        MUXF7 (Prop_muxf7_I1_O)      0.206    -0.214 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.214    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1_n_0
    SLICE_X43Y140        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.129 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0/O
                         net (fo=22, routed)          0.530     0.401    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/din[104]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.264     0.665 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_8/O
                         net (fo=4, routed)           0.400     1.065    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_3
    SLICE_X50Y136        LUT3 (Prop_lut3_I1_O)        0.105     1.170 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_9/O
                         net (fo=1, routed)           0.411     1.581    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/has_responded
    SLICE_X50Y136        LUT4 (Prop_lut4_I3_O)        0.105     1.686 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_3/O
                         net (fo=2, routed)           0.355     2.041    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/p_5_out__4[0]
    SLICE_X51Y137        LUT6 (Prop_lut6_I2_O)        0.105     2.146 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_reserve_INST_0/O
                         net (fo=2, routed)           0.761     2.907    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_ready
    SLICE_X53Y147        LUT5 (Prop_lut5_I2_O)        0.105     3.012 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch_INST_0/O
                         net (fo=1441, routed)        0.872     3.885    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/try_reserve
    SLICE_X52Y137        LUT3 (Prop_lut3_I1_O)        0.105     3.990 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0_i_1/O
                         net (fo=18, routed)          0.888     4.878    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies
    SLICE_X50Y129        LUT6 (Prop_lut6_I2_O)        0.105     4.983 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=7, routed)           0.799     5.781    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X50Y111        LUT5 (Prop_lut5_I0_O)        0.105     5.886 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.270     7.157    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X58Y92         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.263     7.612    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X58Y92         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[2]/C
                         clock pessimism              0.271     7.883    
                         clock uncertainty           -0.088     7.794    
    SLICE_X58Y92         FDRE (Setup_fdre_C_R)       -0.423     7.371    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.774ns (19.337%)  route 7.400ns (80.663%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 7.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.114    -0.525    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105    -0.420 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.420    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_4_n_0
    SLICE_X43Y140        MUXF7 (Prop_muxf7_I1_O)      0.206    -0.214 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.214    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0_i_1_n_0
    SLICE_X43Y140        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.129 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[158]_INST_0/O
                         net (fo=22, routed)          0.530     0.401    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/din[104]
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.264     0.665 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_8/O
                         net (fo=4, routed)           0.400     1.065    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_3
    SLICE_X50Y136        LUT3 (Prop_lut3_I1_O)        0.105     1.170 f  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_reserve_INST_0_i_9/O
                         net (fo=1, routed)           0.411     1.581    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/has_responded
    SLICE_X50Y136        LUT4 (Prop_lut4_I3_O)        0.105     1.686 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/can_reserve_INST_0_i_3/O
                         net (fo=2, routed)           0.355     2.041    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/p_5_out__4[0]
    SLICE_X51Y137        LUT6 (Prop_lut6_I2_O)        0.105     2.146 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_reserve_INST_0/O
                         net (fo=2, routed)           0.761     2.907    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_ready
    SLICE_X53Y147        LUT5 (Prop_lut5_I2_O)        0.105     3.012 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch_INST_0/O
                         net (fo=1441, routed)        0.872     3.885    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/try_reserve
    SLICE_X52Y137        LUT3 (Prop_lut3_I1_O)        0.105     3.990 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0_i_1/O
                         net (fo=18, routed)          0.888     4.878    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies
    SLICE_X50Y129        LUT6 (Prop_lut6_I2_O)        0.105     4.983 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=7, routed)           0.799     5.781    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X50Y111        LUT5 (Prop_lut5_I0_O)        0.105     5.886 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.270     7.157    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X58Y92         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.263     7.612    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X58Y92         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[34]/C
                         clock pessimism              0.271     7.883    
                         clock uncertainty           -0.088     7.794    
    SLICE_X58Y92         FDRE (Setup_fdre_C_R)       -0.423     7.371    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[34]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 2.367ns (24.906%)  route 7.137ns (75.094%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 7.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          0.929    -0.710    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X39Y144        LUT6 (Prop_lut6_I4_O)        0.105    -0.605 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.605    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6_n_0
    SLICE_X39Y144        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.423 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.423    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2_n_0
    SLICE_X39Y144        MUXF8 (Prop_muxf8_I1_O)      0.079    -0.344 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.873     0.529    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.286     0.815 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[1]_INST_0/O
                         net (fo=1072, routed)        1.031     1.846    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs[1]
    SLICE_X43Y156        LUT6 (Prop_lut6_I2_O)        0.286     2.132 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.132    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28_n_0
    SLICE_X43Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     2.314 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.314    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12_n_0
    SLICE_X43Y156        MUXF8 (Prop_muxf8_I1_O)      0.079     2.393 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.470     2.863    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4_n_0
    SLICE_X40Y154        LUT3 (Prop_lut3_I2_O)        0.264     3.127 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0/O
                         net (fo=1, routed)           0.684     3.810    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs[3]
    SLICE_X38Y145        LUT5 (Prop_lut5_I4_O)        0.105     3.915 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[3]_INST_0/O
                         net (fo=1, routed)           0.615     4.530    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[3]
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.105     4.635 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[3]_INST_0/O
                         net (fo=16, routed)          0.641     5.277    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[3]
    SLICE_X40Y133        LUT6 (Prop_lut6_I2_O)        0.105     5.382 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.348     5.730    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3_n_0
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.105     5.835 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.705     6.539    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_1_sn_1
    SLICE_X36Y132        LUT3 (Prop_lut3_I1_O)        0.105     6.644 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.842     7.486    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[63]_1[0]
    SLICE_X30Y123        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.242     7.591    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X30Y123        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[15]/C
                         clock pessimism              0.337     7.927    
                         clock uncertainty           -0.088     7.839    
    SLICE_X30Y123        FDRE (Setup_fdre_C_CE)      -0.136     7.703    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[15]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 2.367ns (24.906%)  route 7.137ns (75.094%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 7.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.362    -2.018    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X39Y142        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.379    -1.639 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          0.929    -0.710    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X39Y144        LUT6 (Prop_lut6_I4_O)        0.105    -0.605 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.605    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_6_n_0
    SLICE_X39Y144        MUXF7 (Prop_muxf7_I1_O)      0.182    -0.423 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.423    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_2_n_0
    SLICE_X39Y144        MUXF8 (Prop_muxf8_I1_O)      0.079    -0.344 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.873     0.529    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.286     0.815 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[1]_INST_0/O
                         net (fo=1072, routed)        1.031     1.846    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs[1]
    SLICE_X43Y156        LUT6 (Prop_lut6_I2_O)        0.286     2.132 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.132    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_28_n_0
    SLICE_X43Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     2.314 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.314    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_12_n_0
    SLICE_X43Y156        MUXF8 (Prop_muxf8_I1_O)      0.079     2.393 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.470     2.863    cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0_i_4_n_0
    SLICE_X40Y154        LUT3 (Prop_lut3_I2_O)        0.264     3.127 r  cpu/cpu_design_i/CPUBackEnd/registers_0/inst/query_rs_result[3]_INST_0/O
                         net (fo=1, routed)           0.684     3.810    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs[3]
    SLICE_X38Y145        LUT5 (Prop_lut5_I4_O)        0.105     3.915 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[3]_INST_0/O
                         net (fo=1, routed)           0.615     4.530    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value[3]
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.105     4.635 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value[3]_INST_0/O
                         net (fo=16, routed)          0.641     5.277    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue[3]
    SLICE_X40Y133        LUT6 (Prop_lut6_I2_O)        0.105     5.382 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3/O
                         net (fo=6, routed)           0.348     5.730    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_3_n_0
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.105     5.835 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Qs[3]_i_2/O
                         net (fo=10, routed)          0.705     6.539    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/svalue_1_sn_1
    SLICE_X36Y132        LUT3 (Prop_lut3_I1_O)        0.105     6.644 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/Vs[63]_i_1__2/O
                         net (fo=64, routed)          0.842     7.486    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[63]_1[0]
    SLICE_X30Y123        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.242     7.591    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk
    SLICE_X30Y123        FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[22]/C
                         clock pessimism              0.337     7.927    
                         clock uncertainty           -0.088     7.839    
    SLICE_X30Y123        FDRE (Setup_fdre_C_CE)      -0.136     7.703    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs_reg[22]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  0.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.174%)  route 0.144ns (40.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.642    -0.770    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X14Y49         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.606 f  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=4, routed)           0.144    -0.462    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_2
    SLICE_X12Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.417 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.417    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X12Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.847    -1.262    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X12Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.692    -0.570    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121    -0.449    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.070%)  route 0.141ns (49.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.633    -0.779    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X48Y49         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.497    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]_0
    SLICE_X49Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.838    -1.271    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X49Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.692    -0.579    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.047    -0.532    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.565    -0.847    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X13Y71         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.606    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q
    SLICE_X14Y71         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.834    -1.275    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X14Y71         SRLC32E                                      r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/CLK
                         clock pessimism              0.442    -0.833    
    SLICE_X14Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.650    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.137%)  route 0.193ns (50.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.642    -0.770    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X11Y49         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=3, routed)           0.193    -0.436    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/A_EQ_VALUE
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.391 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.391    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/D[1]
    SLICE_X12Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.847    -1.262    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X12Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.692    -0.570    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120    -0.450    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.059%)  route 0.208ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.557    -0.855    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X51Y69         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.727 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[17]/Q
                         net (fo=2, routed)           0.208    -0.519    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[22]_0[17]
    SLICE_X55Y70         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.823    -1.286    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/MANT_P0_REG/i_pipe/aclk
    SLICE_X55Y70         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.692    -0.594    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.016    -0.578    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x_reg[3][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.020%)  route 0.171ns (44.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.670    -0.742    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x_reg[3][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x_reg[3][19]/Q
                         net (fo=1, routed)           0.171    -0.407    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x_reg[3]_31[19]
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.045    -0.362 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data[19]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.875    -1.234    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data_reg[19]/C
                         clock pessimism              0.692    -0.542    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120    -0.422    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.848%)  route 0.219ns (63.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.632    -0.780    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/s00_axi_aclk
    SLICE_X47Y4          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.128    -0.652 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff_reg[29]/Q
                         net (fo=1, routed)           0.219    -0.432    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buff__2[29]
    SLICE_X52Y3          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.904    -1.205    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/s00_axi_aclk
    SLICE_X52Y3          FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[29]/C
                         clock pessimism              0.689    -0.517    
    SLICE_X52Y3          FDRE (Hold_fdre_C_D)         0.021    -0.496    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc_input_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.632    -0.780    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/aclk
    SLICE_X31Y32         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.583    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/first_q
    SLICE_X30Y32         SRL16E                                       r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.904    -1.205    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/aclk
    SLICE_X30Y32         SRL16E                                       r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism              0.439    -0.767    
    SLICE_X30Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.650    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/g_target_overflow1.i_target_overflow1/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.002%)  route 0.172ns (47.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.639    -0.773    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/s00_axi_aclk
    SLICE_X28Y49         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x_reg[1][22]/Q
                         net (fo=1, routed)           0.172    -0.460    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x_reg_n_0_[1][22]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.415 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data[22]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.843    -1.266    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/s00_axi_aclk
    SLICE_X29Y50         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data_reg[22]/C
                         clock pessimism              0.692    -0.574    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.483    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/buff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc_input_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.469%)  route 0.231ns (58.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.561    -0.851    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/s00_axi_aclk
    SLICE_X50Y63         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/buff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/buff_reg[26]/Q
                         net (fo=1, routed)           0.231    -0.456    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/buff__0[26]
    SLICE_X54Y67         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc_input_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.826    -1.283    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/s00_axi_aclk
    SLICE_X54Y67         FDRE                                         r  cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc_input_data_reg[26]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.063    -0.528    cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc_input_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_design_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y16     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y16     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y17     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y17     cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y9       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X0Y23      cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y17      cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y0       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X0Y7       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.147         10.000      7.853      DSP48_X1Y1       cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y83     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y83     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y85     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y84     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y84     cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_design_clk_wiz_0_1
  To Clock:  clkfbout_cpu_design_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_design_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   cpu/cpu_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpu_design_clk_wiz_0_1
  To Clock:  clk_out1_cpu_design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.525    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.525    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.525    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.525    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.525    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.525    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X50Y84         FDCE (Recov_fdce_C_CLR)     -0.292     7.564    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y84         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y84         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X50Y84         FDPE (Recov_fdpe_C_PRE)     -0.292     7.564    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X50Y84         FDCE (Recov_fdce_C_CLR)     -0.292     7.564    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.590ns (20.730%)  route 2.256ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.371    -2.009    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.348    -1.661 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.159    -0.502    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y81         LUT3 (Prop_lut3_I2_O)        0.242    -0.260 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.097     0.837    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y84         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       1.258     7.607    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y84         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.338     7.945    
                         clock uncertainty           -0.088     7.856    
    SLICE_X50Y84         FDCE (Recov_fdce_C_CLR)     -0.258     7.598    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  6.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.071%)  route 0.300ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126    -0.344    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y81         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.825    -1.284    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y81         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.692    -0.592    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.071%)  route 0.300ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126    -0.344    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y81         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.825    -1.284    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.692    -0.592    
    SLICE_X53Y81         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.071%)  route 0.300ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126    -0.344    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y81         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.825    -1.284    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.692    -0.592    
    SLICE_X53Y81         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.071%)  route 0.300ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126    -0.344    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X53Y81         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.825    -1.284    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X53Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.692    -0.592    
    SLICE_X53Y81         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.071%)  route 0.300ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126    -0.344    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X53Y81         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.825    -1.284    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X53Y81         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.692    -0.592    
    SLICE_X53Y81         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.623%)  route 0.362ns (63.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188    -0.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X52Y83         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.827    -1.282    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X52Y83         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.692    -0.590    
    SLICE_X52Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.623%)  route 0.362ns (63.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188    -0.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X52Y83         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.827    -1.282    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X52Y83         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.692    -0.590    
    SLICE_X52Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.623%)  route 0.362ns (63.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188    -0.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y83         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.827    -1.282    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y83         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.692    -0.590    
    SLICE_X52Y83         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.685    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.959%)  route 0.466ns (69.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.293    -0.178    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y82         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y82         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.959%)  route 0.466ns (69.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.559    -0.853    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.689 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.516    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.471 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.293    -0.178    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y82         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46411, routed)       0.826    -1.283    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y82         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.692    -0.591    
    SLICE_X52Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.505    





