/* Generated by Yosys 0.18+10 (git sha1 f39f9d1ba, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:1" *)
module lut2lut(clock0, in1, in2, in3, in4, in5, in6, in7, in8, out1);
  wire \$abc$300$li0_li0 ;
  wire \$abc$300$li1_li1 ;
  wire \$abc$511$new_new_n11__ ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:3" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in1;
  wire in1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in2;
  wire in2;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in3;
  wire in3;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in4;
  wire in4;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in5;
  wire in5;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in6;
  wire in6;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in7;
  wire in7;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:4" *)
  input in8;
  wire in8;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/lut-lut-test-area/./lut2lut.v:5" *)
  output out1;
  wire out1;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$300$auto$blifparse.cc:362:parse_blif$301  (
    .C(clock0),
    .D(\$abc$300$li0_li0 ),
    .E(1'h1),
    .Q(\$abc$300$li1_li1 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/instl_dir/09_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$300$auto$blifparse.cc:362:parse_blif$302  (
    .C(clock0),
    .D(\$abc$300$li1_li1 ),
    .E(1'h1),
    .Q(out1),
    .R(1'h1),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$511$auto$blifparse.cc:515:parse_blif$512  (
    .A({ in6, in5, in7, in8 }),
    .Y(\$abc$511$new_new_n11__ )
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) \$abc$511$auto$blifparse.cc:515:parse_blif$513  (
    .A({ \$abc$511$new_new_n11__ , in2, in1, in3, in4 }),
    .Y(\$abc$300$li0_li0 )
  );
endmodule
