<?xml version="1.0" encoding="UTF-8" standalone="no" ?><SmartDesign xmlns="http://actel.com/sweng/afi"><project><name>final_mss</name><rootDesign>final_top</rootDesign><device><family>SmartFusion</family><die>A2F200M3F</die><package>484 FBGA</package></device><preferredHDL>Verilog</preferredHDL><toolVersion>9.1.0.18</toolVersion><project_id/></project></SmartDesign>