Timing Analyzer report for lab8
Tue Dec 10 23:40:12 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Hold: 'Clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'Clk'
 23. Slow 1200mV 0C Model Hold: 'Clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'Clk'
 31. Fast 1200mV 0C Model Hold: 'Clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab8                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                             ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------+--------+--------------------------+
; lab8.sdc                                                                                  ; OK     ; Tue Dec 10 23:40:09 2019 ;
; d:/finalproject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Dec 10 23:40:10 2019 ;
; d:/finalproject/db/ip/nios_system/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Dec 10 23:40:10 2019 ;
; d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc             ; OK     ; Tue Dec 10 23:40:10 2019 ;
+-------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 624.22 MHz ; 250.0 MHz       ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clk   ; -0.602 ; -2.260             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 0.401 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clk   ; -3.000 ; -10.710                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                 ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.602 ; state.GAMEOVER   ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.518      ;
; -0.550 ; state.PLAY       ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.466      ;
; -0.420 ; state.WIN        ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.336      ;
; -0.283 ; state.PLAY       ; state.PLAY       ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.199      ;
; -0.282 ; state.PLAY       ; state.BOSS_LOGO  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.198      ;
; -0.279 ; state.START      ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.195      ;
; -0.273 ; state.BOSS_FIGHT ; state.WIN        ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.189      ;
; -0.270 ; state.BOSS_FIGHT ; state.BOSS_FIGHT ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.186      ;
; -0.263 ; state.BOSS_FIGHT ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.179      ;
; -0.233 ; state.START      ; state.PLAY       ; Clk          ; Clk         ; 1.000        ; -0.082     ; 1.149      ;
; -0.059 ; state.BOSS_LOGO  ; state.BOSS_FIGHT ; Clk          ; Clk         ; 1.000        ; -0.082     ; 0.975      ;
; 0.182  ; state.GAMEOVER   ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.082     ; 0.734      ;
; 0.182  ; state.BOSS_LOGO  ; state.BOSS_LOGO  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 0.734      ;
; 0.182  ; state.WIN        ; state.WIN        ; Clk          ; Clk         ; 1.000        ; -0.082     ; 0.734      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                 ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; state.START      ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; state.GAMEOVER   ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; state.WIN        ; state.WIN        ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; state.BOSS_LOGO  ; state.BOSS_LOGO  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.573 ; state.BOSS_LOGO  ; state.BOSS_FIGHT ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.841      ;
; 0.718 ; state.START      ; state.PLAY       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.986      ;
; 0.805 ; state.BOSS_FIGHT ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.073      ;
; 0.809 ; state.BOSS_FIGHT ; state.BOSS_FIGHT ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.077      ;
; 0.812 ; state.BOSS_FIGHT ; state.WIN        ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.080      ;
; 0.816 ; state.PLAY       ; state.BOSS_LOGO  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.084      ;
; 0.818 ; state.PLAY       ; state.PLAY       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.086      ;
; 0.902 ; state.WIN        ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.170      ;
; 0.997 ; state.GAMEOVER   ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.265      ;
; 1.073 ; state.PLAY       ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.341      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 689.66 MHz ; 250.0 MHz       ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -0.450 ; -1.432            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.353 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -10.710                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                  ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.450 ; state.GAMEOVER   ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.376      ;
; -0.393 ; state.PLAY       ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.319      ;
; -0.286 ; state.WIN        ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.212      ;
; -0.164 ; state.START      ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.090      ;
; -0.153 ; state.PLAY       ; state.PLAY       ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.079      ;
; -0.151 ; state.PLAY       ; state.BOSS_LOGO  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.077      ;
; -0.144 ; state.BOSS_FIGHT ; state.WIN        ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.070      ;
; -0.141 ; state.BOSS_FIGHT ; state.BOSS_FIGHT ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.067      ;
; -0.135 ; state.BOSS_FIGHT ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.061      ;
; -0.111 ; state.START      ; state.PLAY       ; Clk          ; Clk         ; 1.000        ; -0.073     ; 1.037      ;
; 0.046  ; state.BOSS_LOGO  ; state.BOSS_FIGHT ; Clk          ; Clk         ; 1.000        ; -0.073     ; 0.880      ;
; 0.267  ; state.GAMEOVER   ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.073     ; 0.659      ;
; 0.267  ; state.BOSS_LOGO  ; state.BOSS_LOGO  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 0.659      ;
; 0.267  ; state.WIN        ; state.WIN        ; Clk          ; Clk         ; 1.000        ; -0.073     ; 0.659      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                  ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; state.START      ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; state.GAMEOVER   ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; state.WIN        ; state.WIN        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; state.BOSS_LOGO  ; state.BOSS_LOGO  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.526 ; state.BOSS_LOGO  ; state.BOSS_FIGHT ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.770      ;
; 0.653 ; state.START      ; state.PLAY       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.897      ;
; 0.744 ; state.BOSS_FIGHT ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.988      ;
; 0.748 ; state.BOSS_FIGHT ; state.BOSS_FIGHT ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.992      ;
; 0.751 ; state.BOSS_FIGHT ; state.WIN        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.995      ;
; 0.755 ; state.PLAY       ; state.BOSS_LOGO  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.999      ;
; 0.756 ; state.PLAY       ; state.PLAY       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.000      ;
; 0.816 ; state.WIN        ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.060      ;
; 0.910 ; state.GAMEOVER   ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.154      ;
; 0.989 ; state.PLAY       ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.233      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 0.220 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.181 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -9.372                          ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                 ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.220 ; state.GAMEOVER   ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.725      ;
; 0.240 ; state.PLAY       ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.705      ;
; 0.316 ; state.WIN        ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.629      ;
; 0.367 ; state.PLAY       ; state.PLAY       ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.578      ;
; 0.368 ; state.PLAY       ; state.BOSS_LOGO  ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.577      ;
; 0.376 ; state.BOSS_FIGHT ; state.WIN        ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.569      ;
; 0.378 ; state.BOSS_FIGHT ; state.BOSS_FIGHT ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.567      ;
; 0.381 ; state.BOSS_FIGHT ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.564      ;
; 0.382 ; state.START      ; state.START      ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.563      ;
; 0.394 ; state.START      ; state.PLAY       ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.551      ;
; 0.488 ; state.BOSS_LOGO  ; state.BOSS_FIGHT ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.457      ;
; 0.595 ; state.GAMEOVER   ; state.GAMEOVER   ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.350      ;
; 0.595 ; state.BOSS_LOGO  ; state.BOSS_LOGO  ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.350      ;
; 0.595 ; state.WIN        ; state.WIN        ; Clk          ; Clk         ; 1.000        ; -0.042     ; 0.350      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                  ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; state.START      ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state.GAMEOVER   ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state.WIN        ; state.WIN        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state.BOSS_LOGO  ; state.BOSS_LOGO  ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.258 ; state.BOSS_LOGO  ; state.BOSS_FIGHT ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.384      ;
; 0.331 ; state.START      ; state.PLAY       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.457      ;
; 0.357 ; state.BOSS_FIGHT ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.483      ;
; 0.359 ; state.BOSS_FIGHT ; state.BOSS_FIGHT ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.485      ;
; 0.361 ; state.BOSS_FIGHT ; state.WIN        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.487      ;
; 0.365 ; state.PLAY       ; state.BOSS_LOGO  ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.491      ;
; 0.366 ; state.PLAY       ; state.PLAY       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.492      ;
; 0.411 ; state.WIN        ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.537      ;
; 0.456 ; state.GAMEOVER   ; state.START      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.582      ;
; 0.487 ; state.PLAY       ; state.GAMEOVER   ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.613      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.602 ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  Clk             ; -0.602 ; 0.181 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -2.26  ; 0.0   ; 0.0      ; 0.0     ; -10.71              ;
;  Clk             ; -2.260 ; 0.000 ; N/A      ; N/A     ; -10.710             ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; start         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; play          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gameover      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; win           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; boss_logo     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; boss_fight    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; keycode[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keycode[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; died                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; killed_all1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; killed_all2             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; play          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; gameover      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; win           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; boss_logo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; boss_fight    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; play          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; gameover      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; win           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; boss_logo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; boss_fight    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; play          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gameover      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; win           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; boss_logo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; boss_fight    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 15       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 15       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; Clk    ; Clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; died        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; killed_all1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; killed_all2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; boss_fight  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; boss_logo   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gameover    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; play        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; win         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; died        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keycode[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; killed_all1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; killed_all2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; boss_fight  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; boss_logo   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gameover    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; play        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; win         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 10 23:40:06 2019
Info: Command: quartus_sta lab8 -c lab8
Info: qsta_default_script.tcl version: #2
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'lab8.sdc'
Warning (332174): Ignored filter at lab8.sdc(42): altera_reserved_tck could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 42
Warning (332049): Ignored create_clock at lab8.sdc(42): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 42
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: D:/FinalProject/lab8.sdc Line: 42
Warning (332174): Ignored filter at lab8.sdc(43): CLOCK_50 could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 43
Warning (332049): Ignored create_clock at lab8.sdc(43): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 43
    Info (332050): create_clock -name {main_clk_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {CLOCK_50}] File: D:/FinalProject/lab8.sdc Line: 43
Warning (332174): Ignored filter at lab8.sdc(50): m_nios_system|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin File: D:/FinalProject/lab8.sdc Line: 50
Warning (332174): Ignored filter at lab8.sdc(50): m_nios_system|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin File: D:/FinalProject/lab8.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 50
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_nios_system|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_nios_system|sdram_pll|sd1|pll7|clk[0]}]  File: D:/FinalProject/lab8.sdc Line: 50
Warning (332049): Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection File: D:/FinalProject/lab8.sdc Line: 50
Warning (332174): Ignored filter at lab8.sdc(51): m_nios_system|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin File: D:/FinalProject/lab8.sdc Line: 51
Critical Warning (332049): Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 51
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_nios_system|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_nios_system|sdram_pll|sd1|pll7|clk[1]}]  File: D:/FinalProject/lab8.sdc Line: 51
Warning (332049): Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection File: D:/FinalProject/lab8.sdc Line: 51
Warning (332174): Ignored filter at lab8.sdc(70): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock File: D:/FinalProject/lab8.sdc Line: 70
Warning (332174): Ignored filter at lab8.sdc(70): DRAM_DQ[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 70
Warning (332049): Ignored set_input_delay at lab8.sdc(70): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 70
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[0]}] File: D:/FinalProject/lab8.sdc Line: 70
Warning (332049): Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 70
Warning (332049): Ignored set_input_delay at lab8.sdc(71): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 71
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}] File: D:/FinalProject/lab8.sdc Line: 71
Warning (332049): Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 71
Warning (332174): Ignored filter at lab8.sdc(72): DRAM_DQ[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 72
Warning (332049): Ignored set_input_delay at lab8.sdc(72): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 72
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[1]}] File: D:/FinalProject/lab8.sdc Line: 72
Warning (332049): Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 72
Warning (332049): Ignored set_input_delay at lab8.sdc(73): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 73
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}] File: D:/FinalProject/lab8.sdc Line: 73
Warning (332049): Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 73
Warning (332174): Ignored filter at lab8.sdc(74): DRAM_DQ[2] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 74
Warning (332049): Ignored set_input_delay at lab8.sdc(74): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 74
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[2]}] File: D:/FinalProject/lab8.sdc Line: 74
Warning (332049): Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 74
Warning (332049): Ignored set_input_delay at lab8.sdc(75): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 75
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}] File: D:/FinalProject/lab8.sdc Line: 75
Warning (332049): Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 75
Warning (332174): Ignored filter at lab8.sdc(76): DRAM_DQ[3] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 76
Warning (332049): Ignored set_input_delay at lab8.sdc(76): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 76
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[3]}] File: D:/FinalProject/lab8.sdc Line: 76
Warning (332049): Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 76
Warning (332049): Ignored set_input_delay at lab8.sdc(77): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 77
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}] File: D:/FinalProject/lab8.sdc Line: 77
Warning (332049): Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 77
Warning (332174): Ignored filter at lab8.sdc(78): DRAM_DQ[4] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 78
Warning (332049): Ignored set_input_delay at lab8.sdc(78): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 78
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[4]}] File: D:/FinalProject/lab8.sdc Line: 78
Warning (332049): Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 78
Warning (332049): Ignored set_input_delay at lab8.sdc(79): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 79
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}] File: D:/FinalProject/lab8.sdc Line: 79
Warning (332049): Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 79
Warning (332174): Ignored filter at lab8.sdc(80): DRAM_DQ[5] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 80
Warning (332049): Ignored set_input_delay at lab8.sdc(80): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 80
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[5]}] File: D:/FinalProject/lab8.sdc Line: 80
Warning (332049): Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 80
Warning (332049): Ignored set_input_delay at lab8.sdc(81): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 81
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}] File: D:/FinalProject/lab8.sdc Line: 81
Warning (332049): Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 81
Warning (332174): Ignored filter at lab8.sdc(82): DRAM_DQ[6] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 82
Warning (332049): Ignored set_input_delay at lab8.sdc(82): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 82
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[6]}] File: D:/FinalProject/lab8.sdc Line: 82
Warning (332049): Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 82
Warning (332049): Ignored set_input_delay at lab8.sdc(83): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 83
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}] File: D:/FinalProject/lab8.sdc Line: 83
Warning (332049): Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 83
Warning (332174): Ignored filter at lab8.sdc(84): DRAM_DQ[7] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 84
Warning (332049): Ignored set_input_delay at lab8.sdc(84): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 84
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[7]}] File: D:/FinalProject/lab8.sdc Line: 84
Warning (332049): Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 84
Warning (332049): Ignored set_input_delay at lab8.sdc(85): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 85
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}] File: D:/FinalProject/lab8.sdc Line: 85
Warning (332049): Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 85
Warning (332174): Ignored filter at lab8.sdc(86): DRAM_DQ[8] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 86
Warning (332049): Ignored set_input_delay at lab8.sdc(86): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 86
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[8]}] File: D:/FinalProject/lab8.sdc Line: 86
Warning (332049): Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 86
Warning (332049): Ignored set_input_delay at lab8.sdc(87): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 87
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}] File: D:/FinalProject/lab8.sdc Line: 87
Warning (332049): Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 87
Warning (332174): Ignored filter at lab8.sdc(88): DRAM_DQ[9] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 88
Warning (332049): Ignored set_input_delay at lab8.sdc(88): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 88
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[9]}] File: D:/FinalProject/lab8.sdc Line: 88
Warning (332049): Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 88
Warning (332049): Ignored set_input_delay at lab8.sdc(89): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 89
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}] File: D:/FinalProject/lab8.sdc Line: 89
Warning (332049): Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 89
Warning (332174): Ignored filter at lab8.sdc(90): DRAM_DQ[10] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 90
Warning (332049): Ignored set_input_delay at lab8.sdc(90): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 90
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[10]}] File: D:/FinalProject/lab8.sdc Line: 90
Warning (332049): Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 90
Warning (332049): Ignored set_input_delay at lab8.sdc(91): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 91
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}] File: D:/FinalProject/lab8.sdc Line: 91
Warning (332049): Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 91
Warning (332174): Ignored filter at lab8.sdc(92): DRAM_DQ[11] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 92
Warning (332049): Ignored set_input_delay at lab8.sdc(92): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 92
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[11]}] File: D:/FinalProject/lab8.sdc Line: 92
Warning (332049): Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 92
Warning (332049): Ignored set_input_delay at lab8.sdc(93): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 93
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}] File: D:/FinalProject/lab8.sdc Line: 93
Warning (332049): Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 93
Warning (332174): Ignored filter at lab8.sdc(94): DRAM_DQ[12] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 94
Warning (332049): Ignored set_input_delay at lab8.sdc(94): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 94
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[12]}] File: D:/FinalProject/lab8.sdc Line: 94
Warning (332049): Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 94
Warning (332049): Ignored set_input_delay at lab8.sdc(95): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 95
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}] File: D:/FinalProject/lab8.sdc Line: 95
Warning (332049): Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 95
Warning (332174): Ignored filter at lab8.sdc(96): DRAM_DQ[13] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 96
Warning (332049): Ignored set_input_delay at lab8.sdc(96): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 96
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[13]}] File: D:/FinalProject/lab8.sdc Line: 96
Warning (332049): Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 96
Warning (332049): Ignored set_input_delay at lab8.sdc(97): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 97
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}] File: D:/FinalProject/lab8.sdc Line: 97
Warning (332049): Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 97
Warning (332174): Ignored filter at lab8.sdc(98): DRAM_DQ[14] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 98
Warning (332049): Ignored set_input_delay at lab8.sdc(98): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 98
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[14]}] File: D:/FinalProject/lab8.sdc Line: 98
Warning (332049): Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 98
Warning (332049): Ignored set_input_delay at lab8.sdc(99): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 99
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}] File: D:/FinalProject/lab8.sdc Line: 99
Warning (332049): Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 99
Warning (332174): Ignored filter at lab8.sdc(100): DRAM_DQ[15] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 100
Warning (332049): Ignored set_input_delay at lab8.sdc(100): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 100
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[15]}] File: D:/FinalProject/lab8.sdc Line: 100
Warning (332049): Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 100
Warning (332049): Ignored set_input_delay at lab8.sdc(101): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 101
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}] File: D:/FinalProject/lab8.sdc Line: 101
Warning (332049): Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 101
Warning (332174): Ignored filter at lab8.sdc(102): DRAM_DQ[16] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 102
Warning (332049): Ignored set_input_delay at lab8.sdc(102): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 102
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[16]}] File: D:/FinalProject/lab8.sdc Line: 102
Warning (332049): Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 102
Warning (332049): Ignored set_input_delay at lab8.sdc(103): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 103
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}] File: D:/FinalProject/lab8.sdc Line: 103
Warning (332049): Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 103
Warning (332174): Ignored filter at lab8.sdc(104): DRAM_DQ[17] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 104
Warning (332049): Ignored set_input_delay at lab8.sdc(104): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 104
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[17]}] File: D:/FinalProject/lab8.sdc Line: 104
Warning (332049): Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 104
Warning (332049): Ignored set_input_delay at lab8.sdc(105): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 105
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}] File: D:/FinalProject/lab8.sdc Line: 105
Warning (332049): Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 105
Warning (332174): Ignored filter at lab8.sdc(106): DRAM_DQ[18] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 106
Warning (332049): Ignored set_input_delay at lab8.sdc(106): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 106
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[18]}] File: D:/FinalProject/lab8.sdc Line: 106
Warning (332049): Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 106
Warning (332049): Ignored set_input_delay at lab8.sdc(107): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 107
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}] File: D:/FinalProject/lab8.sdc Line: 107
Warning (332049): Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 107
Warning (332174): Ignored filter at lab8.sdc(108): DRAM_DQ[19] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 108
Warning (332049): Ignored set_input_delay at lab8.sdc(108): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 108
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[19]}] File: D:/FinalProject/lab8.sdc Line: 108
Warning (332049): Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 108
Warning (332049): Ignored set_input_delay at lab8.sdc(109): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 109
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}] File: D:/FinalProject/lab8.sdc Line: 109
Warning (332049): Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 109
Warning (332174): Ignored filter at lab8.sdc(110): DRAM_DQ[20] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 110
Warning (332049): Ignored set_input_delay at lab8.sdc(110): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 110
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[20]}] File: D:/FinalProject/lab8.sdc Line: 110
Warning (332049): Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 110
Warning (332049): Ignored set_input_delay at lab8.sdc(111): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 111
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}] File: D:/FinalProject/lab8.sdc Line: 111
Warning (332049): Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 111
Warning (332174): Ignored filter at lab8.sdc(112): DRAM_DQ[21] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 112
Warning (332049): Ignored set_input_delay at lab8.sdc(112): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 112
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[21]}] File: D:/FinalProject/lab8.sdc Line: 112
Warning (332049): Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 112
Warning (332049): Ignored set_input_delay at lab8.sdc(113): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 113
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}] File: D:/FinalProject/lab8.sdc Line: 113
Warning (332049): Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 113
Warning (332174): Ignored filter at lab8.sdc(114): DRAM_DQ[22] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 114
Warning (332049): Ignored set_input_delay at lab8.sdc(114): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 114
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[22]}] File: D:/FinalProject/lab8.sdc Line: 114
Warning (332049): Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 114
Warning (332049): Ignored set_input_delay at lab8.sdc(115): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 115
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}] File: D:/FinalProject/lab8.sdc Line: 115
Warning (332049): Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 115
Warning (332174): Ignored filter at lab8.sdc(116): DRAM_DQ[23] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 116
Warning (332049): Ignored set_input_delay at lab8.sdc(116): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 116
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[23]}] File: D:/FinalProject/lab8.sdc Line: 116
Warning (332049): Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 116
Warning (332049): Ignored set_input_delay at lab8.sdc(117): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 117
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}] File: D:/FinalProject/lab8.sdc Line: 117
Warning (332049): Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 117
Warning (332174): Ignored filter at lab8.sdc(118): DRAM_DQ[24] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 118
Warning (332049): Ignored set_input_delay at lab8.sdc(118): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 118
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[24]}] File: D:/FinalProject/lab8.sdc Line: 118
Warning (332049): Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 118
Warning (332049): Ignored set_input_delay at lab8.sdc(119): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 119
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}] File: D:/FinalProject/lab8.sdc Line: 119
Warning (332049): Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 119
Warning (332174): Ignored filter at lab8.sdc(120): DRAM_DQ[25] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 120
Warning (332049): Ignored set_input_delay at lab8.sdc(120): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 120
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[25]}] File: D:/FinalProject/lab8.sdc Line: 120
Warning (332049): Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 120
Warning (332049): Ignored set_input_delay at lab8.sdc(121): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 121
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}] File: D:/FinalProject/lab8.sdc Line: 121
Warning (332049): Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 121
Warning (332174): Ignored filter at lab8.sdc(122): DRAM_DQ[26] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 122
Warning (332049): Ignored set_input_delay at lab8.sdc(122): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 122
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[26]}] File: D:/FinalProject/lab8.sdc Line: 122
Warning (332049): Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 122
Warning (332049): Ignored set_input_delay at lab8.sdc(123): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 123
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}] File: D:/FinalProject/lab8.sdc Line: 123
Warning (332049): Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 123
Warning (332174): Ignored filter at lab8.sdc(124): DRAM_DQ[27] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 124
Warning (332049): Ignored set_input_delay at lab8.sdc(124): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 124
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[27]}] File: D:/FinalProject/lab8.sdc Line: 124
Warning (332049): Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 124
Warning (332049): Ignored set_input_delay at lab8.sdc(125): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 125
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}] File: D:/FinalProject/lab8.sdc Line: 125
Warning (332049): Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 125
Warning (332174): Ignored filter at lab8.sdc(126): DRAM_DQ[28] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 126
Warning (332049): Ignored set_input_delay at lab8.sdc(126): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 126
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[28]}] File: D:/FinalProject/lab8.sdc Line: 126
Warning (332049): Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 126
Warning (332049): Ignored set_input_delay at lab8.sdc(127): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 127
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}] File: D:/FinalProject/lab8.sdc Line: 127
Warning (332049): Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 127
Warning (332174): Ignored filter at lab8.sdc(128): DRAM_DQ[29] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 128
Warning (332049): Ignored set_input_delay at lab8.sdc(128): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 128
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[29]}] File: D:/FinalProject/lab8.sdc Line: 128
Warning (332049): Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 128
Warning (332049): Ignored set_input_delay at lab8.sdc(129): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 129
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}] File: D:/FinalProject/lab8.sdc Line: 129
Warning (332049): Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 129
Warning (332174): Ignored filter at lab8.sdc(130): DRAM_DQ[30] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 130
Warning (332049): Ignored set_input_delay at lab8.sdc(130): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 130
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[30]}] File: D:/FinalProject/lab8.sdc Line: 130
Warning (332049): Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 130
Warning (332049): Ignored set_input_delay at lab8.sdc(131): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 131
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}] File: D:/FinalProject/lab8.sdc Line: 131
Warning (332049): Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 131
Warning (332174): Ignored filter at lab8.sdc(132): DRAM_DQ[31] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 132
Warning (332049): Ignored set_input_delay at lab8.sdc(132): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 132
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[31]}] File: D:/FinalProject/lab8.sdc Line: 132
Warning (332049): Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 132
Warning (332049): Ignored set_input_delay at lab8.sdc(133): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 133
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}] File: D:/FinalProject/lab8.sdc Line: 133
Warning (332049): Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 133
Warning (332174): Ignored filter at lab8.sdc(134): KEY[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 134
Warning (332049): Ignored set_input_delay at lab8.sdc(134): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 134
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {KEY[0]}] File: D:/FinalProject/lab8.sdc Line: 134
Warning (332049): Ignored set_input_delay at lab8.sdc(134): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 134
Warning (332049): Ignored set_input_delay at lab8.sdc(135): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 135
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {KEY[0]}] File: D:/FinalProject/lab8.sdc Line: 135
Warning (332049): Ignored set_input_delay at lab8.sdc(135): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 135
Warning (332174): Ignored filter at lab8.sdc(136): KEY[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 136
Warning (332049): Ignored set_input_delay at lab8.sdc(136): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 136
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {KEY[1]}] File: D:/FinalProject/lab8.sdc Line: 136
Warning (332049): Ignored set_input_delay at lab8.sdc(136): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 136
Warning (332049): Ignored set_input_delay at lab8.sdc(137): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 137
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {KEY[1]}] File: D:/FinalProject/lab8.sdc Line: 137
Warning (332049): Ignored set_input_delay at lab8.sdc(137): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 137
Warning (332174): Ignored filter at lab8.sdc(138): KEY[2] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 138
Warning (332049): Ignored set_input_delay at lab8.sdc(138): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 138
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {KEY[2]}] File: D:/FinalProject/lab8.sdc Line: 138
Warning (332049): Ignored set_input_delay at lab8.sdc(138): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 138
Warning (332049): Ignored set_input_delay at lab8.sdc(139): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 139
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {KEY[2]}] File: D:/FinalProject/lab8.sdc Line: 139
Warning (332049): Ignored set_input_delay at lab8.sdc(139): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 139
Warning (332174): Ignored filter at lab8.sdc(140): KEY[3] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 140
Warning (332049): Ignored set_input_delay at lab8.sdc(140): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 140
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {KEY[3]}] File: D:/FinalProject/lab8.sdc Line: 140
Warning (332049): Ignored set_input_delay at lab8.sdc(140): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 140
Warning (332049): Ignored set_input_delay at lab8.sdc(141): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 141
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {KEY[3]}] File: D:/FinalProject/lab8.sdc Line: 141
Warning (332049): Ignored set_input_delay at lab8.sdc(141): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 141
Warning (332049): Ignored set_input_delay at lab8.sdc(142): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 142
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {altera_reserved_tck}] File: D:/FinalProject/lab8.sdc Line: 142
Warning (332049): Ignored set_input_delay at lab8.sdc(142): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 142
Warning (332049): Ignored set_input_delay at lab8.sdc(143): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 143
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tck}] File: D:/FinalProject/lab8.sdc Line: 143
Warning (332049): Ignored set_input_delay at lab8.sdc(143): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 143
Warning (332174): Ignored filter at lab8.sdc(144): altera_reserved_tdi could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 144
Warning (332049): Ignored set_input_delay at lab8.sdc(144): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 144
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {altera_reserved_tdi}] File: D:/FinalProject/lab8.sdc Line: 144
Warning (332049): Ignored set_input_delay at lab8.sdc(144): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 144
Warning (332049): Ignored set_input_delay at lab8.sdc(145): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 145
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tdi}] File: D:/FinalProject/lab8.sdc Line: 145
Warning (332049): Ignored set_input_delay at lab8.sdc(145): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 145
Warning (332174): Ignored filter at lab8.sdc(146): altera_reserved_tms could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 146
Warning (332049): Ignored set_input_delay at lab8.sdc(146): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 146
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {altera_reserved_tms}] File: D:/FinalProject/lab8.sdc Line: 146
Warning (332049): Ignored set_input_delay at lab8.sdc(146): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 146
Warning (332049): Ignored set_input_delay at lab8.sdc(147): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 147
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tms}] File: D:/FinalProject/lab8.sdc Line: 147
Warning (332049): Ignored set_input_delay at lab8.sdc(147): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 147
Warning (332174): Ignored filter at lab8.sdc(148): SW[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 148
Warning (332049): Ignored set_input_delay at lab8.sdc(148): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 148
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[0]}] File: D:/FinalProject/lab8.sdc Line: 148
Warning (332049): Ignored set_input_delay at lab8.sdc(148): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 148
Warning (332049): Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 149
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[0]}] File: D:/FinalProject/lab8.sdc Line: 149
Warning (332049): Ignored set_input_delay at lab8.sdc(149): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 149
Warning (332174): Ignored filter at lab8.sdc(150): SW[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 150
Warning (332049): Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 150
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[1]}] File: D:/FinalProject/lab8.sdc Line: 150
Warning (332049): Ignored set_input_delay at lab8.sdc(150): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 150
Warning (332049): Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 151
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[1]}] File: D:/FinalProject/lab8.sdc Line: 151
Warning (332049): Ignored set_input_delay at lab8.sdc(151): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 151
Warning (332174): Ignored filter at lab8.sdc(152): SW[2] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 152
Warning (332049): Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 152
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[2]}] File: D:/FinalProject/lab8.sdc Line: 152
Warning (332049): Ignored set_input_delay at lab8.sdc(152): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 152
Warning (332049): Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 153
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[2]}] File: D:/FinalProject/lab8.sdc Line: 153
Warning (332049): Ignored set_input_delay at lab8.sdc(153): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 153
Warning (332174): Ignored filter at lab8.sdc(154): SW[3] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 154
Warning (332049): Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 154
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[3]}] File: D:/FinalProject/lab8.sdc Line: 154
Warning (332049): Ignored set_input_delay at lab8.sdc(154): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 154
Warning (332049): Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 155
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[3]}] File: D:/FinalProject/lab8.sdc Line: 155
Warning (332049): Ignored set_input_delay at lab8.sdc(155): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 155
Warning (332174): Ignored filter at lab8.sdc(156): SW[4] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 156
Warning (332049): Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 156
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[4]}] File: D:/FinalProject/lab8.sdc Line: 156
Warning (332049): Ignored set_input_delay at lab8.sdc(156): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 156
Warning (332049): Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 157
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[4]}] File: D:/FinalProject/lab8.sdc Line: 157
Warning (332049): Ignored set_input_delay at lab8.sdc(157): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 157
Warning (332174): Ignored filter at lab8.sdc(158): SW[5] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 158
Warning (332049): Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 158
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[5]}] File: D:/FinalProject/lab8.sdc Line: 158
Warning (332049): Ignored set_input_delay at lab8.sdc(158): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 158
Warning (332049): Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 159
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[5]}] File: D:/FinalProject/lab8.sdc Line: 159
Warning (332049): Ignored set_input_delay at lab8.sdc(159): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 159
Warning (332174): Ignored filter at lab8.sdc(160): SW[6] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 160
Warning (332049): Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 160
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[6]}] File: D:/FinalProject/lab8.sdc Line: 160
Warning (332049): Ignored set_input_delay at lab8.sdc(160): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 160
Warning (332049): Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 161
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[6]}] File: D:/FinalProject/lab8.sdc Line: 161
Warning (332049): Ignored set_input_delay at lab8.sdc(161): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 161
Warning (332174): Ignored filter at lab8.sdc(162): SW[7] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 162
Warning (332049): Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 162
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[7]}] File: D:/FinalProject/lab8.sdc Line: 162
Warning (332049): Ignored set_input_delay at lab8.sdc(162): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 162
Warning (332049): Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 163
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[7]}] File: D:/FinalProject/lab8.sdc Line: 163
Warning (332049): Ignored set_input_delay at lab8.sdc(163): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 163
Warning (332174): Ignored filter at lab8.sdc(170): DRAM_ADDR[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 170
Warning (332049): Ignored set_output_delay at lab8.sdc(170): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 170
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[0]}] File: D:/FinalProject/lab8.sdc Line: 170
Warning (332049): Ignored set_output_delay at lab8.sdc(170): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 170
Warning (332174): Ignored filter at lab8.sdc(171): DRAM_ADDR[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 171
Warning (332049): Ignored set_output_delay at lab8.sdc(171): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 171
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[1]}] File: D:/FinalProject/lab8.sdc Line: 171
Warning (332049): Ignored set_output_delay at lab8.sdc(171): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 171
Warning (332174): Ignored filter at lab8.sdc(172): DRAM_ADDR[2] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 172
Warning (332049): Ignored set_output_delay at lab8.sdc(172): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 172
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[2]}] File: D:/FinalProject/lab8.sdc Line: 172
Warning (332049): Ignored set_output_delay at lab8.sdc(172): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 172
Warning (332174): Ignored filter at lab8.sdc(173): DRAM_ADDR[3] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 173
Warning (332049): Ignored set_output_delay at lab8.sdc(173): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 173
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[3]}] File: D:/FinalProject/lab8.sdc Line: 173
Warning (332049): Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 173
Warning (332174): Ignored filter at lab8.sdc(174): DRAM_ADDR[4] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 174
Warning (332049): Ignored set_output_delay at lab8.sdc(174): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 174
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[4]}] File: D:/FinalProject/lab8.sdc Line: 174
Warning (332049): Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 174
Warning (332174): Ignored filter at lab8.sdc(175): DRAM_ADDR[5] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 175
Warning (332049): Ignored set_output_delay at lab8.sdc(175): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 175
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[5]}] File: D:/FinalProject/lab8.sdc Line: 175
Warning (332049): Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 175
Warning (332174): Ignored filter at lab8.sdc(176): DRAM_ADDR[6] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 176
Warning (332049): Ignored set_output_delay at lab8.sdc(176): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 176
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[6]}] File: D:/FinalProject/lab8.sdc Line: 176
Warning (332049): Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 176
Warning (332174): Ignored filter at lab8.sdc(177): DRAM_ADDR[7] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 177
Warning (332049): Ignored set_output_delay at lab8.sdc(177): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 177
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[7]}] File: D:/FinalProject/lab8.sdc Line: 177
Warning (332049): Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 177
Warning (332174): Ignored filter at lab8.sdc(178): DRAM_ADDR[8] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 178
Warning (332049): Ignored set_output_delay at lab8.sdc(178): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 178
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[8]}] File: D:/FinalProject/lab8.sdc Line: 178
Warning (332049): Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 178
Warning (332174): Ignored filter at lab8.sdc(179): DRAM_ADDR[9] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 179
Warning (332049): Ignored set_output_delay at lab8.sdc(179): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 179
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[9]}] File: D:/FinalProject/lab8.sdc Line: 179
Warning (332049): Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 179
Warning (332174): Ignored filter at lab8.sdc(180): DRAM_ADDR[10] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 180
Warning (332049): Ignored set_output_delay at lab8.sdc(180): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 180
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[10]}] File: D:/FinalProject/lab8.sdc Line: 180
Warning (332049): Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 180
Warning (332174): Ignored filter at lab8.sdc(181): DRAM_ADDR[11] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 181
Warning (332049): Ignored set_output_delay at lab8.sdc(181): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 181
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[11]}] File: D:/FinalProject/lab8.sdc Line: 181
Warning (332049): Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 181
Warning (332174): Ignored filter at lab8.sdc(182): DRAM_ADDR[12] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 182
Warning (332049): Ignored set_output_delay at lab8.sdc(182): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 182
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[12]}] File: D:/FinalProject/lab8.sdc Line: 182
Warning (332049): Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 182
Warning (332174): Ignored filter at lab8.sdc(183): DRAM_BA[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 183
Warning (332049): Ignored set_output_delay at lab8.sdc(183): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 183
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[0]}] File: D:/FinalProject/lab8.sdc Line: 183
Warning (332049): Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 183
Warning (332174): Ignored filter at lab8.sdc(184): DRAM_BA[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 184
Warning (332049): Ignored set_output_delay at lab8.sdc(184): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 184
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[1]}] File: D:/FinalProject/lab8.sdc Line: 184
Warning (332049): Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 184
Warning (332174): Ignored filter at lab8.sdc(185): DRAM_CAS_N could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 185
Warning (332049): Ignored set_output_delay at lab8.sdc(185): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 185
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CAS_N}] File: D:/FinalProject/lab8.sdc Line: 185
Warning (332049): Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 185
Warning (332174): Ignored filter at lab8.sdc(186): DRAM_CKE could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 186
Warning (332049): Ignored set_output_delay at lab8.sdc(186): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 186
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CKE}] File: D:/FinalProject/lab8.sdc Line: 186
Warning (332049): Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 186
Warning (332174): Ignored filter at lab8.sdc(187): DRAM_CS_N could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 187
Warning (332049): Ignored set_output_delay at lab8.sdc(187): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 187
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CS_N}] File: D:/FinalProject/lab8.sdc Line: 187
Warning (332049): Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 187
Warning (332174): Ignored filter at lab8.sdc(188): DRAM_DQM[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 188
Warning (332049): Ignored set_output_delay at lab8.sdc(188): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 188
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[0]}] File: D:/FinalProject/lab8.sdc Line: 188
Warning (332049): Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 188
Warning (332174): Ignored filter at lab8.sdc(189): DRAM_DQM[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 189
Warning (332049): Ignored set_output_delay at lab8.sdc(189): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 189
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[1]}] File: D:/FinalProject/lab8.sdc Line: 189
Warning (332049): Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 189
Warning (332174): Ignored filter at lab8.sdc(190): DRAM_DQM[2] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 190
Warning (332049): Ignored set_output_delay at lab8.sdc(190): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 190
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[2]}] File: D:/FinalProject/lab8.sdc Line: 190
Warning (332049): Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 190
Warning (332174): Ignored filter at lab8.sdc(191): DRAM_DQM[3] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 191
Warning (332049): Ignored set_output_delay at lab8.sdc(191): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 191
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[3]}] File: D:/FinalProject/lab8.sdc Line: 191
Warning (332049): Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 191
Warning (332049): Ignored set_output_delay at lab8.sdc(192): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 192
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}] File: D:/FinalProject/lab8.sdc Line: 192
Warning (332049): Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 192
Warning (332049): Ignored set_output_delay at lab8.sdc(193): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 193
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}] File: D:/FinalProject/lab8.sdc Line: 193
Warning (332049): Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 193
Warning (332049): Ignored set_output_delay at lab8.sdc(194): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 194
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}] File: D:/FinalProject/lab8.sdc Line: 194
Warning (332049): Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 194
Warning (332049): Ignored set_output_delay at lab8.sdc(195): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 195
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}] File: D:/FinalProject/lab8.sdc Line: 195
Warning (332049): Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 195
Warning (332049): Ignored set_output_delay at lab8.sdc(196): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 196
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}] File: D:/FinalProject/lab8.sdc Line: 196
Warning (332049): Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 196
Warning (332049): Ignored set_output_delay at lab8.sdc(197): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 197
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}] File: D:/FinalProject/lab8.sdc Line: 197
Warning (332049): Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 197
Warning (332049): Ignored set_output_delay at lab8.sdc(198): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 198
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}] File: D:/FinalProject/lab8.sdc Line: 198
Warning (332049): Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 198
Warning (332049): Ignored set_output_delay at lab8.sdc(199): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 199
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}] File: D:/FinalProject/lab8.sdc Line: 199
Warning (332049): Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 199
Warning (332049): Ignored set_output_delay at lab8.sdc(200): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 200
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}] File: D:/FinalProject/lab8.sdc Line: 200
Warning (332049): Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 200
Warning (332049): Ignored set_output_delay at lab8.sdc(201): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 201
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}] File: D:/FinalProject/lab8.sdc Line: 201
Warning (332049): Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 201
Warning (332049): Ignored set_output_delay at lab8.sdc(202): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 202
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}] File: D:/FinalProject/lab8.sdc Line: 202
Warning (332049): Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 202
Warning (332049): Ignored set_output_delay at lab8.sdc(203): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 203
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}] File: D:/FinalProject/lab8.sdc Line: 203
Warning (332049): Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 203
Warning (332049): Ignored set_output_delay at lab8.sdc(204): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 204
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}] File: D:/FinalProject/lab8.sdc Line: 204
Warning (332049): Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 204
Warning (332049): Ignored set_output_delay at lab8.sdc(205): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 205
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}] File: D:/FinalProject/lab8.sdc Line: 205
Warning (332049): Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 205
Warning (332049): Ignored set_output_delay at lab8.sdc(206): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 206
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}] File: D:/FinalProject/lab8.sdc Line: 206
Warning (332049): Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 206
Warning (332049): Ignored set_output_delay at lab8.sdc(207): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 207
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}] File: D:/FinalProject/lab8.sdc Line: 207
Warning (332049): Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 207
Warning (332049): Ignored set_output_delay at lab8.sdc(208): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 208
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}] File: D:/FinalProject/lab8.sdc Line: 208
Warning (332049): Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 208
Warning (332049): Ignored set_output_delay at lab8.sdc(209): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 209
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}] File: D:/FinalProject/lab8.sdc Line: 209
Warning (332049): Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 209
Warning (332049): Ignored set_output_delay at lab8.sdc(210): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 210
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}] File: D:/FinalProject/lab8.sdc Line: 210
Warning (332049): Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 210
Warning (332049): Ignored set_output_delay at lab8.sdc(211): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 211
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}] File: D:/FinalProject/lab8.sdc Line: 211
Warning (332049): Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 211
Warning (332049): Ignored set_output_delay at lab8.sdc(212): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 212
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}] File: D:/FinalProject/lab8.sdc Line: 212
Warning (332049): Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 212
Warning (332049): Ignored set_output_delay at lab8.sdc(213): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 213
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}] File: D:/FinalProject/lab8.sdc Line: 213
Warning (332049): Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 213
Warning (332049): Ignored set_output_delay at lab8.sdc(214): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 214
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}] File: D:/FinalProject/lab8.sdc Line: 214
Warning (332049): Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 214
Warning (332049): Ignored set_output_delay at lab8.sdc(215): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 215
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}] File: D:/FinalProject/lab8.sdc Line: 215
Warning (332049): Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 215
Warning (332049): Ignored set_output_delay at lab8.sdc(216): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 216
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}] File: D:/FinalProject/lab8.sdc Line: 216
Warning (332049): Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 216
Warning (332049): Ignored set_output_delay at lab8.sdc(217): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 217
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}] File: D:/FinalProject/lab8.sdc Line: 217
Warning (332049): Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 217
Warning (332049): Ignored set_output_delay at lab8.sdc(218): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 218
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}] File: D:/FinalProject/lab8.sdc Line: 218
Warning (332049): Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 218
Warning (332049): Ignored set_output_delay at lab8.sdc(219): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 219
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}] File: D:/FinalProject/lab8.sdc Line: 219
Warning (332049): Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 219
Warning (332049): Ignored set_output_delay at lab8.sdc(220): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 220
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}] File: D:/FinalProject/lab8.sdc Line: 220
Warning (332049): Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 220
Warning (332049): Ignored set_output_delay at lab8.sdc(221): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 221
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}] File: D:/FinalProject/lab8.sdc Line: 221
Warning (332049): Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 221
Warning (332049): Ignored set_output_delay at lab8.sdc(222): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 222
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}] File: D:/FinalProject/lab8.sdc Line: 222
Warning (332049): Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 222
Warning (332049): Ignored set_output_delay at lab8.sdc(223): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 223
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}] File: D:/FinalProject/lab8.sdc Line: 223
Warning (332049): Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 223
Warning (332174): Ignored filter at lab8.sdc(224): DRAM_RAS_N could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 224
Warning (332049): Ignored set_output_delay at lab8.sdc(224): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 224
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_RAS_N}] File: D:/FinalProject/lab8.sdc Line: 224
Warning (332049): Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 224
Warning (332174): Ignored filter at lab8.sdc(225): DRAM_WE_N could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 225
Warning (332049): Ignored set_output_delay at lab8.sdc(225): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 225
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_WE_N}] File: D:/FinalProject/lab8.sdc Line: 225
Warning (332049): Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 225
Warning (332174): Ignored filter at lab8.sdc(226): DRAM_CLK could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 226
Warning (332049): Ignored set_output_delay at lab8.sdc(226): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 226
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CLK}] File: D:/FinalProject/lab8.sdc Line: 226
Warning (332049): Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 226
Warning (332174): Ignored filter at lab8.sdc(227): LEDG[0] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 227
Warning (332049): Ignored set_output_delay at lab8.sdc(227): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 227
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[0]}] File: D:/FinalProject/lab8.sdc Line: 227
Warning (332049): Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 227
Warning (332174): Ignored filter at lab8.sdc(228): LEDG[1] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 228
Warning (332049): Ignored set_output_delay at lab8.sdc(228): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 228
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[1]}] File: D:/FinalProject/lab8.sdc Line: 228
Warning (332049): Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 228
Warning (332174): Ignored filter at lab8.sdc(229): LEDG[2] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 229
Warning (332049): Ignored set_output_delay at lab8.sdc(229): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 229
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[2]}] File: D:/FinalProject/lab8.sdc Line: 229
Warning (332049): Ignored set_output_delay at lab8.sdc(229): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 229
Warning (332174): Ignored filter at lab8.sdc(230): LEDG[3] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 230
Warning (332049): Ignored set_output_delay at lab8.sdc(230): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 230
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[3]}] File: D:/FinalProject/lab8.sdc Line: 230
Warning (332049): Ignored set_output_delay at lab8.sdc(230): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 230
Warning (332174): Ignored filter at lab8.sdc(231): LEDG[4] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 231
Warning (332049): Ignored set_output_delay at lab8.sdc(231): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 231
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[4]}] File: D:/FinalProject/lab8.sdc Line: 231
Warning (332049): Ignored set_output_delay at lab8.sdc(231): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 231
Warning (332174): Ignored filter at lab8.sdc(232): LEDG[5] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 232
Warning (332049): Ignored set_output_delay at lab8.sdc(232): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 232
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[5]}] File: D:/FinalProject/lab8.sdc Line: 232
Warning (332049): Ignored set_output_delay at lab8.sdc(232): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 232
Warning (332174): Ignored filter at lab8.sdc(233): LEDG[6] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 233
Warning (332049): Ignored set_output_delay at lab8.sdc(233): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 233
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[6]}] File: D:/FinalProject/lab8.sdc Line: 233
Warning (332049): Ignored set_output_delay at lab8.sdc(233): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 233
Warning (332174): Ignored filter at lab8.sdc(234): LEDG[7] could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 234
Warning (332049): Ignored set_output_delay at lab8.sdc(234): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 234
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[7]}] File: D:/FinalProject/lab8.sdc Line: 234
Warning (332049): Ignored set_output_delay at lab8.sdc(234): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 234
Warning (332174): Ignored filter at lab8.sdc(235): altera_reserved_tdo could not be matched with a port File: D:/FinalProject/lab8.sdc Line: 235
Warning (332049): Ignored set_output_delay at lab8.sdc(235): Argument <targets> is an empty collection File: D:/FinalProject/lab8.sdc Line: 235
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tdo}] File: D:/FinalProject/lab8.sdc Line: 235
Warning (332049): Ignored set_output_delay at lab8.sdc(235): Argument -clock is an empty collection File: D:/FinalProject/lab8.sdc Line: 235
Warning (332174): Ignored filter at lab8.sdc(242): altera_reserved_tck could not be matched with a clock File: D:/FinalProject/lab8.sdc Line: 242
Warning (332049): Ignored set_clock_groups at lab8.sdc(242): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/FinalProject/lab8.sdc Line: 242
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/FinalProject/lab8.sdc Line: 242
Warning (332049): Ignored set_clock_groups at lab8.sdc(243): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/FinalProject/lab8.sdc Line: 243
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/FinalProject/lab8.sdc Line: 243
Warning (332174): Ignored filter at lab8.sdc(250): *altera_avalon_st_clock_crosser:*|in_data_buffer* could not be matched with a register File: D:/FinalProject/lab8.sdc Line: 250
Warning (332174): Ignored filter at lab8.sdc(250): *altera_avalon_st_clock_crosser:*|out_data_buffer* could not be matched with a register File: D:/FinalProject/lab8.sdc Line: 250
Warning (332049): Ignored set_false_path at lab8.sdc(250): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 250
    Info (332050): set_false_path -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] File: D:/FinalProject/lab8.sdc Line: 250
Warning (332049): Ignored set_false_path at lab8.sdc(250): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 250
Warning (332174): Ignored filter at lab8.sdc(251): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 251
Warning (332049): Ignored set_false_path at lab8.sdc(251): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 251
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] File: D:/FinalProject/lab8.sdc Line: 251
Warning (332174): Ignored filter at lab8.sdc(252): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn could not be matched with a pin File: D:/FinalProject/lab8.sdc Line: 252
Warning (332049): Ignored set_false_path at lab8.sdc(252): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 252
    Info (332050): set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}] File: D:/FinalProject/lab8.sdc Line: 252
Warning (332174): Ignored filter at lab8.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 253
Warning (332174): Ignored filter at lab8.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 253
Warning (332049): Ignored set_false_path at lab8.sdc(253): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 253
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/FinalProject/lab8.sdc Line: 253
Warning (332049): Ignored set_false_path at lab8.sdc(253): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 253
Warning (332174): Ignored filter at lab8.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 254
Warning (332174): Ignored filter at lab8.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 254
Warning (332049): Ignored set_false_path at lab8.sdc(254): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 254
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: D:/FinalProject/lab8.sdc Line: 254
Warning (332049): Ignored set_false_path at lab8.sdc(254): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 254
Warning (332174): Ignored filter at lab8.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 255
Warning (332174): Ignored filter at lab8.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 255
Warning (332049): Ignored set_false_path at lab8.sdc(255): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 255
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: D:/FinalProject/lab8.sdc Line: 255
Warning (332049): Ignored set_false_path at lab8.sdc(255): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 255
Warning (332174): Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 256
Warning (332174): Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 256
Warning (332049): Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 256
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: D:/FinalProject/lab8.sdc Line: 256
Warning (332049): Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 256
Warning (332174): Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 257
Warning (332049): Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 257
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/FinalProject/lab8.sdc Line: 257
Warning (332049): Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 257
Warning (332174): Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 258
Warning (332049): Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 258
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: D:/FinalProject/lab8.sdc Line: 258
Warning (332049): Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 258
Warning (332174): Ignored filter at lab8.sdc(259): sld_hub:*|irf_reg* could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 259
Warning (332174): Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 259
Warning (332049): Ignored set_false_path at lab8.sdc(259): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 259
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: D:/FinalProject/lab8.sdc Line: 259
Warning (332049): Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 259
Warning (332174): Ignored filter at lab8.sdc(260): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 260
Warning (332174): Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: D:/FinalProject/lab8.sdc Line: 260
Warning (332049): Ignored set_false_path at lab8.sdc(260): Argument <from> is an empty collection File: D:/FinalProject/lab8.sdc Line: 260
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: D:/FinalProject/lab8.sdc Line: 260
Warning (332049): Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection File: D:/FinalProject/lab8.sdc Line: 260
Info (332104): Reading SDC File: 'd:/finalproject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
    Info (332050): set_max_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] 100 File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
    Info (332050): set_min_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] -100 File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
    Info (332050): set_max_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] 100 File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 37
    Info (332050): set_min_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] -100 File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 37
Warning (332049): Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] contains zero elements File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 43
    Info (332050): set_net_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] -max 2 File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 43
Warning (332049): Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 44
    Info (332050): set_net_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] -max 2 File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 44
Info (332104): Reading SDC File: 'd:/finalproject/db/ip/nios_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc'
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(46): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(46): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_break_path|break_readreg*] -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr*] File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(47): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(47): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr[33]] File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(48): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(48): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr[0]] File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(49): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(49): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr[34]] File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(50): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr*] File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(51): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(51): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$nios_system_nios2_gen2_0_cpu_jtag_sr*    -to *$nios_system_nios2_gen2_0_cpu_jtag_sysclk_path|*jdo* File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(52): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$nios_system_nios2_gen2_0_cpu_jtag_sysclk_path|ir* File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(53): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_system_nios2_gen2_0_cpu_oci_debug_path|monitor_go File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.602              -2.260 Clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 Clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.450              -1.432 Clk 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 Clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.220               0.000 Clk 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.372 Clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 528 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Tue Dec 10 23:40:12 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


