/*
Developer   - Sriram Venkata Krishna
Date        - 21-10-2025
Platform    - HDL Bits
*/

//110. 5-Bit LFSR

module top_module
    (
        input clk,
        input reset,
        output [4:0] q
    ); 
    
    always @(posedge clk) begin
        if(reset) begin
            q[4:0] <= 5'h1;
        end
              
        else begin
            q[4:0] <= {q[0], q[4], {q[3] ^ q[0]}, q[2], q[1]};
        end
    end

endmodule
