<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pcieAtuRegionParams Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">pcieAtuRegionParams Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___p_c_i_e.html">PCIe</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This Structure defines the ATU region parameters.  
 <a href="structpcie_atu_region_params.html#details">More...</a></p>

<p><code>#include &lt;pcie.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a20dfb9a1d673198bcfd82be524ba93ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf44266e0dea01ab2b55c6305ab954ab2">pcieAtuRegionDir_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#a20dfb9a1d673198bcfd82be524ba93ea">regionDir</a></td></tr>
<tr class="separator:a20dfb9a1d673198bcfd82be524ba93ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc771d665e9eeabfb51eed235174e586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#ga956c71825b7ab517220fa9bc885b290b">pcieTlpType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#adc771d665e9eeabfb51eed235174e586">tlpType</a></td></tr>
<tr class="separator:adc771d665e9eeabfb51eed235174e586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44ff75c56be233e87b852887c879cda"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#aa44ff75c56be233e87b852887c879cda">enableRegion</a></td></tr>
<tr class="separator:aa44ff75c56be233e87b852887c879cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06f51ec544005f44c07f821c8cda5f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#ga39ee8aba0f33384b4f358cf1ef2a1c0e">pcieAtuRegionMatchMode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#ad06f51ec544005f44c07f821c8cda5f0">matchMode</a></td></tr>
<tr class="separator:ad06f51ec544005f44c07f821c8cda5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecc546d65d74e0787787dca59b6ea26"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#aaecc546d65d74e0787787dca59b6ea26">barNumber</a></td></tr>
<tr class="separator:aaecc546d65d74e0787787dca59b6ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab926bc566799d94eda1e849d8572b5b4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#ab926bc566799d94eda1e849d8572b5b4">lowerBaseAddr</a></td></tr>
<tr class="separator:ab926bc566799d94eda1e849d8572b5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6821a5f11e4e7b2f75c677a92cf8c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#afe6821a5f11e4e7b2f75c677a92cf8c1">upperBaseAddr</a></td></tr>
<tr class="separator:afe6821a5f11e4e7b2f75c677a92cf8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4fd766d57f4cad4fffe6fe6f042054"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#a1f4fd766d57f4cad4fffe6fe6f042054">regionWindowSize</a></td></tr>
<tr class="separator:a1f4fd766d57f4cad4fffe6fe6f042054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae656848b52d5fc26f134755b34796902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#ae656848b52d5fc26f134755b34796902">lowerTargetAddr</a></td></tr>
<tr class="separator:ae656848b52d5fc26f134755b34796902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2378434ee9a5635fb97cae221d1d33"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html#a9a2378434ee9a5635fb97cae221d1d33">upperTargetAddr</a></td></tr>
<tr class="separator:a9a2378434ee9a5635fb97cae221d1d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This Structure defines the ATU region parameters. </p>
<p>These parameters are used for configuring inbound or outbound ATU(Address translation unit) region </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aaecc546d65d74e0787787dca59b6ea26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::barNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR number with which the region is associated Possible values for EP : 0 to 5 for 32bit and 0 to 2 for 64bit Possible values for RC : 0 to 1 for 32bit and 0 for 64bit </p>

</div>
</div>
<a class="anchor" id="aa44ff75c56be233e87b852887c879cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::enableRegion</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region enable or disable </p>

</div>
</div>
<a class="anchor" id="ab926bc566799d94eda1e849d8572b5b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::lowerBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lower base address : should be 4K aligned For outbound configuration this contains outbound region offset For inbound configuration this contains inbound PCIe start address </p>

</div>
</div>
<a class="anchor" id="ae656848b52d5fc26f134755b34796902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::lowerTargetAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lower Target address: should be 4K aligned For outbound configuration this contains outbound PCIe start offset For inbound configuration this contains destination address </p>

</div>
</div>
<a class="anchor" id="ad06f51ec544005f44c07f821c8cda5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_s_l___p_c_i_e.html#ga39ee8aba0f33384b4f358cf1ef2a1c0e">pcieAtuRegionMatchMode_t</a> pcieAtuRegionParams::matchMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region match mode Address match or BAR match Values given by enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga39ee8aba0f33384b4f358cf1ef2a1c0e" title="Enum to select address or BAR match mode. ">pcieAtuRegionMatchMode_t</a> </p>

</div>
</div>
<a class="anchor" id="a20dfb9a1d673198bcfd82be524ba93ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf44266e0dea01ab2b55c6305ab954ab2">pcieAtuRegionDir_t</a> pcieAtuRegionParams::regionDir</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region direction Inbound or Outbound Values given by enum <a class="el" href="group___c_s_l___p_c_i_e.html#gaf44266e0dea01ab2b55c6305ab954ab2" title="Enum to select PCIe ATU(Address translation unit) region direction(Inbound or Outbound). This enum is used while configuring inbound or outbound region. ">pcieAtuRegionDir_t</a> </p>

</div>
</div>
<a class="anchor" id="a1f4fd766d57f4cad4fffe6fe6f042054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::regionWindowSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region window size For outbound configuration this contains outbound window size For inbound configuration this contains PCIe inbound window size </p>

</div>
</div>
<a class="anchor" id="adc771d665e9eeabfb51eed235174e586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_s_l___p_c_i_e.html#ga956c71825b7ab517220fa9bc885b290b">pcieTlpType_t</a> pcieAtuRegionParams::tlpType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TLP(transaction layer packet) type Values given by enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga956c71825b7ab517220fa9bc885b290b" title="This enum is used to select PCIe TLP(Transaction layer packet) type while configuring inbound or outb...">pcieTlpType_t</a> </p>

</div>
</div>
<a class="anchor" id="afe6821a5f11e4e7b2f75c677a92cf8c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::upperBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Upper base address Higher 32 bits in case of 64 bit addressing Configured to 0 for 32 bit addressing </p>

</div>
</div>
<a class="anchor" id="a9a2378434ee9a5635fb97cae221d1d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieAtuRegionParams::upperTargetAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Upper target address Higher 32 bits in case of 64 bit addressing Configured to 0 for 32 bit addressing </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="pcie_8h.html">pcie.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
