Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sun Apr 20 02:39:32 2025
| Host         : DESKTOP-F82A4M5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CNN_control_sets_placed.rpt
| Design       : CNN
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              35 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |             142 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                              |                                          |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | pe8/lsu/LDM1/douta[2]_i_2__19_n_0            | pe8/lsu/LDM1/douta[2]_i_1__22_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG |                                              | controller/Overarray_rg                  |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe18/lsu/LDM1/douta[2]_i_2__3_n_0            | pe18/lsu/LDM1/douta[2]_i_1__4_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/y_count_rg                        | controller/CTRL_LDM_addra_rg[2]_i_1_n_0  |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe9/lsu/LDM1/douta[2]_i_2__20_n_0            | pe9/lsu/LDM1/douta[2]_i_1__24_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/y_count_rg                        | controller/y_count_rg[2]_i_1_n_0         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe10/lsu/LDM1/douta[2]_i_2__21_n_0           | pe10/lsu/LDM1/douta[2]_i_1__26_n_0       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe11/lsu/LDM1/douta[2]_i_2__17_n_0           | pe11/lsu/LDM1/douta[2]_i_1__18_n_0       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/E[0]                              | controller/SR[0]                         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_1[0]              | controller/STATE_rg_reg[1]_2[0]          |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe12/lsu/LDM1/douta[2]_i_2__12_n_0           | pe12/lsu/LDM1/douta[2]_i_1__16_n_0       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_40[0]             | controller/STATE_rg_reg[1]_41[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe3/lsu/LDM1/douta[2]_i_2__30_n_0            | pe3/lsu/LDM1/douta[2]_i_1__34_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_58[0]             | controller/STATE_rg_reg[1]_59[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_34[0]             | controller/STATE_rg_reg[1]_35[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe4/lsu/LDM1/douta[2]_i_2__29_n_0            | pe4/lsu/LDM1/douta[2]_i_1__32_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe13/lsu/LDM1/douta[2]_i_2__11_n_0           | pe13/lsu/LDM1/douta[2]_i_1__14_n_0       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_37[0]             | controller/STATE_rg_reg[1]_38[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_27[0]             | controller/STATE_rg_reg[1]_28[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe17/lsu/LDM1/douta[2]_i_2__0_n_0            | pe17/lsu/LDM1/douta[2]_i_1__2_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe14/lsu/LDM1/douta[2]_i_2__10_n_0           | pe14/lsu/LDM1/douta[2]_i_1__12_n_0       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_49[0]             | controller/STATE_rg_reg[1]_50[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe15/lsu/LDM1/douta[2]_i_2__9_n_0            | pe15/lsu/LDM1/douta[2]_i_1__10_n_0       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_55[0]             | controller/STATE_rg_reg[1]_56[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe16/lsu/LDM1/douta[2]_i_2_n_0               | pe16/lsu/LDM1/douta[2]_i_1__0_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_7[0]              | controller/STATE_rg_reg[1]_8[0]          |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_30[0]             | controller/STATE_rg_reg[1]_31[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_46[0]             | controller/STATE_rg_reg[1]_47[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_24[0]             | controller/STATE_rg_reg[1]_25[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_4[0]              | controller/STATE_rg_reg[1]_5[0]          |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_43[0]             | controller/STATE_rg_reg[1]_44[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_18[0]             | controller/STATE_rg_reg[1]_19[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_52[0]             | controller/STATE_rg_reg[1]_53[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_11[0]             | controller/STATE_rg_reg[1]_12[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_21[0]             | controller/STATE_rg_reg[1]_22[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_15[0]             | controller/STATE_rg_reg[1]_16[0]         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe2/lsu/LDM1/douta[2]_i_2__31_n_0            | pe2/lsu/LDM1/douta[2]_i_1__36_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe0/lsu/LDM1/douta[2]_i_2__4_n_0             | pe0/lsu/LDM1/douta[2]_i_1__6_n_0         |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe1/lsu/LDM1/douta[2]_i_2__37_n_0            | pe1/lsu/LDM1/douta[2]_i_1__38_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe19/lsu/LDM1/douta[2]_i_2__5_n_0            | pe19/lsu/LDM1/douta[2]_i_1__8_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe5/lsu/LDM1/douta[2]_i_2__28_n_0            | pe5/lsu/LDM1/douta[2]_i_1__30_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe6/lsu/LDM1/douta[2]_i_2__27_n_0            | pe6/lsu/LDM1/douta[2]_i_1__28_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | pe7/lsu/LDM1/douta[2]_i_2__18_n_0            | pe7/lsu/LDM1/douta[2]_i_1__20_n_0        |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | controller/n_count_rg__1                     | controller/n_count_rg[4]_i_1_n_0         |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | controller/k_count_rg[4]_i_2_n_0             | controller/CTRL_WRAM_addra_1_rg          |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | controller/CTRL_CRAM_addrb_rg[5]_i_2_n_0     | controller/CTRL_CRAM_addrb_rg[5]_i_1_n_0 |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG | CTX_maxaddra_rg[5]_i_1_n_0                   | RST_IBUF_inst/O                          |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                              | controller/CTRL_LDM_addra_Incr_rg        |                2 |             11 |         5.50 |
|  CLK_IBUF_BUFG | pe9/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__24_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe10/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__26_n_0 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe11/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__18_n_0 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe12/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__16_n_0 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe3/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__34_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe4/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__32_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe13/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__14_n_0 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe14/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__12_n_0 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe17/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__2_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe15/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__10_n_0 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe16/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__0_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_23                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_9                 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_42                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_48                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_51                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_29                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_13                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_57                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_20                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_26                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_39                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_45                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_61                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_54                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_17                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_32                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe1/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__38_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_6                 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe18/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__4_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe19/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__8_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_36                |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe5/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__30_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_3                 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe6/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__28_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | controller/STATE_rg_reg[1]_0                 |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe2/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__36_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe7/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__20_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe0/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__6_n_0   |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG | pe8/lsu/LDM1/mem_reg_r1_0_7_0_2_i_1__22_n_0  |                                          |                1 |             16 |        16.00 |
|  CLK_IBUF_BUFG |                                              | RST_IBUF_inst/O                          |               18 |             25 |         1.39 |
+----------------+----------------------------------------------+------------------------------------------+------------------+----------------+--------------+


