[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-4521. Defects concentrated at single clock position, not full ring. 12% yield loss on 8 wafers. Position fixed relative to notch.\n\nProcess Context: LITH-TEL-03, Recipe: GATE_LAYER. Chuck edge contamination at 3 o'clock. Defect position fixed regardless of notch orientation. Contamination deposited post-alignment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Single clock position defects \u2192 localized contamination\n- Fixed relative to chuck (not notch) \u2192 post-alignment source\n- Chuck edge at 3 o'clock showing contamination\n- Defect transfers to wafer at contact point\n\n**Correlation Reasoning**:\n- Fixed chuck position \u2192 not wafer-carried\n- Post-alignment \u2192 chuck coordinate system\n- 3 o'clock specific \u2192 localized chuck defect\n- All wafers same location \u2192 persistent contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-03\n2. **Chuck inspection**: Check 3 o'clock edge position\n3. **Chuck clean**: Remove contamination\n4. **Edge inspection**: Full perimeter check\n5. **Verification**: Test wafer clean at 3 o'clock\n\n## Prevention Measures\n\n- Add chuck edge inspection to PM\n- Implement edge-position defect monitoring\n- Regular chuck edge cleaning\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-6234. Only edge die affected. Scratches follow wafer edge profile.\n\nProcess Context: Tool: PROBE-TEL-04. Recipe: FINAL_TEST. Probe card edge needles dragging. Edge die damaged during test.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card edge needle alignment issue\n- Edge die only = probe card edge\n- Edge profile = needle path\n- Dragging = needle not lifting cleanly\n\n**Correlation Reasoning**:\n- Edge die pattern = edge needles\n- Profile match = needle geometry\n- Dragging = mechanical issue\n\n## Corrective Actions\n\n1. **Inspect**: Probe card edge needles on PROBE-TEL-04\n2. **Realign**: Needles for proper lift\n3. **Replace**: If needles bent\n4. **Validate**: No edge die scratches\n\n## Prevention Measures\n\n- Monitor probe card needle condition\n- Track edge die defects\n- Schedule probe card maintenance\n\n**Severity**: Major\n**Yield Impact**: Edge die only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2234. Wafers show 'rainbow' discoloration across >95% of surface with severe film thickness variation. Expected 1000nm film, measured 200-2500nm random variation.\n\nProcess Context: Thermal oxidation on FURNACE-KOYO-02. Recipe OX_DRY_1000NM. FDC shows: O2 flow stable, temperature stable at 1050\u00b0C. However, wafer spacing data shows 4mm spacing (spec: 6mm). Lot loaded manually due to automation fault.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect wafer spacing during manual load causing severe gas flow non-uniformity\n\n**Failure Mechanism**: Manual loading resulted in 4mm wafer spacing instead of specified 6mm:\n1. Reduced spacing restricted O2 gas flow between wafers\n2. Edge areas received more oxidant than center\n3. Wafer-to-wafer variation due to inconsistent manual placement\n4. 'Rainbow' pattern indicates thickness interference fringes\n5. 200-2500nm variation indicates complete process breakdown\n\n**Contributing Factors**:\n- Automation fault forced manual operation\n- Operator may not have verified spacing after load\n- Manual loading procedure may be inadequate\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOYO-02\n2. Quarantine lot W2024-2234 for thickness mapping\n3. Fix automation fault before resuming production\n4. Review all manually loaded lots since automation fault\n\n## Investigation Steps\n\n1. Inspect boat and wafer placement\n2. Diagnose automation fault root cause\n3. Review manual loading SOP and training\n4. Check if other lots affected by automation issue\n5. Verify spacing sensor calibration\n\n## Prevention Measures\n\n1. Prohibit manual loading without engineering supervision\n2. Add post-load spacing verification camera system\n3. Expedite automation repair priority\n4. Create detailed manual loading checklist with verification\n5. Add spacing confirmation step before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (entire lot thickness out of spec)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total yield loss on lot W2024-7012. >85% defect coverage. Massive electrical shorts across wafers.\n\nProcess Context: Tool: LITH-ASML-04. Recipe: VIA_PHOTO. Complete focus loss during exposure. Stage leveling system failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling system failure - complete defocus\n- Electrical shorts = pattern transfer failure\n- All wafers = systematic focus loss\n- Leveling failure = height measurement error\n\n**Timeline Analysis**:\n- Leveling system failed\n- All exposures grossly defocused\n- Pattern not resolved\n- Shorts from merged features\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-ASML-04\n2. **Quarantine**: All exposed wafers\n3. **Diagnose**: Leveling system failure\n4. **Repair**: Height sensor system\n5. **Validate**: Focus calibration and test exposure\n\n## Investigation Steps\n\n1. Review leveling sensor data\n2. Check focus monitor data\n3. Identify sensor failure mode\n4. Verify no stage mechanical issue\n\n## Prevention Measures\n\n- Focus/leveling pre-lot verification\n- Auto-stop on focus deviation\n- Leveling system health monitoring\n- Regular focus calibration\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2024-6345. Donut pattern 60-90mm. Plasma damage visible at ring location. Yield loss 20%.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: CONTACT_ETCH. Edge ring erosion creating plasma focusing. Ring radius matches eroded area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion focusing plasma at mid-radius\n- Eroded edge ring geometry changed\n- Plasma focusing at 60-90mm ring\n- Damage from concentrated ion bombardment\n\n**Evidence**:\n- Edge ring shows erosion pattern\n- Plasma damage at specific radius\n- Ring pattern matches erosion geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Replace**: Edge ring P/N 715-2890\n3. **Verify**: New ring profile correct\n4. **Validate**: No plasma focusing on test wafer\n\n## Prevention Measures\n\n- Track edge ring erosion rate by recipe\n- Replace before erosion affects plasma profile\n- Monitor plasma uniformity trends\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 20% yield loss. Bulls-eye within 40mm radius. High-k dielectric breakdown at center. 17 wafers affected.\n\nProcess Context: ALD-AMAT-04 HfO2. Recipe: HFK_GATE_V4. Center thickness: 2.5nm vs edge: 2.0nm. Cycle count: 35. Precursor delivery at center suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-deposition from precursor residence time\n- Center 25% thicker than edge (2.5nm vs 2.0nm)\n- ALD precursor accumulating at center due to flow dynamics\n- Thicker center EOT causing breakdown issues\n\n**Contributing Factors**:\n- Center gas residence time longer\n- Purge efficiency lower at center\n- Temperature gradient affecting deposition kinetics\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone purge efficiency\n2. **Purge extension**: Increase purge time between cycles\n3. **Temperature verification**: Verify uniform pedestal temperature\n4. **Recipe tuning**: Create center-compensated ALD sequence\n5. **Validation**: Achieve <10% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center thickness to ALD inline monitoring\n- Track center/edge ratio per lot\n- Include center capacitors in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-8491 with 10% yield loss. Visible contamination ring at 11-14mm from edge. Contamination is organic per FTIR analysis. 12 wafers affected. Issue started after resist strip process.\n\nProcess Context: Wafers processed through STRIP-AMAT-02 then ETCH-LAM-08. Strip recipe: PHOTORESIST_ASH. Strip chamber at 3,200 RF-hours. Edge contamination detected after etch step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete photoresist strip at wafer edge\n- Organic contamination indicates resist residue\n- Strip chamber at 3,200 RF-hours - edge ring may have erosion affecting edge plasma\n- Residue transferred to etch chamber causing contamination pattern\n\n**Contributing Factors**:\n- Strip chamber edge ring erosion reducing edge strip efficiency\n- Edge resist thickness may exceed strip recipe capability\n- Cross-contamination between strip and etch chambers\n\n## Corrective Actions\n\n1. **Strip verification**: Add edge inspection after strip on sample wafers\n2. **Strip recipe tune**: Increase edge zone time or power for complete removal\n3. **Edge ring check**: Inspect strip chamber edge ring, replace if eroded P/N 715-3892\n4. **Etch chamber clean**: Run O2 plasma clean to remove organic contamination\n5. **Validation**: Process test lot with edge inspection at each step\n\n## Prevention Measures\n\n- Add edge resist verification step to strip qualification\n- Track strip chamber edge ring at 3,000 RF-hour intervals\n- Implement cross-contamination checks between process steps\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pin marks at three positions (2, 6, 10 o'clock) on wafer edge, consistent triangular pattern. Affects all 25 wafers in lot. Marks appear as small circular impressions 0.5mm diameter.\n\nProcess Context: Tool ID LITH-TEL-05, lift pin assembly. Pins show 8,500 RF-hours. Pattern appeared gradually over last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler lift pin wear causing excessive wafer contact - pins extending beyond specification height\n\n**Evidence**:\n- Triangular pattern at 2, 6, 10 o'clock matches standard 3-pin lift configuration\n- Circular impressions indicate pin tip contact/pressure on wafer backside\n- 8,500 RF-hours approaches typical lift pin replacement interval (10,000 hours)\n- Gradual onset suggests progressive pin wear or contamination buildup\n\n## Corrective Actions\n\n1. Measure lift pin heights - spec per vendor (typically \u00b10.05mm)\n2. Inspect pin tips for wear, contamination, or ceramic chipping\n3. Verify pin retraction depth - pins must fully retract below chuck surface\n4. Replace lift pin assembly if any pin out of spec\n5. Check lift pin actuation pressure - excessive pressure causes over-extension\n6. Run qualification with backside inspection at pin contact points\n\n## Prevention Measures\n\n- Set lift pin replacement PM at 8,000 RF-hours (preventive)\n- Add lift pin height verification to weekly PM checklist\n- Implement lift pin position sensor monitoring in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss - edge die at three positions affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on wafer center backside. Lot W2024-6633.\n\nProcess Context: Litho Chuck. Burl damage.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Burl Damage\n- **Correlation Reasoning**: Repeated backside pattern.\n- **Mechanism**: Damaged 'burl' (support pin) on chuck scratching backside.\n\n## Corrective Actions\n\n1. **Replace**: Chuck.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: Focus hot spots."
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 18% yield loss within 45mm of center. Defects show as pinholes in deposited film. 11 wafers affected.\n\nProcess Context: CVD-TEL-14, Recipe: BPSG_REFLOW. Moisture in carrier gas detected. Center showerhead zone more affected due to gas flow pattern. Moisture >5ppm vs. <1ppm spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in carrier gas\n- Moisture >5ppm far exceeds <1ppm specification\n- Moisture causing pinholes during deposition\n- Center zone more affected due to direct gas impingement\n- Gas flow pattern concentrates contamination at center\n\n**Contributing Factors**:\n- Gas purity monitoring not implemented\n- Moisture may be from gas supply or line contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Gas source check**: Verify cylinder/supply moisture level\n3. **Line purge**: Extended N2 purge of all gas lines\n4. **Moisture verification**: Must achieve <1ppm\n5. **Process qual**: Verify no pinholes after correction\n\n## Prevention Measures\n\n- Install inline moisture monitor\n- Configure alarm for moisture >2ppm\n- Regular gas line bake-out procedure\n- Track gas source batch numbers\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2789. 18% yield loss at 5-13mm from edge. 12 wafers affected. Fab power fluctuation event logged during processing.\n\nProcess Context: ETCH-AMAT-18, Recipe: GATE_CRITICAL. Facility power dip of 8% for 0.5 seconds during lot processing. UPS did not fully compensate. Tool continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility power fluctuation affecting process\n- 8% power dip for 0.5 seconds during processing\n- UPS compensation insufficient for duration\n- RF power disruption causing edge plasma instability\n- Tool continued without abort, processing affected wafers\n\n**Contributing Factors**:\n- UPS capacity may be insufficient for this tool\n- Power dip did not trigger process abort\n- Facility power quality event\n\n## Corrective Actions\n\n1. **Immediate**: Review all wafers processed during event\n2. **Disposition**: Likely scrap affected wafers\n3. **UPS review**: Verify UPS capacity for tool requirements\n4. **Abort configuration**: Add power quality abort trigger\n5. **Coordinate**: Report to facilities for power quality investigation\n\n## Prevention Measures\n\n- Upgrade UPS if capacity insufficient\n- Configure process abort for power dip >5%\n- Add power quality monitoring to tool FDC\n- Coordinate with facilities on power stability\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-2630. Ring at 55-70mm radius. 9% yield loss on 5 wafers. Pattern matches specific die row.\n\nProcess Context: ETCH-AMAT-15, Recipe: LOGIC_ETCH. Donut pattern falls on specific die row at mid-radius. Process marginality at that radius. Design sensitivity interaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Design-process interaction at mid-radius\n- Specific die row at mid-radius more process-sensitive\n- Minor donut creating failures only on sensitive design\n- Other die rows tolerant to same variation\n- Design-process marginality exposed\n\n**Contributing Factors**:\n- Design sensitivity not characterized for process variation\n- Mid-radius process within spec but at edge\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability at mid-radius\n2. **Tighten process**: Reduce mid-radius variation\n3. **Design feedback**: Report design sensitivity to design team\n4. **Recipe optimization**: Improve uniformity if possible\n5. **Cpk analysis**: Verify adequate margin after optimization\n\n## Prevention Measures\n\n- Include sensitive structures in process qualification\n- Communicate design sensitivity to manufacturing\n- Build process margin for sensitive designs\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3567. 22% yield loss at 7-14mm from edge. 17 wafers affected. Quartz window showing discoloration at edge zone.\n\nProcess Context: ETCH-LAM-13, Recipe: ETCH_STOP. Quartz window at 4,800 RF-hours (spec: 5,000 hrs). OES readings showing degraded signal quality at wafer edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz window degradation affecting endpoint detection\n- Window at 4,800 RF-hours approaching 5,000 limit\n- Edge zone discoloration blocking OES signal\n- Degraded endpoint detection causing edge over-etch\n\n**Contributing Factors**:\n- Window degradation not detected by OES signal quality check\n- Visual inspection not part of PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-13\n2. **Replace window**: P/N 727-0234\n3. **OES calibration**: Full system calibration post-replacement\n4. **Signal verification**: Confirm uniform OES across wafer\n5. **Process qual**: Verify endpoint accuracy\n\n## Prevention Measures\n\n- Add window visual inspection to weekly PM\n- Implement OES signal quality trending by zone\n- Configure alarm for OES signal degradation\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface damage on wafers after ion beam etch. Damage appears as shallow craters 10-50\u03bcm diameter. Affects wafers during first 30 minutes after tool startup, then stabilizes. Ion source warm-up suspected.\n\nProcess Context: Tool IBE-01 idles between lots. Ion source re-ignites after idle. Sputter target soak-in takes 15-20 minutes per specification. First wafers processed after only 10-minute soak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient ion source conditioning after startup - target not fully stable causing particle ejection and beam non-uniformity\n\n**Evidence**:\n- First 30 minutes affected, then stabilizes = startup conditioning issue\n- 10-minute actual soak vs 15-20 minute spec = inadequate conditioning\n- Craters indicate particle bombardment or unstable ion species\n- Sputter target requires thermal equilibration for stable operation\n- Production started before source fully conditioned\n\n**Distinguishing Factor**: Startup-specific + below-spec soak time = conditioning issue\n\n## Corrective Actions\n\n1. Enforce minimum 20-minute source conditioning after any startup\n2. Run dummy wafers during conditioning period - do not process product\n3. Verify beam current stability meets spec before production (<\u00b12% variation)\n4. Check target condition - may need replacement if unstable after conditioning\n5. Monitor source parameters during startup for anomalies\n6. Implement source stability interlock to prevent early production start\n\n## Prevention Measures\n\n- Add source conditioning time to tool recipe with interlock\n- Automate beam stability verification before production enable\n- Track first-wafer-after-startup quality as source health indicator\n- Document minimum conditioning requirements in SOP\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first 30 minutes of production"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 and W2024-9077. Both lots used HANDLER-BROOKS-08. W2024-9076 FOUP-2341 (scratched). W2024-9077 FOUP-2342 (scratched). Different FOUPs, same scratches. Other handlers same day = no scratches.\n\nProcess Context: BROOKS-08 serves multiple tools in bay. Both lots processed on different tools but same handler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HANDLER-BROOKS-08 end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Two different lots, two different FOUPs - both scratched\n- Common factor = HANDLER-BROOKS-08\n- Different tools but same handler\n- Other handlers same day = clean wafers\n- Multiple FOUP correlation RULES OUT FOUP issue\n\n**Root Cause Determination**: HANDLER-BROOKS-08 end effector is damaged, scratching wafers regardless of which FOUP or tool is used.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-BROOKS-08\n2. **End effector inspection**: Check for damage, debris, wear\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Multi-lot review**: Check all lots handled by BROOKS-08 this week\n5. **Validation**: Test wafers through repaired handler\n\n## Prevention Measures\n\n- Multi-lot handler correlation analysis\n- Handler-level defect trending\n- Automated handler performance alerts\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized bridging. Lot W2024-9999.\n\nProcess Context: CMP. Slurry agglomerate.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Agglomerate scratch\n- **Mechanism**: Large slurry particle caused scratch and subsequent shorting.\n\n## Corrective Actions\n\n1. **Filter**: Change.\n2. **Validation**: Defect map.\n\n**Severity**: Major\n**Yield Impact**: 1 die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist splash defects at 1 o'clock edge position. Splash pattern indicates droplet impact. Appears on 8 of 25 wafers, randomly distributed in lot, not sequential.\n\nProcess Context: Tool ID COAT-TEL-08. EBR dispense arm at 1 o'clock. Random occurrence suggests intermittent issue. No recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent EBR nozzle drip - solvent residue dripping from nozzle during idle, splashing on wafers during subsequent coat\n\n**Evidence**:\n- 1 o'clock position matches EBR nozzle home position\n- Random (non-sequential) occurrence indicates drip accumulates, then releases\n- Splash pattern confirms liquid droplet impact\n- Intermittent nature suggests nozzle check valve or suckback issue\n\n## Corrective Actions\n\n1. Inspect EBR nozzle for residual solvent accumulation at tip\n2. Verify nozzle suckback function - should retract solvent after dispense\n3. Check check valve at nozzle for proper seating\n4. Clean nozzle tip and verify drip-free operation over 10 idle cycles\n5. Adjust suckback distance if insufficient (spec: 2-3mm retraction)\n6. Run coat qual batch with extended idle intervals to verify fix\n\n## Prevention Measures\n\n- Add nozzle drip check to daily startup qualification\n- Implement pre-coat nozzle purge if idle time >5 minutes\n- Monitor suckback valve actuation in maintenance log\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.1% yield loss (8 of 25 wafers with minor edge defects)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized contact resistance spike at X=80mm, Y=0mm on lot W2025-9890. Resistance 2x normal in 4mm zone. Silicide formation issue.\n\nProcess Context: Tool: RTP-LAM-07. Recipe: TISI_FORM. Temperature non-uniformity at wafer edge. Incomplete silicide at location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity\n- Edge location = thermal challenge\n- High resistance = incomplete reaction\n- Temperature = silicide driver\n\n**Correlation Reasoning**:\n- XY at edge = thermal gradient\n- 2x resistance = reaction incomplete\n- Non-uniformity = process limitation\n\n## Corrective Actions\n\n1. **Optimize**: Edge temperature control on RTP-LAM-07\n2. **Verify**: Temperature uniformity at edge\n3. **Validate**: Uniform silicide formation\n\n## Prevention Measures\n\n- Monitor edge temperature\n- Track edge resistance trends\n- Optimize edge thermal control\n\n**Severity**: Major\n**Yield Impact**: Edge die location"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut micro-masking. Lot W2024-0066.\n\nProcess Context: Etch. Source power.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Micro-masking\n- **Mechanism**: Local redeposition of sputtered mask material in donut zone.\n\n## Corrective Actions\n\n1. **Reduce**: Bias.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 55-70mm radius. Emerging memory ring. 14% yield loss. RRAM resistance ring. 12 wafers showing donut.\n\nProcess Context: RRAM neuromorphic. Ring zone HRS/LRS ratio reduced 30%. Switching layer ring. Metal oxide RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Switching layer ring variation affecting RRAM ratio\n- 30% reduced HRS/LRS ratio from ring zone variation\n- Metal oxide ALD ring thickness or composition\n- Memory window reduced at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Top electrode ring variation\n- Forming condition ring sensitivity\n\n## Corrective Actions\n\n1. **Film mapping**: Ring zone switching layer analysis\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Electrode verification**: Check top electrode at ring\n4. **Forming analysis**: Verify forming uniformity\n5. **Validation**: Achieve memory ratio uniformity\n\n## Prevention Measures\n\n- Add ring zone memory ratio to monitoring\n- Track switching layer uniformity\n- Include ring cells in RRAM testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center roughness. Lot W2024-0001.\n\nProcess Context: Etch-LAM-07. Source power noise.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF Source Instability\n- **Mechanism**: Unstable source power caused plasma fluctuation, roughening the surface.\n\n## Corrective Actions\n\n1. **Fix**: RF match/generator.\n2. **Validation**: Surface roughness measure.\n\n**Severity**: Major\n**Yield Impact**: 3%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel scratches on lot W2024-6743. All wafers affected. Scratches perfectly parallel, 3mm spacing, running full wafer diameter. Consistent on all 25 wafers. 20% yield loss.\n\nProcess Context: Post backgrind handling. Wafers ground to 100um thickness. Backgrind tape removed before scratches. HANDLER-GENMARK-01 used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind end effector grooves scratching thin wafers\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Perfectly parallel scratches = mechanical pattern\n- 3mm spacing = matches end effector vacuum groove pattern\n- 100um thin wafers = highly sensitive to contact damage\n- Post backgrind = thin wafer handling issue\n\n**Root Cause Determination**: End effector vacuum grooves imprinting on ultra-thin 100um wafers during handling, creating parallel scratch pattern.\n\n## Corrective Actions\n\n1. **End effector inspection**: Check vacuum groove condition\n2. **End effector change**: Switch to smooth-surface thin wafer end effector P/N 412-2205\n3. **Vacuum optimization**: Reduce vacuum force for thin wafers\n4. **Handling verification**: Gentle handling protocol for <150um wafers\n5. **Validation**: Test thin wafers with new end effector\n\n## Prevention Measures\n\n- Dedicated thin wafer end effectors (<150um)\n- Reduced vacuum force for thin wafer recipes\n- Thin wafer handling training for operators\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9367 at 6-9mm from edge. 16% yield loss. RF device Q-factor low at edge. 18 wafers affected. Edge metal resistivity 12% higher.\n\nProcess Context: PVD-AMAT-20 aluminum for RF inductors. Recipe: AL_RF_THICK. Edge grain size smaller than center. Deposition temperature: 200C. Thickness: 3um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature variation affecting aluminum grain structure\n- Smaller edge grain size increasing resistivity\n- 12% higher resistivity reducing inductor Q-factor\n- Edge temperature likely lower affecting grain growth\n\n**Contributing Factors**:\n- Edge pedestal temperature lower\n- Plasma heating contribution different at edge\n- Deposition rate may vary at edge affecting grain formation\n\n## Corrective Actions\n\n1. **Temperature profiling**: Verify edge zone temperature during deposition\n2. **Grain analysis**: SEM/EBSD comparison of edge vs center grain\n3. **Edge temperature boost**: Increase edge heater setpoint\n4. **Recipe optimization**: Tune for uniform grain size\n5. **Validation**: Verify edge resistivity within 5% of center\n\n## Prevention Measures\n\n- Add edge resistivity to RF metal qualification\n- Track edge/center grain size ratio\n- Include edge inductors in RF device characterization\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random peeling. Lot W2024-0088.\n\nProcess Context: PVD. Substrate clean.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Patchy Adhesion\n- **Mechanism**: Non-uniform pre-clean left random patches of oxide, causing peeling.\n\n## Corrective Actions\n\n1. **Tune**: Pre-clean.\n2. **Validation**: Tape test.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist stripping failure at 2 o'clock edge on lot W2024-8678. Resist remaining at edge. Only 2 o'clock affected.\n\nProcess Context: Tool: ASH-LAM-03. Recipe: RESIST_STRIP. Plasma not reaching 2 o'clock edge zone. Gas distribution asymmetry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma distribution asymmetry at edge\n- 2 o'clock resist remaining = low plasma zone\n- Gas distribution = asymmetric flow\n- Edge location = boundary effect\n\n**Position Correlation**:\n- Single position = flow pattern\n- Incomplete strip = insufficient plasma\n- Asymmetry = distribution issue\n\n## Corrective Actions\n\n1. **Check**: Gas distribution on ASH-LAM-03\n2. **Balance**: Flow for uniform coverage\n3. **Validate**: Complete strip at 2 o'clock\n\n## Prevention Measures\n\n- Monitor strip uniformity at edges\n- Track edge strip failures\n- Optimize gas distribution\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5345. Wafers 1-12 affected (first half of lot). Wafers 13-25 clean. Linear scratches, similar orientation.\n\nProcess Context: FOUP-3156 used for wafers 1-12, FOUP-3157 for wafers 13-25. Same robot processed both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-3156 causing scratches\n- Clear demarcation at wafer 12/13 boundary\n- FOUP-3156 wafers all scratched\n- FOUP-3157 wafers all clean\n- Same robot rules out handler issue\n\n**Correlation Reasoning**:\n- Split lot pattern matches FOUP assignment\n- Robot processed both = robot not cause\n- FOUP-3156 is defective\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3156 immediately\n2. **Inspect**: All slots for damage\n3. **Scrap**: If damage confirmed\n4. **Resume**: Production with FOUP-3157 class FOUPs\n\n## Prevention Measures\n\n- Log FOUP usage per lot for traceability\n- Implement FOUP lifetime tracking\n- Add scratch correlation to defect analysis\n\n**Severity**: Major\n**Yield Impact**: 48% (12 of 25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-3410 with 13% yield loss. Defects within 45mm of center. LED output intensity at center low. 11 wafers affected.\n\nProcess Context: LED/optoelectronics process. Center quantum well thickness variation. MOCVD growth. Multiple quantum wells.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MOCVD growth non-uniformity affecting QW\n- Center quantum well thickness affecting emission\n- MO precursor delivery at center reduced\n- LED efficiency lower from QW variation\n\n**Contributing Factors**:\n- Susceptor rotation and gas flow dynamics\n- Center temperature affecting growth rate\n- Precursor depletion at center\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery to center\n3. **Rotation verification**: Check susceptor rotation uniformity\n4. **Temperature tuning**: Verify center zone temperature\n5. **Validation**: Achieve <5% emission uniformity\n\n## Prevention Measures\n\n- Add center emission to LED monitoring\n- Track QW thickness uniformity\n- Include center LEDs in binning\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 affecting wafers 1-25 (all wafers). All scratches same orientation - horizontal across wafer center, 20-30mm length. 15% yield loss. Pattern identical on all wafers.\n\nProcess Context: HANDLER-YASKAWA-02 robot. FOUP-3156 used. Same scratch orientation regardless of wafer slot. Robot at 52,000 wafer moves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage causing uniform scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected (slots 1-25)\n- Scratch orientation IDENTICAL on all wafers\n- Same orientation regardless of slot = NOT FOUP issue\n- Robot at 52,000 moves exceeds 50,000 replacement threshold\n\n**Root Cause Determination**: Robot end effector P/N 412-1105 has wear damage creating consistent scratch pattern on every wafer handled.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-YASKAWA-02 from processing wafers\n2. **End effector inspection**: Check for wear, scoring, debris\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Teach point verification**: Verify all robot positions after replacement\n5. **Validation**: Process test wafers through handler\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (proactive vs 50,000 limit)\n- Weekly end effector visual inspection\n- Track scratch correlation by handler\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-7789. ALD film non-uniformity at center. 10% thickness variation. Yield loss 14%.\n\nProcess Context: Tool: ALD-BENE-01. Recipe: HFO2_ALD. Precursor delivery showing center-low pulse. MFC response time degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC response time affecting precursor pulse\n- Degraded MFC response causing center-low delivery\n- Precursor not reaching center uniformly\n- 10% thickness variation from pulse non-uniformity\n\n**Evidence**:\n- MFC response time out of spec\n- Center-low thickness profile\n- Pulse shape analysis shows degradation\n\n## Corrective Actions\n\n1. **Test**: MFC response time on ALD-BENE-01\n2. **Replace**: If degraded, new MFC P/N 0226-78901\n3. **Verify**: Pulse uniformity restored\n4. **Validate**: Thickness uniformity <3%\n\n## Prevention Measures\n\n- Schedule MFC health check monthly\n- Monitor thickness uniformity trends\n- Track MFC response time\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2025-1678. Donut 65-90mm. Via fill incomplete. Yield loss 24%.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: W_PLUG. Nucleation step showing ring weakness. Seed layer non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform nucleation causing ring fill failure\n- Nucleation layer thin at 65-90mm ring\n- Poor tungsten adhesion at ring zone\n- Incomplete via fill from nucleation failure\n\n**Evidence**:\n- Nucleation thickness shows ring-thin\n- Via fill voids at ring location\n- Seed layer analysis confirms\n\n## Corrective Actions\n\n1. **Optimize**: Nucleation step for uniformity\n2. **Adjust**: Gas flow distribution\n3. **Verify**: Nucleation uniformity across wafer\n4. **Validate**: Via fill void-free at ring\n\n## Prevention Measures\n\n- Monitor nucleation uniformity regularly\n- Add via fill rate to SPC\n- Track nucleation vs fill correlation\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-1298. All 25 wafers affected but with varying severity. Scratches random orientation, 5-15mm length. Worst at wafer center. Pattern not slot-dependent.\n\nProcess Context: CMP-AMAT-06 copper CMP. Pad at 800 wafers (spec: 1000 max). Slurry particle count elevated: 150/ml >0.5um (spec: <100/ml). New slurry batch started 2 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated slurry batch causing CMP scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected = systematic issue\n- Random orientation = particle-induced, not mechanical\n- Severity varies = particle distribution during polish\n- Slot-independent = NOT FOUP/handler issue\n- Elevated particle count 150 vs <100 spec = slurry contamination\n- New slurry batch 2 days ago = timing correlation\n\n**Root Cause Determination**: New slurry batch has elevated large particle count causing random micro-scratches across all wafers.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using current slurry batch\n2. **Slurry analysis**: Send sample for full particle analysis\n3. **Slurry replacement**: Switch to verified clean slurry batch\n4. **Supply chain**: Quarantine remaining slurry from affected batch\n5. **Pad check**: Verify pad not contaminated by slurry particles\n\n## Prevention Measures\n\n- Implement incoming slurry particle verification\n- Real-time slurry particle monitoring during CMP\n- Batch traceability for all CMP consumables\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized etch damage at 7 o'clock on lot W2024-6345. Over-etch at edge position. Only 7 o'clock affected.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: OXIDE_ETCH. Focus ring erosion at 7 o'clock creating local plasma concentration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized focus ring erosion\n- 7 o'clock damage = erosion location\n- Over-etch = plasma concentration\n- Focus ring = plasma boundary control\n\n**Position Correlation**:\n- Single position = asymmetric erosion\n- Plasma concentration = edge enhancement\n- Localized = not uniform wear\n\n## Corrective Actions\n\n1. **Inspect**: Focus ring for localized erosion on ETCH-TEL-06\n2. **Replace**: Focus ring P/N 715-3456\n3. **Validate**: Uniform edge etch rate\n\n## Prevention Measures\n\n- Track focus ring wear patterns\n- Replace before asymmetric erosion\n- Monitor edge etch uniformity\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3821. Wafer maps show 18% yield loss concentrated in a ring pattern 5-10mm from wafer edge. Pattern consistent across 6 wafers. Defects appear after plasma etch step.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool had preventive maintenance 2,800 RF-hours ago. Previous lot showed normal yield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=50mm. Defect appears as local resist thickness variation creating CD shift. Same location all wafers. Resist profile shows thin spot at defect location.\n\nProcess Context: LITH-TEL-20 coat track. Spin coating with EBR. Defect location near EBR zone. EBR nozzle position: 3mm from edge. Same resist batch throughout.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent splash creating local thin spot\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed location issue\n- Near EBR zone = EBR process involvement\n- Thin spot = solvent interaction with resist\n- Fixed pattern = consistent EBR splash location\n\n**Root Cause Determination**: EBR nozzle creating consistent solvent splash that lands at X=15, Y=50, partially dissolving resist and creating thin spot.\n\n## Corrective Actions\n\n1. **EBR optimization**: Adjust EBR parameters to prevent splash\n2. **Nozzle position**: Optimize nozzle distance and angle\n3. **Flow rate adjustment**: Reduce EBR flow rate if excessive\n4. **Splash guard**: Consider splash suppression modifications\n5. **Validation**: Coat test wafer, verify uniform thickness at location\n\n## Prevention Measures\n\n- EBR splash pattern characterization\n- Resist thickness uniformity monitoring\n- EBR parameter optimization for each resist\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring etch non-uniformity on lot W2024-1156. 19% yield loss with defects 6-14mm from edge. Pattern consistent on 14 wafers. Tool recently moved from Fab 1 to Fab 2.\n\nProcess Context: ETCH-TEL-02, Recipe: GATE_ETCH_ADV. Tool relocated 1 week ago. Gas line connections remade during move. He leak check shows 2.3 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line connection leak after tool relocation\n- He leak check at 2.3 mTorr/min exceeds spec of <1 mTorr/min\n- Gas fitting connections not properly sealed during reinstallation\n- Leak at edge causing non-uniform plasma distribution\n\n**Contributing Factors**:\n- Post-relocation qualification did not include full leak check\n- Gas line fittings may have been damaged during move\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Leak detection**: He sniffer test on all gas connections\n3. **Repair fittings**: Replace damaged VCR gaskets P/N 412-0089\n4. **Re-torque**: All gas fittings to vendor spec\n5. **Full leak check**: Must achieve <1 mTorr/min\n6. **Requalification**: Full tool qual per relocation procedure\n\n## Prevention Measures\n\n- Update relocation procedure to require full leak certification\n- Add gas fitting inspection to post-move checklist\n- Implement 72-hour monitoring period after tool relocation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern lift. Lot W2024-9901.\n\nProcess Context: Develop. Adhesion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HMDS Failure\n- **Mechanism**: Adhesion promoter (HMDS) bottle empty, resist lifted during develop.\n\n## Corrective Actions\n\n1. **Refill**: HMDS.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Fine scratches on lot W2024-6743 visible only under dark field inspection. All wafers affected. Scratches appear random but concentrated at wafer periphery (outer 20mm). Pattern similar across lot.\n\nProcess Context: SCRUBBER-SCREEN-02 brush clean post-CMP. Brush contact zone at periphery. Brush bristle inspection overdue by 500 wafers. DI water quality verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn brush bristles creating peripheral scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers, outer 20mm = brush contact zone\n- Fine scratches at periphery = brush-induced\n- Brush inspection overdue = maintenance gap\n- Dark field only visible = fine/shallow scratches\n- Brush contact geometry creates peripheral concentration\n\n**Root Cause Determination**: Brush bristles worn and hardened, creating fine scratches in peripheral contact zone where brush pressure is highest.\n\n## Corrective Actions\n\n1. **Brush replacement**: Install new brush assembly\n2. **Bristle inspection**: Document wear on old brush\n3. **Contact pressure verification**: Check brush contact force\n4. **Maintenance schedule**: Adhere to inspection intervals\n5. **Validation**: Test wafers with new brush, dark field inspection\n\n## Prevention Measures\n\n- Strict brush inspection schedule adherence\n- Dark field inspection for subtle scratches\n- Brush wear trending\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc dishing. Lot W2024-7733.\n\nProcess Context: CMP. Ring wear.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local Ring Wear\n- **Mechanism**: Notch in retaining ring caused flow change and dishing.\n\n## Corrective Actions\n\n1. **Replace**: Ring.\n2. **Validation**: Profile.\n\n**Severity**: Major\n**Yield Impact**: 2%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random arc tracks. Lot W2024-0088.\n\nProcess Context: Implant. Charging.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Surface Arcing\n- **Mechanism**: Charge build-up on isolated features caused random micro-arcing.\n\n## Corrective Actions\n\n1. **Gun**: Flood gun check.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Quality pass. Lot W2024-GOOD-23.\n\nProcess Context: QC.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-7854 with clear center at 55-70mm radius. 3D NAND ring. 24% yield loss. Cell Vt ring. 20 wafers with donut.\n\nProcess Context: 3D NAND 128L. Ring zone cell Vt shifted 200mV. Multi-layer stack ring. ALD/CVD ring effect amplified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multi-layer ALD/CVD ring effect amplified in 3D stack\n- 200mV Vt shift from cumulative ring variation\n- 128 layers amplifying ring non-uniformity\n- Cell performance affected at ring zone\n\n**Contributing Factors**:\n- Individual layer ring contribution\n- Cumulative effect through stack height\n- Thermal budget ring during processing\n\n## Corrective Actions\n\n1. **Layer audit**: Identify dominant ring contributors\n2. **ALD optimization**: Improve critical layer ring uniformity\n3. **CVD adjustment**: Reduce CVD ring contribution\n4. **Vt correlation**: Map layer thickness to Vt shift\n5. **Validation**: Achieve Vt uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution per layer\n- Monitor cumulative ring effect\n- Include ring cells in 3D NAND testing\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=35mm, Y=-35mm. Defects appear as hillock formation in aluminum. Same location all wafers. Al film shows stress relief features only at this location.\n\nProcess Context: PVD-AMAT-13 aluminum deposition. Temperature: 350C. Affected location over pedestal heater zone boundary. Dual-zone heated pedestal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal heater zone boundary creating thermal stress\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed position\n- Over heater zone boundary = thermal discontinuity\n- Hillock = thermal stress relief in Al\n- Dual-zone pedestal = zone boundary effect\n\n**Root Cause Determination**: Pedestal heater zone boundary at X=35, Y=-35 creates temperature step during deposition, inducing thermal stress that forms hillocks in aluminum.\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify zone boundary temperature profile\n2. **Zone balancing**: Optimize zone setpoints for uniform temperature\n3. **Transition smoothing**: Implement gradual zone transition\n4. **Process temperature**: Consider lower deposition temperature\n5. **Validation**: Deposit test film, verify no hillocks\n\n## Prevention Measures\n\n- Zone boundary temperature monitoring\n- Pedestal uniformity specification\n- Hillock monitoring at zone boundaries\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP micro-scratches on lot W2025-5901. Scratches visible under SEM only. Affecting device performance.\n\nProcess Context: Tool: CMP-AMAT-11. Recipe: OXIDE_CMP. Slurry pH drifted low. Aggressive chemistry creating fine scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry pH drift causing aggressive polish\n- Micro-scratches = fine abrasion\n- pH low = more aggressive chemistry\n- Device performance = electrical impact\n\n**Correlation Reasoning**:\n- Micro scale = chemical effect\n- pH correlation = chemistry change\n- Performance impact = device-level damage\n\n## Corrective Actions\n\n1. **Adjust**: Slurry pH to specification\n2. **Replace**: Slurry batch if degraded\n3. **Verify**: pH within range\n4. **Validate**: No micro-scratches on test wafer\n\n## Prevention Measures\n\n- Monitor slurry pH continuously\n- Set pH drift alarms\n- Track micro-scratch trends\n\n**Severity**: Critical\n**Yield Impact**: Device performance"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped etch non-uniformity on lot W2024-5345. Ring at 50-80mm shows over-etch. Clear center and edge. Yield loss 15%.\n\nProcess Context: Tool: ETCH-AMAT-03. Recipe: POLY_ETCH. RF coupling showing mid-radius enhancement. Power distribution non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF coupling non-uniformity at mid-radius\n- RF power coupling stronger at 50-80mm ring\n- Mid-radius receiving excess plasma density\n- Over-etch from localized high ion bombardment\n\n**Evidence**:\n- RF coupling measurement shows mid-radius peak\n- Over-etch pattern at 50-80mm\n- Power distribution not flat\n\n## Corrective Actions\n\n1. **Diagnose**: RF field mapping on ETCH-AMAT-03\n2. **Adjust**: Tune RF matching network for uniformity\n3. **Verify**: Power distribution flat across wafer\n4. **Validate**: Etch uniformity <5%\n\n## Prevention Measures\n\n- Add RF uniformity to quarterly calibration\n- Monitor etch rate uniformity trends\n- Track power distribution metrics\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Via voiding at 1 o'clock edge after metal fill. Voids visible in 20% of vias within 10mm arc. Voids are at bottom of via. Center and other edge positions show good fill.\n\nProcess Context: Tool ID DEP-AMAT-08, PVD + CVD metal fill. 1 o'clock at precursor gas injection point. Deposition temperature 300\u00b0C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor distribution at 1 o'clock - gas injection point creates localized oversaturation affecting via fill nucleation\n\n**Evidence**:\n- 1 o'clock at gas injection = highest precursor concentration\n- Bottom-of-via voids indicate nucleation failure at via bottom\n- Oversaturation can cause precursor self-reaction before reaching via bottom\n- Other positions with normal precursor levels show good fill\n\n## Corrective Actions\n\n1. Adjust gas injection uniformity - reduce flow or spread injection points\n2. Verify showerhead distribution at 1 o'clock sector\n3. Optimize precursor pulse timing for better via bottom coverage\n4. Consider lower deposition rate at 1 o'clock (reduced gas flow)\n5. Add RF bias to improve via bottom coverage uniformity\n6. Run metal fill qual with via voiding inspection at all positions\n\n## Prevention Measures\n\n- Implement precursor distribution uniformity monitoring\n- Add via fill inspection at gas injection vicinity to qualification\n- Optimize injection geometry for uniform coverage\n\n**Severity**: High - via voids cause interconnect failure\n**Yield Impact**: 5.5% yield loss at 1 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-3621. Only on wafers with high-stress film. Film delamination at edge. 15% yield loss.\n\nProcess Context: CVD-TEL-05, Recipe: HIGH_STRESS_NITRIDE. High-stress film causing edge delamination. Stress concentration at 4 o'clock. Edge adhesion failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-stress film edge delamination\n- 4 o'clock \u2192 stress concentration point\n- High-stress film \u2192 delamination driver\n- Edge adhesion failure \u2192 film peeling\n- Wafer-specific \u2192 high-stress films only\n\n**Correlation Reasoning**:\n- Stress correlation \u2192 film type\n- Edge position \u2192 stress concentration\n- Delamination \u2192 adhesion failure\n- 4 o'clock \u2192 geometric stress point\n\n## Corrective Actions\n\n1. **Process review**: Stress optimization at edge\n2. **Adhesion enhancement**: Edge treatment consideration\n3. **Film modification**: Reduce stress if possible\n4. **Edge exclusion**: Consider edge exclusion adjustment\n5. **Verification**: No delamination after optimization\n\n## Prevention Measures\n\n- Characterize edge stress for high-stress films\n- Include edge adhesion in film qualification\n- Monitor edge delamination by film type\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer void. Lot W2024-3345.\n\nProcess Context: Underfill. Flow.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Underfill Viscosity\n- **Mechanism**: Epoxy cured before flowing across wafer, leaving massive voids.\n\n## Corrective Actions\n\n1. **Heat**: Substrate.\n2. **Validation**: CSAM.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center resist thickness low. Lot W2024-6666.\n\nProcess Context: Coater-TEL-05. Dispense volume low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient Dispense Volume\n- **Mechanism**: Dispense pump did not supply enough resist to fully cover the wafer before spin, leaving the center thin.\n\n## Corrective Actions\n\n1. **Adjust**: Increase pump volume.\n2. **Validation**: Thickness check.\n\n**Severity**: Major\n**Yield Impact**: 100% (Reworkable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-9287. Defects at edge bevel. Bevel coating issue. 7% yield loss.\n\nProcess Context: COAT-TEL-09, Recipe: RESIST_COAT. Edge bevel coating at 11 o'clock showing defects. Bevel rinse nozzle misaligned. Incomplete bevel cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bevel rinse nozzle misalignment causing incomplete clean\n- 11 o'clock \u2192 bevel rinse position\n- Edge bevel defects \u2192 coating issue\n- Nozzle misaligned \u2192 incomplete rinse\n- Residual resist at bevel\n\n**Correlation Reasoning**:\n- Bevel location \u2192 rinse mechanism\n- 11 o'clock \u2192 nozzle position\n- Incomplete clean \u2192 misalignment\n- Coating \u2192 process source\n\n## Corrective Actions\n\n1. **Immediate**: Check bevel rinse nozzle position\n2. **Nozzle alignment**: Correct to specification\n3. **Rinse verification**: Complete bevel coverage\n4. **Test wafers**: Clean bevel confirmed\n5. **PM update**: Add nozzle position check\n\n## Prevention Measures\n\n- Regular nozzle position verification\n- Include in daily PM checklist\n- Monitor bevel defects by position\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination on lot W2025-9890. Intermittent appearance. Cannot predict which lots affected. Sporadic contamination.\n\nProcess Context: Intermittent equipment malfunction causing particles. Valve sticking occasionally. Random triggering of contamination event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent equipment malfunction\n- Sporadic = random triggering\n- Cannot predict = intermittent nature\n- Random = particle release pattern\n\n**Environmental Correlation**:\n- Intermittent = unreliable component\n- Random = event-based release\n- Unpredictable = malfunction pattern\n\n## Corrective Actions\n\n1. **Diagnose**: Intermittent malfunction source\n2. **Replace**: Unreliable component (valve)\n3. **Verify**: Reliable operation restored\n4. **Validate**: No sporadic contamination\n\n## Prevention Measures\n\n- Monitor for intermittent failures\n- Proactive component replacement\n- Track sporadic events\n- Reliability improvement program\n\n**Severity**: Major\n**Yield Impact**: Random lots affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random native oxide growth on wafers after queue in stocker. Ellipsometry shows 1.2nm oxide (expected 0.3nm for fresh wafers). Affects wafers stored >6 hours. Shorter queue times unaffected.\n\nProcess Context: Stocker environment: N2 purge at 95% concentration (spec: >99%). Mini-environment humidity: 48% RH. Oxygen monitor shows 4.2% O2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker N2 purge failure - insufficient nitrogen concentration allowing oxidation and moisture exposure during queue\n\n**Evidence**:\n- Queue-time dependent (>6 hours affected) = environment exposure issue\n- N2 at 95% well below 99% specification\n- O2 at 4.2% (should be <1% with proper purge)\n- 48% RH indicates moisture ingress\n- Native oxide 4x expected confirms oxidation in storage\n\n**Distinguishing Factor**: Time-dependent + environment specs out = storage issue\n\n## Corrective Actions\n\n1. Check stocker N2 supply pressure and flow rate\n2. Inspect N2 purge lines for leaks or blockage\n3. Verify stocker door seal integrity - check for air infiltration\n4. Repair N2 delivery system and verify >99% concentration\n5. Confirm O2 drops to <1% with proper purge\n6. Reduce queue time limit to <4 hours until stocker repaired\n7. Requalify stocker environment with oxide growth test wafers\n\n## Prevention Measures\n\n- Add real-time N2/O2 monitoring with alarm at 98%/2%\n- Implement automatic queue time alert based on environment quality\n- Schedule N2 purge system PM quarterly\n- Install redundant N2 supply for critical stockers\n\n**Severity**: Medium - affects long queue wafers only\n**Yield Impact**: 3.5% yield loss on >6 hour queue lots, 0% on normal queue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center stress-induced defects on lot W2024-9076. 23% yield loss at center. Film stress causing wafer bow and cracking at center. 16 wafers affected.\n\nProcess Context: CVD-AMAT-17, Recipe: TENSILE_NITRIDE. Film stress measured 1.8 GPa vs. 1.2 GPa spec. Process temperature at center 15\u00b0C higher than setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated center temperature causing excessive film stress\n- Center temperature 15\u00b0C above setpoint\n- Higher deposition temperature increasing tensile stress\n- Film stress 1.8 GPa exceeds 1.2 GPa specification by 50%\n- Excessive stress causing wafer bow and film cracking\n\n**Contributing Factors**:\n- Heater control issue at center zone\n- Stress monitoring not inline\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-17\n2. **Heater diagnostics**: Check center zone heater control\n3. **Repair**: Fix or replace heater/thermocouple P/N 814-0345\n4. **Temperature verification**: Must achieve setpoint \u00b13\u00b0C\n5. **Stress test**: Verify film stress within 1.0-1.4 GPa range\n\n## Prevention Measures\n\n- Add inline film stress monitoring\n- Configure temperature deviation alarm at \u00b15\u00b0C\n- Implement zone-by-zone temperature tracking\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 at 55-75mm radius with clear center. Deposition uniformity issue. 19% yield loss. PVD film affected. 16 wafers showing donut.\n\nProcess Context: PVD-AMAT-08 TaN barrier. Recipe: TAN_BARRIER_V2. Target at 700 kWh. Shield at edge of life. Ring zone film 25% thinner.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shield erosion creating ring shadow zone\n- Shield at end of life creating deposition shadow\n- Ring zone 25% thinner from shield geometry change\n- Erosion profile creating donut deposition pattern\n\n**Contributing Factors**:\n- Target at 700 kWh contributing to asymmetric deposition\n- Shield material redeposition affecting geometry\n- Collimator interaction with shield shadow\n\n## Corrective Actions\n\n1. **Shield replacement**: Install new shield P/N 823-4521\n2. **Target inspection**: Check target erosion profile\n3. **Geometry verification**: Verify shield-to-target alignment\n4. **Film uniformity**: Run thickness mapping after replacement\n5. **Validation**: Achieve <10% ring zone thickness variation\n\n## Prevention Measures\n\n- Track shield kWh separately from target\n- Replace shield at 600 kWh for barrier applications\n- Add ring zone thickness to PVD monitoring\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-4732. Defects appear after wet clean step. Edge dry-out pattern. 8% yield loss.\n\nProcess Context: WET-CLEAN-05, Recipe: PRE_GATE_CLEAN. Spin dry at 7 o'clock showing incomplete dry. Water mark defects. Spin dry nozzle position asymmetric.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric spin dry causing water marks\n- 7 o'clock \u2192 dry nozzle position\n- Incomplete dry \u2192 water marks\n- Spin dry asymmetry \u2192 uneven drying\n- Nozzle position \u2192 dry pattern\n\n**Correlation Reasoning**:\n- 7 o'clock \u2192 nozzle geometry\n- Water marks \u2192 drying failure\n- Asymmetric \u2192 dry pattern\n- Wet clean \u2192 process source\n\n## Corrective Actions\n\n1. **Immediate**: Check spin dry nozzle position\n2. **Nozzle adjustment**: Optimize for uniform dry\n3. **Dry time review**: Extend if needed\n4. **N2 flow check**: Verify adequate dry gas\n5. **Test wafers**: No water marks\n\n## Prevention Measures\n\n- Include dry uniformity in qualification\n- Regular nozzle position verification\n- Monitor water mark defects by position\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 55-70mm radius. Copper void in ring zone. 21% yield loss. ECP fill issue. 18 wafers with donut.\n\nProcess Context: ECP-LAM-03 copper plating. Recipe: CU_DUAL_DAMASCENE. Ring zone Cu thickness 20% lower. Current distribution ring issue. Anode at 65% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Anode erosion creating ring current distribution\n- Anode at 65% life with ring erosion pattern\n- Current distribution deficit at ring radius\n- 20% thinner Cu fill causing void in ring zone\n\n**Contributing Factors**:\n- Anode erosion profile creating ring shadow\n- Thief ring interaction at affected radius\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode surface for ring erosion\n2. **Anode replacement**: Replace if ring erosion visible P/N 823-5621\n3. **Current mapping**: Verify uniform current after replacement\n4. **Fill verification**: Cross-section ring zone vias\n5. **Validation**: Achieve <10% Cu thickness variation\n\n## Prevention Measures\n\n- Replace anode at 50% life for damascene applications\n- Monitor ring zone Cu thickness\n- Track anode erosion profile\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contact open. Lot W2024-2200.\n\nProcess Context: Wet clean. Surface tension.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-wetting\n- **Mechanism**: Chemicals failed to enter random contacts due to surface tension.\n\n## Corrective Actions\n\n1. **Surfactant**: Add.\n2. **Validation**: E-test.\n\n**Severity**: Critical\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-8012. Only first wafer of each FOUP scratched. Subsequent wafers clean.\n\nProcess Context: Robot HANDLER-BROOKS-16 handles FOUPs. First wafer pick always contacts slot at slower speed. Speed difference causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer pick speed causing slot contact\n- First wafer each FOUP = initial pick issue\n- Slower speed = different motion profile\n- Contact from speed difference\n\n**Correlation Reasoning**:\n- First-wafer pattern = initialization effect\n- Speed difference = handling parameter\n- Subsequent clean = normal operation\n\n## Corrective Actions\n\n1. **Adjust**: First-wafer pick speed on HANDLER-BROOKS-16\n2. **Match**: Speed profile to normal picks\n3. **Validate**: First wafer picks clean\n\n## Prevention Measures\n\n- Standardize pick speed for all wafers\n- Track first-wafer defects\n- Include in handler qualification\n\n**Severity**: Minor\n**Yield Impact**: 1 wafer per FOUP"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2025-2678. Tungsten plug showing center voids. Yield loss 20%.\n\nProcess Context: Tool: CVD-LAM-15. Recipe: W_PLUG_CVD. Nucleation layer non-uniform. Center nucleation delayed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform nucleation layer at center\n- Center nucleation delayed vs edge\n- Poor tungsten adhesion at center\n- Voiding from nucleation failure\n\n**Evidence**:\n- Void pattern at center\n- Nucleation uniformity test shows center delay\n- W adhesion failure at center\n\n## Corrective Actions\n\n1. **Review**: Nucleation step parameters on CVD-LAM-15\n2. **Adjust**: Increase nucleation time or temperature at center\n3. **Verify**: Nucleation uniformity test passes\n4. **Validate**: Cross-section shows void-free plugs\n\n## Prevention Measures\n\n- Monitor nucleation uniformity regularly\n- Add void rate to inline SPC\n- Qualify nucleation step separately\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed particle defects across lot W2024-4521. No systematic pattern observed. All 25 wafers affected with 50-200 particles each. 22% yield loss. Multiple tools show same issue.\n\nProcess Context: Fab-wide particle event. Cleanroom particle counts elevated to 5 particles/ft\u00b3 @ 0.1\u00b5m (spec: <1). HEPA filter in Bay 3 showing degradation. Multiple process tools affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom HEPA filter degradation causing fab-wide contamination\n- Random distribution \u2192 airborne particles\n- All wafers affected \u2192 environmental source\n- Multiple tools affected \u2192 not tool-specific\n- HEPA filter degradation \u2192 particle source\n- 5 particles/ft\u00b3 vs. <1 spec \u2192 5x contamination\n\n**Correlation Reasoning**:\n- Multiple tools \u2192 environmental, not equipment\n- Random pattern \u2192 airborne deposition\n- Elevated particle counts \u2192 measurement confirms\n- Bay 3 correlation \u2192 filter location\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities, escalate particle event\n2. **Filter replacement**: Replace degraded HEPA in Bay 3\n3. **Particle monitoring**: Verify counts return to <1/ft\u00b3\n4. **Lot hold**: Hold affected lots for disposition\n5. **Tool purge**: Run particle wafers on affected tools\n\n## Prevention Measures\n\n- Implement HEPA filter life tracking\n- Configure particle count alarms at 2 particles/ft\u00b3\n- Regular filter integrity testing\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=35mm, Y=55mm. Defects are via open type. Same XY but only on wafers with thick ILD. Thin ILD wafers from same lot clean at this location.\n\nProcess Context: Dual ILD thickness process. Thick ILD: 1500nm. Thin ILD: 800nm. Via etch time same for both. Defect only on thick ILD wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Via etch under-penetration for thick ILD at specific location\n\n**Correlation Reasoning**:\n- Thick ILD affected, thin ILD clean = thickness-dependent\n- Same etch time both = thick ILD under-etched\n- Specific XY = localized etch rate reduction at that location\n- Via open = incomplete etch through thick oxide\n\n**Root Cause Determination**: Via etch has localized lower etch rate at X=35, Y=55. Sufficient for thin ILD but insufficient for thick ILD penetration.\n\n## Corrective Actions\n\n1. **Etch uniformity map**: Check etch rate at affected location\n2. **Recipe split**: Create separate recipe for thick ILD with more time\n3. **Endpoint verification**: Verify endpoint captures thick ILD completion\n4. **Plasma tuning**: Improve uniformity at affected location\n5. **Validation**: Process thick ILD test wafer, verify via open\n\n## Prevention Measures\n\n- ILD thickness specific etch recipes\n- Etch uniformity mapping at all thicknesses\n- Via open monitoring at various ILD thicknesses\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defect pattern observed on Lot W2024-8821. Yield map shows severe loss (22%) restricted to the outer 15mm of the wafer. Metrology confirms edge etch rate is 14% higher than center.\n\nProcess Context: Processed on ETCH-LAM-04 using recipe POLY_GATE_Main. Tool history shows current RF hours at 2,850. Last PM was performed 4 weeks ago. No recent alarms recorded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aged O-ring seal in etch chamber\n- **Mechanism**: The tool ETCH-LAM-04 is at 2,850 RF-hours, which exceeds the critical O-ring lifetime limit of 2,500 RF-hours. Degradation of the seal is likely causing a minor plasma leak at the chamber edge, locally increasing plasma density and etch rate.\n- **Data Evidence**: Edge etch rate +14% (Spec: <5% uniformity). This edge-fast profile is characteristic of seal failure.\n\n## Corrective Actions\n\n1. **Tool Down**: Immediately down ETCH-LAM-04.\n2. **Replace Components**: Replace chamber O-ring (P/N: 839-0127).\n3. **Leak Check**: Perform chamber leak check. Target: <1 mTorr/min rise.\n4. **Seasoning**: Run 5 dummy wafers to condition the new seal.\n5. **Validation**: Run qual wafer and verify edge-to-center uniformity is <5%.\n\n## Prevention Measures\n- **FDC**: Configure alarm for RF-hours > 2,400 to trigger warning.\n- **PM Protocol**: Enforce mandatory O-ring replacement at 2,500 RF-hour PM cycle.\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-3410. Donut defects at 45-60mm radius. 20% yield loss on 14 wafers. Deposition rate spike at ring location.\n\nProcess Context: CVD-LAM-06, Recipe: W_CVD. Gas injection ring showing partial blockage. Center and edge holes clear but mid-radius holes 40% blocked. WF6 flow concentrated at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection ring blockage pattern\n- Mid-radius injection holes 40% blocked\n- Gas flow diverted to clear holes at mid-radius\n- Concentrated precursor causing deposition spike at ring\n- Donut pattern reflects gas distribution anomaly\n\n**Contributing Factors**:\n- Injection ring cleaning interval too long\n- Blockage pattern developed at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-06\n2. **Remove injection ring**: Full inspection\n3. **Ultrasonic clean**: Clear all blocked holes\n4. **Flow verification**: Confirm uniform gas distribution\n5. **Uniformity test**: Verify <3% thickness variation\n\n## Prevention Measures\n\n- Reduce injection ring cleaning interval\n- Add flow distribution test to PM\n- Monitor deposition rate by zone\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cleanroom environmental monitoring weekly report. Bay 3 particle counts: 0.3 particles/ft\u00b3 @ 0.1\u03bcm (spec <1.0). Temperature: 68.2\u00b0F \u00b10.3\u00b0F (spec 68\u00b0F \u00b11\u00b0F). Humidity: 44.5% RH (spec 45% \u00b15%). AMC levels: all species <0.5 ppb (spec <1 ppb).\n\nProcess Context: Bay 3 houses critical lithography tools. HEPA filters at 6 months service (12-month replacement interval). No facility events reported.",
    "output": "## Analysis\n\n**Finding**: Cleanroom environment excellent - all parameters well within specification\n\n**Assessment**:\n- Particle count 0.3/ft\u00b3 is less than 1/3 of specification limit\n- Temperature stability \u00b10.3\u00b0F exceeds \u00b11\u00b0F requirement\n- Humidity 44.5% within 40-50% specification band\n- AMC levels all <0.5 ppb provide 2x margin to 1 ppb limit\n- HEPA filters at 50% of service life with no degradation\n- No facility upsets to investigate\n\n## Recommendation\n\n**No corrective action required**\n\nCleanroom performing excellently:\n- Continue standard environmental monitoring\n- HEPA replacement scheduled for 6 months (no early change needed)\n- Current environment supports high-yield production\n- Maintain current HVAC settings\n\n**Severity**: None\n**Yield Impact**: Within specification - optimal manufacturing environment"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random thickness variation. Lot W2024-0088.\n\nProcess Context: CMP. Slurry stability.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unstable Slurry\n- **Mechanism**: Slurry settling caused random removal rate variation.\n\n## Corrective Actions\n\n1. **Agitate**: Drum.\n2. **Validation**: Uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized silicide resistance spike at X=-40mm, Y=30mm on lot W2025-4456. Resistance 3x higher in cluster. 5mm diameter zone.\n\nProcess Context: Tool: RTP-LAM-05. Recipe: NISI_FORM. Temperature cold spot at location. Incomplete silicide reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature cold spot affecting silicide\n- Fixed location = thermal non-uniformity\n- High resistance = incomplete reaction\n- Cold spot = insufficient temperature\n\n**Correlation Reasoning**:\n- XY position = cold zone location\n- 3x resistance = reaction failure\n- Temperature = silicide formation driver\n\n## Corrective Actions\n\n1. **Map**: Temperature uniformity on RTP-LAM-05\n2. **Identify**: Cold spot source\n3. **Repair**: Lamp or thermal system issue\n4. **Validate**: Uniform silicide formation\n\n## Prevention Measures\n\n- Regular temperature uniformity checks\n- Track resistance uniformity\n- Monitor lamp performance\n\n**Severity**: Critical\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Inline film measurement on lot W2024-8899. Oxide thickness: mean 102.3nm, range 100.8-103.5nm (spec: 100\u00b15nm). Uniformity 1.3% (spec: <3%). Refractive index 1.462 (spec: 1.46\u00b10.02). No visual defects.\n\nProcess Context: CVD deposition on CVD-AMAT-06. Recipe TEOS_100NM_STD. Deposition rate 125nm/min. Chamber at 980 RF-hours (limit 2,500). Gas flows and temperature all within specification.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - film properties within specification\n\n**Assessment**:\n- Thickness mean 102.3nm within 100\u00b15nm target\n- Thickness range 2.7nm indicates good uniformity\n- Uniformity 1.3% well below 3% limit\n- Refractive index 1.462 confirms proper film composition\n- No visual defects observed\n- Chamber in healthy condition with substantial PM margin\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for next process step\n- Continue standard monitoring\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-7567. Defects 8-12mm from edge. Yield loss 18%. Defects have chemical stain appearance.\n\nProcess Context: Tool: ETCH-LAM-16. Recipe: CONTACT_ETCH. Wet clean step follows etch. DI water quality showing elevated particles at edge rinse nozzle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water contamination at edge rinse\n- Elevated particles in edge rinse nozzle\n- Chemical stain indicates incomplete rinse or contaminated water\n- Edge rinse specific issue explains ring pattern\n\n**Evidence**:\n- Chemical stain appearance confirms wet process issue\n- Particle count elevated at edge nozzle\n\n## Corrective Actions\n\n1. **Verify**: Check DI water quality at edge rinse (spec: >18 M\u03a9\u00b7cm)\n2. **Clean**: Flush and clean edge rinse nozzle\n3. **Replace**: If nozzle clogged, replace P/N 123-4567\n4. **Validate**: Confirm DI water particle count <50/mL\n\n## Prevention Measures\n\n- Add per-nozzle DI water monitoring\n- Include nozzle inspection in PM\n- Track edge rinse effectiveness\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965. FOUP-5678 used. Scratches ONLY on wafers loaded in lab environment (wafers 5, 10, 15 - manually loaded for sampling). Auto-loaded wafers 1-4, 6-9, etc. clean.\n\nProcess Context: Wafers 5, 10, 15 removed for inline measurement, then manually returned to FOUP. Lab technician performed manual handling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual handling damage during lab sampling\n\n**Correlation Reasoning**:\n- Pattern: Only manually handled wafers (5, 10, 15) scratched\n- Auto-loaded wafers all clean\n- Same FOUP = NOT FOUP issue\n- Manual handling = only difference\n- Lab sampling = manual removal and return\n\n**Root Cause Determination**: Lab technician's manual handling technique or contaminated gloves/tweezers caused scratches when returning sampled wafers to FOUP.\n\n## Corrective Actions\n\n1. **Technique review**: Observe technician handling procedure\n2. **Tool inspection**: Check tweezers/handling tools for damage\n3. **Retraining**: Manual handling technique training\n4. **Glove verification**: Confirm clean, proper gloves used\n5. **Process update**: Consider automation for sampling if possible\n\n## Prevention Measures\n\n- Manual handling certification program\n- Dedicated clean handling tools for sampling\n- Automation of sampling where possible\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc corrosion. Lot W2024-3399.\n\nProcess Context: Wet. Hanger.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hanger Mark\n- **Mechanism**: Chemical trapped in carrier hanger caused corrosion at contact point.\n\n## Corrective Actions\n\n1. **Clean**: Hangers.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of metal particles at X=-30mm, Y=75mm on lot W2024-7012. Particles appear metallic under SEM. Cluster ~3mm diameter.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: METAL_ETCH. Chamber shield showing localized spalling. Metal flaking from shield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber shield spalling\n- Metallic particles = shield material\n- Localized cluster = specific shield location\n- Spalling = shield degradation\n\n**Correlation Reasoning**:\n- Metal composition = shield source\n- Location match = shield geometry\n- Spalling = flaking mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-06\n2. **Replace**: Chamber shield P/N 0040-5678\n3. **Clean**: Remove all flakes from chamber\n4. **Season**: Run 5 conditioning wafers\n5. **Validate**: No metallic particles\n\n## Prevention Measures\n\n- Track shield usage hours\n- Replace before spalling occurs\n- Monitor metallic particle trends\n\n**Severity**: Critical\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center adhesion failure on lot W2024-7854. 12% yield loss at center. Film peeling observed at center during subsequent processing. 7 wafers affected.\n\nProcess Context: CVD-AMAT-15, Recipe: ADHESION_LAYER. Pre-deposition plasma clean showing reduced effectiveness. Clean recipe RF power at 90% of spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-deposition surface clean at center\n- RF power at 90% of specification\n- Reduced clean effectiveness at center zone\n- Poor surface preparation causing adhesion failure\n- Film peeling during subsequent processing\n\n**Contributing Factors**:\n- RF power drift not detected\n- Surface clean effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-15\n2. **RF diagnostics**: Check RF power delivery system\n3. **Restore power**: Adjust to 100% specification\n4. **Clean verification**: Use contact angle or other surface test\n5. **Adhesion test**: Verify film adhesion on test wafers\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement clean effectiveness monitoring\n- Configure alarm for RF power <95% of setpoint\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-2901. ILD film stress causing center cracking. Yield loss 16%.\n\nProcess Context: Tool: CVD-AMAT-17. Recipe: BPSG_DEP. Dopant concentration higher at center. 12% B/P concentration variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dopant concentration non-uniformity causing stress\n- 12% B/P concentration variation across wafer\n- Higher dopant at center creating stress differential\n- Stress relief through cracking at center\n\n**Evidence**:\n- Dopant analysis shows 12% variation\n- Center-high dopant concentration\n- Stress crack morphology\n\n## Corrective Actions\n\n1. **Verify**: Dopant gas flow uniformity on CVD-AMAT-17\n2. **Adjust**: Balance dopant gas injection center-to-edge\n3. **Test**: FTIR verification of dopant uniformity\n4. **Validate**: No stress cracking on test wafers\n\n## Prevention Measures\n\n- Add dopant uniformity to process monitoring\n- Set concentration variation limit at <5%\n- Track film stress trends\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8901. 23% yield loss at 5-12mm from edge. 16 wafers affected across 2 consecutive lots. Ground strap resistance elevated.\n\nProcess Context: ETCH-LAM-02, Recipe: HIGH_K_ETCH. Ground strap resistance measured 2.4 ohms vs. 0.5 ohm spec. Ground strap corroded at connection point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ground strap corrosion causing RF grounding issue\n- Ground resistance 2.4 ohms significantly exceeds 0.5 ohm spec\n- Poor grounding causing plasma instability at edge\n- Corrosion at ground strap connection point\n\n**Contributing Factors**:\n- Ground strap not included in regular PM inspection\n- Process chemistry corrosive to ground strap material\n- 2 consecutive lots affected indicates progressive degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-02\n2. **Replace ground strap**: P/N 925-0167 (corrosion-resistant type)\n3. **Clean connections**: Remove corrosion from mating surfaces\n4. **Verify resistance**: Must achieve <0.5 ohms\n5. **RF stability check**: Verify plasma uniformity\n\n## Prevention Measures\n\n- Add ground strap resistance to monthly PM\n- Upgrade to corrosion-resistant ground strap material\n- Configure FDC for RF reflected power trending\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc void. Lot W2024-6622.\n\nProcess Context: Mold. Vent.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked Vent\n- **Mechanism**: Air trapped at edge due to blocked mold vent.\n\n## Corrective Actions\n\n1. **Clean**: Mold.\n2. **Validation**: X-ray.\n\n**Severity**: Major\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random haze on wafer surface after gate oxide growth. Haze appears as light scattering under dark field inspection. All furnace tubes affected simultaneously. Haze appeared Monday morning after weekend shutdown.\n\nProcess Context: Fab DI water system was serviced over weekend. DI water resistivity Monday AM: 17.2 M\u03a9\u00b7cm (spec: >18.0). Furnace preclean uses DI water rinse.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation after weekend service - low resistivity indicates ionic contamination affecting preclean quality\n\n**Evidence**:\n- All furnace tubes affected = common upstream cause (not tube-specific)\n- Weekend DI service correlates with Monday defect onset\n- DI resistivity 17.2 M\u03a9\u00b7cm below 18.0 spec = ionic contamination\n- Preclean rinse with contaminated DI leaves residue affecting oxide quality\n- Surface haze consistent with ionic/organic contamination under oxide\n\n**Distinguishing Factor**: All tubes + Monday = shared utility issue\n\n## Corrective Actions\n\n1. Stop furnace operations - contaminated preclean ongoing\n2. Verify DI water system status with facilities - check service completion\n3. Flush DI distribution lines until resistivity >18.0 M\u03a9\u00b7cm\n4. Check DI water TOC (Total Organic Carbon): target <5 ppb\n5. Sample DI water for ionic content (ICP-MS)\n6. Requalify preclean with verified DI quality\n7. Run test wafers through furnace with gate oxide inspection\n\n## Prevention Measures\n\n- Require DI qualification before production restart after any service\n- Implement DI resistivity interlock - block process if <18.0 M\u03a9\u00b7cm\n- Add post-maintenance DI flush procedure to facilities checklist\n- Install point-of-use DI monitor at furnace wet bench\n\n**Severity**: High - gate oxide quality issue\n**Yield Impact**: 7.2% yield loss on Monday lots, full recovery once DI corrected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 5 o'clock on lot W2025-8012. Defects match facility power glitch timing. Power-related damage.\n\nProcess Context: Tool: ETCH-TEL-10. Power glitch affected 5 o'clock edge zone most. RF recovery asymmetric after glitch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power glitch with asymmetric RF recovery\n- 5 o'clock = most affected zone\n- Power glitch = event trigger\n- RF recovery = asymmetric plasma\n\n**Position Correlation**:\n- Single position = RF asymmetry\n- Power glitch = root cause event\n- Edge = RF boundary\n\n## Corrective Actions\n\n1. **Review**: UPS protection on ETCH-TEL-10\n2. **Verify**: RF recovery uniformity\n3. **Validate**: No post-glitch asymmetry\n\n## Prevention Measures\n\n- Improve power protection\n- Monitor RF recovery\n- Track power-related defects\n\n**Severity**: Major\n**Yield Impact**: 5 o'clock edge die during glitch"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298 within 50mm radius. 12% yield loss. CMP dishing at center copper features. 10 wafers affected. Center over-polished.\n\nProcess Context: CMP-AMAT-06 copper CMP. Recipe: CU_POLISH_V3. Center dishing: 80nm vs edge: 40nm. Retaining ring pressure: 4 psi. Pad at 500 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-polish from pressure distribution\n- Center dishing 2x higher than edge\n- Retaining ring pressure creating center concentration\n- Pad profile may have center depression\n\n**Contributing Factors**:\n- Retaining ring wear creating non-uniform pressure\n- Pad conditioning pattern affecting center\n- Slurry pooling at center\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution across wafer\n2. **Retaining ring inspection**: Check for wear, replace if >1mm P/N 445-2893\n3. **Pad profile**: Measure pad thickness at center\n4. **Pressure adjustment**: Reduce center pressure if possible\n5. **Validation**: Achieve <50nm dishing uniformity\n\n## Prevention Measures\n\n- Track center dishing trend via FDC\n- Monitor retaining ring wear\n- Add pressure uniformity to CMP qualification\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination on lot W2025-4123. Only 300mm wafers affected. 200mm wafers on same tool clean.\n\nProcess Context: Tool: ETCH-LAM-14 (multi-size). 300mm configuration hardware showing wear. Size-specific contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 300mm-specific hardware wear\n- 300mm only = hardware configuration\n- 200mm clean = different hardware set\n- Random = particle generation\n\n**Environmental Correlation**:\n- Size-specific = hardware-based\n- Wear = particle source\n- Random = distribution pattern\n\n## Corrective Actions\n\n1. **Inspect**: 300mm configuration hardware on ETCH-LAM-14\n2. **Replace**: Worn components\n3. **Verify**: Hardware condition\n4. **Validate**: 300mm wafers clean\n\n## Prevention Measures\n\n- Track per-size hardware usage\n- Separate maintenance for configurations\n- Monitor size-specific defects\n- Hardware life by wafer size\n\n**Severity**: Major\n**Yield Impact**: 300mm wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches at 3 points (120 deg). Lot W2024-3377.\n\nProcess Context: Lifter-01. 3-pin lifter.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lifter Pin Sync\n- **Correlation Reasoning**: 3-point symmetry matches lifter mechanism.\n- **Mechanism**: One pin moving faster/higher, causing slide.\n\n## Corrective Actions\n\n1. **Calibrate**: Pin height.\n2. **Validation**: Level check.\n\n**Severity**: Minor\n**Yield Impact**: Backside damage."
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at random XY positions but always at die corners. Multiple die affected but defects always at corner structures. Corner via chains failing. 15% yield loss.\n\nProcess Context: Via patterning process. Corner vias have different local pattern density than center vias. All wafers affected at various corner die positions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Die corner via patterning affected by optical proximity effects\n\n**Correlation Reasoning**:\n- Random die positions but always at corners = corner-specific issue\n- Corner structures vs center = local pattern density effect\n- Via chains at corners failing = OPC/etch interaction\n- Process not design-specific = systematic corner issue\n\n**Root Cause Determination**: Die corner vias have insufficient optical proximity correction (OPC), causing patterning issues at corner structures where local environment differs from dense center.\n\n## Corrective Actions\n\n1. **OPC review**: Analyze corner via OPC adequacy\n2. **OPC update**: Add corner-specific OPC rules\n3. **Process window check**: Verify corner vias in focus-exposure window\n4. **Etch tuning**: Adjust etch for corner via patterns\n5. **Validation**: Corner via yield verification after OPC update\n\n## Prevention Measures\n\n- Corner structure monitoring in OPC verification\n- Die corner via sampling in inline inspection\n- Pattern density aware process development\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Subtle edge ring at 6-10mm from edge on lot W2024-9623. CD measurements show 8% bias at edge vs center. 5% yield loss on 8 wafers. Pattern appeared after focus offset adjustment.\n\nProcess Context: LITH-ASML-03 scanner. Recipe: METAL1_LITHO. Focus offset changed from +0.05um to +0.15um yesterday. Edge exposure settings unchanged. Lens aberration check passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus offset change affecting edge field exposure\n- 0.10um focus shift impacting depth of focus margin at wafer edge\n- Edge fields more sensitive to focus variation due to wafer bow\n- CD bias at edge indicates defocus condition\n\n**Contributing Factors**:\n- Focus offset optimized for center, not edge performance\n- Wafer chuck flatness affecting edge focus\n- No edge-specific focus compensation applied\n\n## Corrective Actions\n\n1. **Focus review**: Evaluate focus offset impact on edge vs center CD\n2. **Leveling check**: Verify wafer leveling sensor calibration\n3. **Edge compensation**: Consider edge-field focus offset adjustment\n4. **Chuck flatness**: Check chuck for edge zone flatness deviation\n5. **Validation**: Run focus-exposure matrix with edge CD measurements\n\n## Prevention Measures\n\n- Include edge field CD in focus offset qualification\n- Implement edge-to-center CD monitoring via FDC\n- Add edge focus margin check to recipe change procedure\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3398. Wafers show >90% via/contact open failures. Electrical test shows infinite resistance where <100 ohm expected. Cross-section shows vias filled with oxide instead of metal.\n\nProcess Context: Via fill on PVD-ENDURA-08. Ti/TiN/W stack. Process flow: degas \u2192 preclean \u2192 Ti \u2192 TiN \u2192 W-CVD. FDC shows: preclean RF power at 0W (spec: 300W). Chamber pressure during preclean normal. Recipe completed without error.\n\nCorrelation: RF generator replaced 3 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF preclean failure leaving native oxide in vias, preventing metal adhesion and fill\n\n**Failure Mechanism**: Replaced RF generator failed to deliver power during preclean:\n1. RF power at 0W = no plasma preclean occurred\n2. Native oxide remained in via bottoms\n3. Ti/TiN deposited on oxide (poor adhesion)\n4. W-CVD nucleation failed on oxidized surface\n5. Vias remained oxide-filled, no metal connection\n6. Electrical test shows open circuits (infinite resistance)\n\n**Correlation Evidence**: RF generator replacement + 0W power = new generator not functioning properly.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-08\n2. Scrap lot W2024-3398 (via opens = electrical failure)\n3. Check all lots processed since RF generator replacement\n4. Diagnose new RF generator\n\n## Investigation Steps\n\n1. Test RF generator output and calibration\n2. Verify cable connections from replacement work\n3. Check RF matching network settings\n4. Review post-replacement qualification data\n5. Verify generator compatibility with system\n\n## Prevention Measures\n\n1. Add RF power verification in preclean step with abort\n2. Extend post-RF-replacement qualification testing\n3. Implement plasma strike verification step\n4. Add via resistance test wafer in qualification\n5. Create RF power trending with early warning\n\n**Severity**: Critical\n**Yield Impact**: 100% (electrical opens, unrepairable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=-60mm. Defects are surface particles. Location is near wafer edge (65mm radius). Only wafers 1-10 affected. Wafers 11-25 clean. 5% yield loss.\n\nProcess Context: ETCH-LAM-12 poly etch. First lot after chamber vent for PM. Wafers 1-10 processed before additional seasoning. Wafers 11-25 processed after 5 extra seasoning wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after chamber vent\n\n**Correlation Reasoning**:\n- Wafers 1-10 affected, 11-25 clean = conditioning improved mid-lot\n- Extra seasoning added between wafer 10 and 11\n- Chamber vented for PM = wall desorption expected\n- Edge location = chamber wall proximity effect\n\n**Root Cause Determination**: Chamber wall particles desorbed after vent, affecting first 10 wafers. Additional 5 seasoning wafers conditioned chamber sufficiently for wafers 11-25.\n\n## Corrective Actions\n\n1. **Seasoning protocol**: Increase post-vent seasoning to 10 wafers\n2. **Particle monitoring**: Run particle wafer after PM before production\n3. **Review wafers 1-10**: Assess for rework eligibility\n4. **PM procedure update**: Add extended seasoning to PM checklist\n5. **Validation**: Verify clean first wafer after seasoning\n\n## Prevention Measures\n\n- Minimum 10 seasoning wafers after any chamber vent\n- Particle qualification wafer before production\n- First-wafer-of-lot inspection\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-3302, yield loss 8%. Defects concentrated 4-7mm from edge on 5 wafers. Issue appeared after resist change to new vendor lot.\n\nProcess Context: LITH-TEL-08, Recipe: DUV_COAT_248. New resist lot RESIST-2024-0892 introduced yesterday. EBR solvent unchanged. Edge bead width measured 1.2mm wider than spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist viscosity variation in new vendor lot\n- New resist lot causing wider edge bead formation\n- Edge bead 1.2mm wider than specification\n- EBR parameters optimized for previous resist lot viscosity\n\n**Contributing Factors**:\n- No incoming QC viscosity verification for new resist lot\n- EBR parameters not adjusted for resist lot change\n\n## Corrective Actions\n\n1. **Immediate**: Hold lot, quarantine remaining resist\n2. **Viscosity check**: Verify resist lot viscosity vs. spec\n3. **EBR adjustment**: If viscosity in spec, adjust EBR timing +0.5s\n4. **Test wafer**: Verify edge bead width within spec\n5. **Disposition**: Rework affected wafers if possible\n\n## Prevention Measures\n\n- Implement incoming viscosity check for all resist lots\n- Create resist lot qualification wafer requirement\n- Add edge bead width to inline monitoring\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743. Ring defects at 55-75mm radius. 18% yield loss on 12 wafers. Pattern appeared after extended tool idle (48 hours).\n\nProcess Context: ETCH-LAM-09, Recipe: POLY_ETCH. Chamber idle for 48 hours. Only 2 seasoning wafers run. Seasoning film peeling observed at chamber mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination after extended idle\n- 48-hour idle caused seasoning film degradation\n- Only 2 seasoning wafers run (spec: 5+ after extended idle)\n- Film peeling at mid-radius creating particle contamination\n- Peeled film forming donut-shaped defect pattern\n\n**Contributing Factors**:\n- Insufficient seasoning after extended idle\n- No extended-idle recovery procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Chamber wet clean**: Remove all degraded seasoning\n3. **Fresh seasoning**: Run 10 conditioning wafers\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Resume**: Only after full qualification\n\n## Prevention Measures\n\n- Define idle-dependent seasoning requirements:\n  - >24 hrs: 5 wafers\n  - >48 hrs: 10 wafers + wet clean\n- Implement automatic idle time tracking\n- Add visual inspection after extended idle\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-1678. All wafers have similar random pattern. Pattern repeats lot to lot.\n\nProcess Context: Reticle with random chrome defects. Defects printing in random appearance. Reticle quality issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle with embedded random defects\n- Similar pattern lot to lot = reticle-based\n- Appears random = scattered reticle defects\n- Repeating = systematic reticle issue\n\n**Correlation**:\n- Pattern repeats = not true random\n- Reticle = actual source\n- Embedded = chrome defects\n\n## Corrective Actions\n\n1. **Inspect**: Reticle for distributed defects\n2. **Replace**: If defective\n3. **Validate**: New reticle prints clean\n\n## Prevention Measures\n\n- Regular reticle inspection\n- Track reticle defect history\n- Reticle qualification program\n- Monitor die map correlations\n\n**Severity**: Major\n**Yield Impact**: All lots with defective reticle"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of STI voids at X=-35mm, Y=-70mm on lot W2025-8901. Voids in 6mm diameter zone. Fill incomplete.\n\nProcess Context: Tool: CVD-AMAT-15. Recipe: HARP_STI. Localized precursor starvation at position. Gas flow shadow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor starvation from gas flow shadow\n- Fixed location = flow obstruction\n- Voids = incomplete fill\n- Starvation = insufficient precursor\n\n**Correlation Reasoning**:\n- XY position = shadow zone\n- Voids = underdeposition\n- Flow shadow = gas delivery issue\n\n## Corrective Actions\n\n1. **Analyze**: Gas flow distribution\n2. **Optimize**: Flow for uniform coverage\n3. **Verify**: No shadow zones\n4. **Validate**: Void-free fill\n\n## Prevention Measures\n\n- Model gas flow for uniformity\n- Track fill defects by location\n- Optimize flow geometry\n\n**Severity**: Critical\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-6064. Ring at 50-70mm radius. 14% yield loss on 9 wafers. Endpoint showing ring zone detection delay.\n\nProcess Context: ETCH-AMAT-13, Recipe: VIA_OPEN. Endpoint OES signal weaker at mid-radius zone. OES fiber bundle degraded at specific fibers. Ring zone over-etched from late endpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES fiber bundle partial degradation\n- Specific fibers viewing mid-radius zone degraded\n- Weak signal from ring zone causing endpoint delay\n- Over-etch at ring zone from late detection\n- Donut pattern from endpoint-driven non-uniformity\n\n**Contributing Factors**:\n- OES fiber bundle aging not uniform\n- Zone-specific endpoint not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13\n2. **OES diagnostics**: Identify degraded fibers\n3. **Replace fiber bundle**: P/N 727-0456\n4. **OES calibration**: Full system calibration\n5. **Endpoint verification**: Test endpoint across all zones\n\n## Prevention Measures\n\n- Add OES signal uniformity check to PM\n- Implement zone-specific endpoint monitoring\n- Track fiber bundle signal degradation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3376. Wafers show >80% incomplete photoresist coverage with large 'dewetting' regions. Pattern appears as resist puddles with bare substrate between.\n\nProcess Context: Photoresist coat on TRACK-TEL-02. Standard resist coat recipe. FDC shows: coat temperature 23\u00b0C (spec: 23\u00b0C), humidity 45% (spec: 45%), spin speed 3000 rpm (spec: 3000 rpm). HMDS priming step shows 0 second time (spec: 30 seconds).\n\nCorrelation: HMDS bottle replaced this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing HMDS adhesion promotion step causing resist dewetting on oxide surface\n\n**Failure Mechanism**: HMDS priming step executed for 0 seconds instead of 30 seconds:\n1. No HMDS deposited on wafer surface\n2. Native oxide remained hydrophilic\n3. Resist could not wet oxide surface uniformly\n4. Resist dewetted into puddles during spin\n5. Large bare substrate areas exposed\n\n**Correlation Evidence**: HMDS bottle replacement this morning suggests:\n- Air in HMDS supply line\n- Empty or defective bottle installed\n- Line not properly purged after replacement\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-02\n2. Hold lot W2024-3376 for strip and rework\n3. Verify HMDS bottle and supply system\n4. Check all lots processed since bottle replacement\n\n## Investigation Steps\n\n1. Verify HMDS bottle is correct type and not empty\n2. Check HMDS supply line for air bubbles\n3. Verify HMDS dispense arm functionality\n4. Review bottle replacement procedure compliance\n5. Test HMDS dispense on test wafer\n\n## Prevention Measures\n\n1. Add HMDS dispense verification with presence detection\n2. Implement post-bottle-change purge and test sequence\n3. Add adhesion test wafer requirement after chemical change\n4. Create HMDS dispense volume monitoring\n5. Add contact angle measurement for coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 80% (strip and rework possible for some wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-3901. Defects 6-9mm from edge. Yield loss 19%. Pattern asymmetric - heavier on one side.\n\nProcess Context: Tool: ETCH-LAM-08. Recipe: OXIDE_ETCH. Gas distribution shower head replaced last PM. Asymmetric flow suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead installation misalignment\n- Asymmetric pattern indicates non-uniform gas flow\n- New showerhead may not be centered properly\n- One-sided defect concentration confirms flow asymmetry\n\n**Evidence**:\n- Asymmetric defect pattern\n- Recent showerhead replacement timing matches onset\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Inspect**: Verify showerhead centering (spec: \u00b10.5mm)\n3. **Re-install**: If offset, re-seat showerhead with alignment jig\n4. **Validate**: Run gas flow uniformity check\n\n## Prevention Measures\n\n- Add showerhead alignment verification to PM checklist\n- Require gas uniformity qual after showerhead change\n- Document installation procedure with photos\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4432. All wafers show >95% incorrect implant species. SIMS analysis confirms phosphorus implanted instead of boron. Device polarity completely reversed.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-05. Expected B11 implant for PMOS source/drain. FDC shows: source selected as 'PH3' (phosphine), beam current and energy as specified for B11. Recipe parameter file shows 'SOURCE = PH3'.\n\nCorrelation: Recipe was copied from N-well implant recipe last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong dopant source in recipe due to copy error from N-well recipe\n\n**Failure Mechanism**: Recipe creation error propagated wrong dopant:\n1. PMOS S/D recipe copied from N-well recipe base\n2. Dopant source parameter not changed from PH3 to BF3\n3. Recipe used PH3 (phosphorus) instead of BF3 (boron)\n4. Wafers received P+ implant instead of B+ implant\n5. PMOS devices became NMOS (wrong polarity)\n6. Complete device functionality failure\n\n**Recipe Management Failure**: Copy-paste error not caught in review.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-05 (recipe audit)\n2. Scrap lot W2024-4432 (wrong dopant = unrepairable)\n3. Correct recipe immediately (SOURCE = BF3)\n4. Review all implant lots since recipe creation\n\n## Investigation Steps\n\n1. Review recipe creation/modification history\n2. Identify who created recipe and review process\n3. Check recipe approval and sign-off records\n4. Verify all P-type implant recipes for correct source\n5. Audit recipe management system\n\n## Prevention Measures\n\n1. Implement recipe parameter verification checklist\n2. Add dopant species confirmation before lot start\n3. Require dual-sign-off for new recipe activation\n4. Create recipe template system to prevent copy errors\n5. Add in-line mass spectrometry dopant verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong dopant = complete device failure)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (50mm, 0mm) on lot W2024-1519. Cluster shows topography variation. Step height non-uniform. 14% yield loss.\n\nProcess Context: CMP-AMAT-12, Recipe: OXIDE_POLISH. Retaining ring wear at specific location. Non-uniform pressure at cluster position. Local over-polish creating topography issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring localized wear causing non-uniform polish\n- Fixed XY \u2192 retaining ring geometry\n- Topography variation \u2192 polish non-uniformity\n- Ring wear at specific location\n- Local over-polish from pressure variation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 ring position\n- Step height \u2192 CMP process result\n- Ring wear \u2192 pressure distribution\n- Over-polish \u2192 excess material removal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-12\n2. **Ring inspection**: Check wear pattern\n3. **Replace ring**: P/N 716-0567 if worn\n4. **Pressure verification**: Uniform distribution\n5. **Topography test**: Verify uniform polish\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Replace ring on preventive schedule\n- Monitor polish uniformity by location\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-10mm, Y=30mm. Same location on wafers 1-15. Wafers 16-25 have defect at different location X=10mm, Y=-30mm. Two distinct defect locations in same lot.\n\nProcess Context: LITH-ASML-15 scanner. Reticle cleaned at wafer 15. Different particle landed after reticle re-install. Two particles, two locations, same lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sequential reticle contamination events\n\n**Correlation Reasoning**:\n- Wafers 1-15 at location A, 16-25 at location B\n- Reticle cleaned at wafer 15 = transition point\n- New particle after cleaning = re-contamination\n- Same lot, different locations = two separate particle events\n\n**Root Cause Determination**: First particle at X=-10, Y=30 removed at wafer 15, but second particle landed at X=10, Y=-30 during reticle re-installation.\n\n## Corrective Actions\n\n1. **Reticle inspection**: Full inspection for current state\n2. **Handling review**: How did particle land during re-install?\n3. **Clean environment**: Verify reticle handling environment cleanliness\n4. **Re-install procedure**: Improve reticle handling protocol\n5. **Validation**: Verify particle-free reticle\n\n## Prevention Measures\n\n- Post-install reticle verification\n- Reticle handling environment control\n- Particle event tracking per reticle operation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2024-8012. Defects appear on weekend production only. Weekday production clean.\n\nProcess Context: Weekend HVAC setback mode reduces airflow. Particle counts increase during reduced operation. Weekend contamination pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HVAC setback mode during weekend\n- Weekend-only defects = HVAC schedule\n- Reduced airflow = particle accumulation\n- Random distribution = airborne settling\n\n**Environmental Correlation**:\n- Weekend pattern = HVAC operation\n- Airflow reduction = particle control loss\n- Random = settling particles\n\n## Corrective Actions\n\n1. **Eliminate**: HVAC setback mode during production\n2. **Verify**: Full airflow maintained 24/7\n3. **Monitor**: Weekend particle counts\n4. **Validate**: Weekend defects eliminated\n\n## Prevention Measures\n\n- Maintain HVAC at full operation during production\n- Monitor weekend air quality\n- Track day-of-week defect patterns\n- HVAC automation aligned with production\n\n**Severity**: Major\n**Yield Impact**: Weekend production"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at coordinates X=45mm, Y=32mm on lot W2024-4521. Same XY location on all 25 wafers. Cluster diameter ~15mm. Defect type: particle contamination. 12% yield loss.\n\nProcess Context: LITH-ASML-05 exposure. Reticle: METAL1-REV3. Reticle used for 5,000 exposures. Pellicle intact. Same reticle used for 3 previous lots without issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed XY location\n\n**Correlation Reasoning**:\n- Same XY (45, 32) on ALL wafers = fixed position defect\n- Position doesn't rotate with wafer = post-alignment, litho-related\n- Reticle at 5,000 exposures = potential degradation\n- Pellicle intact = defect is ON reticle, not pellicle\n\n**Root Cause Determination**: Particle or defect on reticle METAL1-REV3 at position corresponding to wafer coordinates (45, 32), printing onto every wafer exposure.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using reticle METAL1-REV3\n2. **Reticle inspection**: High-resolution inspection of reticle at affected field\n3. **Reticle clean**: If particle found, clean reticle per procedure\n4. **Backup reticle**: Switch to backup reticle if available\n5. **Validation**: Expose test wafer, verify defect eliminated\n\n## Prevention Measures\n\n- Reticle inspection every 2,500 exposures\n- XY-fixed defect pattern detection in inspection system\n- Reticle exposure count tracking with alerts\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer discoloration. Lot W2024-0012.\n\nProcess Context: Ash. Photoresist remaining.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ash Failure\n- **Mechanism**: Asher failed to strip resist, leaving burnt crust.\n\n## Corrective Actions\n\n1. **Rework**: Wet strip.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-7123. STI fill void at center features. Yield loss 15%.\n\nProcess Context: Tool: CVD-LAM-21. Recipe: HARP_STI. Fill process showing center-slow deposition. High aspect ratio features at center voiding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center-slow deposition in high aspect ratio STI\n- Center features filling slower than edge\n- Voids forming from pinch-off before complete fill\n- High aspect ratio amplifies center sensitivity\n\n**Evidence**:\n- Void pattern at center\n- High aspect ratio features affected\n- Deposition rate lower at center\n\n## Corrective Actions\n\n1. **Optimize**: Recipe for better center deposition rate\n2. **Adjust**: Gas flow distribution for uniformity\n3. **Consider**: Multi-step fill with dep-etch-dep sequence\n4. **Validate**: Cross-section shows void-free fill\n\n## Prevention Measures\n\n- Qualify recipe per aspect ratio\n- Monitor fill uniformity\n- Design for manufacturable STI dimensions\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-4123. >85% coverage. Started at wafer 20, continued through lot end.\n\nProcess Context: Tool: IMPLANT-VARIAN-05. Recipe: WELL_IMPLANT. Faraday cup failed. Dose measurement completely wrong for last wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Faraday cup failure - wrong dose\n- Late lot onset = failure point\n- All subsequent = dose wrong\n- Faraday cup = dose measurement\n\n**Timeline Analysis**:\n- Wafers 1-19: Normal dose\n- Wafer 20: Faraday cup failed\n- Wafers 20-25: Wrong dose delivered\n- Gross dose error\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - IMPLANT-VARIAN-05\n2. **Quarantine**: Wafers 20-25\n3. **Replace**: Faraday cup assembly\n4. **Calibrate**: Dose system\n5. **Validate**: Dose accuracy test\n\n## Investigation Steps\n\n1. Review dose measurement data\n2. Check Faraday cup condition\n3. Identify failure mode\n4. Test new cup accuracy\n\n## Prevention Measures\n\n- Faraday cup health monitoring\n- Secondary dose verification\n- Pre-lot dose calibration check\n- Cup replacement schedule\n\n**Severity**: Critical\n**Yield Impact**: 85-100% (wafers 20-25)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8012. CMP shows center-thin with dishing. 18 wafers affected. Yield loss 22%.\n\nProcess Context: Tool: CMP-AMAT-02. Recipe: OXIDE_CMP. Pad conditioning showing non-uniform wear. Center region over-polished.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform CMP pad conditioning\n- Pad wear non-uniform creating center-aggressive profile\n- Over-conditioning at center causing excess removal\n- Dishing indicates localized over-polish\n\n**Evidence**:\n- Center-thin profile measured\n- Pad conditioning wear pattern non-uniform\n- Dishing at center\n\n## Corrective Actions\n\n1. **Inspect**: Check pad conditioner disk wear pattern\n2. **Replace**: If worn non-uniformly, install new conditioner P/N 7891-2345\n3. **Adjust**: Modify conditioning sweep profile\n4. **Validate**: Run uniformity wafer, confirm <3% variation\n\n## Prevention Measures\n\n- Track pad conditioning uniformity\n- Schedule conditioner replacement per spec\n- Monitor removal rate uniformity\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-2309 at notch location only. All 25 wafers affected. Scratches radiate from notch, 10-15mm length. Pattern consistent with notch alignment operation.\n\nProcess Context: ALIGNER-BROOKS-01 pre-alignment station. Notch finder mechanism uses mechanical edge contact. Aligner at 85,000 wafer cycles (spec: 100,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner notch finder mechanism wear\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at notch\n- Notch-radiating scratches = notch contact damage\n- Consistent pattern = mechanical alignment issue\n- Aligner at 85,000 cycles = approaching wear limit\n- All wafers = systematic notch finder issue\n\n**Root Cause Determination**: Notch finder mechanism worn at 85,000 cycles, creating scratches during notch detection/alignment sequence.\n\n## Corrective Actions\n\n1. **Aligner inspection**: Examine notch finder mechanism wear\n2. **Mechanism replacement**: Replace notch finder P/N 412-3891\n3. **Calibration**: Recalibrate notch alignment after replacement\n4. **Cycle reset**: Reset cycle counter after repair\n5. **Validation**: Test alignment on multiple wafers\n\n## Prevention Measures\n\n- Replace notch finder at 70,000 cycles (proactive)\n- Notch area defect monitoring\n- Aligner cycle-based maintenance schedule\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-3621. Donut at 40-60mm radius. 9% yield loss on 5 wafers. Pattern correlates with chuck groove location.\n\nProcess Context: ETCH-AMAT-09, Recipe: OXIDE_ETCH. ESC with concentric grooves for He distribution. Groove at 50mm radius partially blocked. Local He flow disruption at groove.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC He distribution groove blockage\n- Groove at 50mm radius partially blocked\n- Blocked groove causing He flow disruption\n- Thermal non-uniformity at groove location\n- Donut pattern matches groove radius\n\n**Contributing Factors**:\n- ESC groove inspection not in PM\n- Particle accumulation in groove\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-09\n2. **ESC inspection**: Check all He distribution grooves\n3. **Clean grooves**: Clear any blockage\n4. **He flow test**: Verify uniform distribution\n5. **Thermal verification**: Check wafer temperature uniformity\n\n## Prevention Measures\n\n- Add ESC groove inspection to quarterly PM\n- Implement He flow verification test\n- Clean ESC grooves during chamber cleans\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-7854. Ring at 50-70mm radius. Particle contamination type. 22% yield loss. 19 wafers affected. Pattern appeared after chamber liner change.\n\nProcess Context: ETCH-AMAT-06 poly etch. Recipe: POLY_GATE_V4. New chamber liner installed 3 days ago. Liner P/N 715-3891. RF-hours since liner: 150.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New chamber liner outgassing particles in ring zone\n- Liner installation 3 days ago, only 150 RF-hours conditioning\n- Ring pattern corresponds to liner-to-edge-ring interface\n- New liner releasing particles at temperature\n\n**Contributing Factors**:\n- Liner not fully conditioned (typical: 300+ RF-hours)\n- Interface between liner and existing hardware not sealed\n- Particle generation at liner expansion zone\n\n## Corrective Actions\n\n1. **Extended conditioning**: Run 20 additional seasoning wafers\n2. **Liner inspection**: Check liner seating and interface gaps\n3. **Interface verification**: Verify liner-to-edge-ring fit\n4. **Particle monitoring**: Run particle wafer after conditioning\n5. **Validation**: Verify <5 particles >0.2um in ring zone\n\n## Prevention Measures\n\n- Require 300 RF-hours conditioning for new liner\n- Add ring zone particle check to liner change procedure\n- Track liner conditioning vs particle level\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No defect found. Lot W2024-GOOD-26.\n\nProcess Context: NDF.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: NDF.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7890. 14% yield loss with ring at 6-11mm from edge. 8 wafers affected. Defects show chemical residue signature under EDX analysis.\n\nProcess Context: ETCH-AMAT-06, Recipe: DUAL_DAMASCENE. Chamber last wet cleaned 1,200 RF-hours ago. Polymer buildup visible on chamber walls during inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup causing edge contamination\n- 1,200 RF-hours since wet clean (typical limit: 1,000 hrs)\n- Polymer flaking from walls depositing on wafer edge\n- EDX confirms polymer residue chemical signature\n\n**Contributing Factors**:\n- Wet clean interval exceeded\n- Polymer buildup inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Wet clean**: Full chamber wet clean procedure\n3. **Wall inspection**: Verify polymer removal complete\n4. **Seasoning**: 10-wafer conditioning after clean\n5. **Particle check**: <0.05 particles/cm\u00b2 before release\n\n## Prevention Measures\n\n- Reduce wet clean interval to 1,000 RF-hours\n- Add chamber wall inspection to weekly PM\n- Implement polymer buildup visual check\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-1519. Donut at 45-60mm radius. 13% yield loss on 8 wafers. Rotation speed variation detected.\n\nProcess Context: CVD-TEL-14, Recipe: UNIFORM_DEP. Wafer rotation showing 3% speed variation. Variation creating ring at certain radius. Motor encoder showing intermittent signal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rotation motor encoder intermittent fault\n- Encoder showing intermittent signal\n- 3% speed variation from encoder feedback error\n- Speed variation affecting deposition at specific radius\n- Donut pattern from rotation non-uniformity\n\n**Contributing Factors**:\n- Encoder degradation not detected by standard checks\n- Speed feedback error causing control instability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Encoder diagnostics**: Check encoder signal quality\n3. **Replace encoder**: P/N 634-0678 if degraded\n4. **Motor calibration**: Verify smooth rotation\n5. **Uniformity test**: Confirm no donut\n\n## Prevention Measures\n\n- Add encoder signal quality to PM checks\n- Monitor rotation speed stability in FDC\n- Include motor system in predictive maintenance\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Corrosion spots at 3 o'clock edge appearing 24-48 hours after processing. Spots are Cu oxidation confirmed by green discoloration. Only on wafers stored in cleanroom A, not cleanroom B.\n\nProcess Context: Post-Cu CMP wafers. Cleanroom A has higher humidity (48% vs 42%) and AMC (airborne molecular contamination) levels. 3 o'clock edge faces air supply in storage rack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-CMP Cu corrosion from AMC + humidity at 3 o'clock - wafers facing air supply in cleanroom A absorb corrosive contaminants\n\n**Evidence**:\n- Cleanroom-specific (A affected, B clean) confirms environment cause\n- 24-48 hour delay indicates time-dependent corrosion mechanism\n- Higher humidity + AMC in cleanroom A accelerates Cu oxidation\n- 3 o'clock facing air supply = maximum exposure to airborne contaminants\n- Post-CMP Cu surface is freshly exposed and highly reactive\n\n## Corrective Actions\n\n1. Move post-Cu CMP storage to cleanroom B immediately\n2. Implement nitrogen-purged storage for post-Cu CMP wafers\n3. Reduce cleanroom A humidity to match B (<45% RH)\n4. Investigate and reduce AMC sources in cleanroom A\n5. Apply corrosion inhibitor to Cu surface post-CMP if storage required\n6. Reduce queue time between CMP and subsequent protective deposition\n\n## Prevention Measures\n\n- Set maximum queue time for post-Cu CMP wafers (target <24 hours)\n- Monitor AMC levels with real-time sensors in both cleanrooms\n- Implement Cu-specific storage protocol with environmental controls\n\n**Severity**: High - Cu corrosion affects device performance\n**Yield Impact**: 5.0% yield loss for cleanroom A storage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-7854. Bulls-eye within 45mm of center. BCD high voltage device breakdown at center. 13 wafers affected.\n\nProcess Context: BCD process. Center HV well depth shallower. 700V device. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center HV well under-depth affecting breakdown\n- Shallower well at center reducing breakdown voltage\n- RESURF structure compromised from well depth variation\n- Center high-energy implant dose or range affected\n\n**Contributing Factors**:\n- Implant dose at center lower\n- Drive-in diffusion at center different\n- Center thermal budget affecting well profile\n\n## Corrective Actions\n\n1. **Well profiling**: SIMS at center for well depth\n2. **Implant verification**: Check implant dose uniformity\n3. **Anneal optimization**: Verify diffusion uniformity\n4. **Process adjustment**: Compensate for center well depth\n5. **Validation**: Achieve uniform BV across wafer\n\n## Prevention Measures\n\n- Add center BV to HV device monitoring\n- Track well depth uniformity\n- Include center HV devices in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-6012. Ring 55-75mm with thickness variation. Center and edge normal. Yield loss 14%.\n\nProcess Context: Tool: CVD-AMAT-08. Recipe: USG_DEP. Gas distribution showing mid-radius flow deficit. Showerhead ports partially blocked.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead port blockage at mid-radius\n- Mid-radius ports partially blocked with deposits\n- Reduced gas flow at 55-75mm ring\n- Thickness variation from non-uniform deposition\n\n**Evidence**:\n- Flow measurement shows mid-radius deficit\n- Blocked ports visible on inspection\n- Donut pattern matches blocked region\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-08\n2. **Remove**: Showerhead for cleaning\n3. **Clean**: Ultrasonic clean to clear all ports\n4. **Verify**: All ports flowing uniformly\n5. **Validate**: Deposition uniformity <2%\n\n## Prevention Measures\n\n- Schedule showerhead clean at 10,000 RF-hours\n- Monitor deposition uniformity for early warning\n- Add port inspection to PM checklist\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-7012 completed with no abnormal defect patterns. All electrical parameters within specification. Die sort yield 96.8%.\n\nProcess Context: Multiple tools in process flow. All inline metrics nominal. SPC charts showing in-control process.",
    "output": "## Assessment\n\n**Status**: Normal Production - End of Line Quality Met\n\n- Die sort yield: 96.8% (exceeds target)\n- Electrical parameters: All within spec\n- Defect patterns: None systematic\n- SPC: Process in control\n\n## Analysis\n\nFull process flow performing well:\n1. **Yield**: Above target\n2. **Electrical**: All specs met\n3. **Process Control**: SPC in control\n4. **Quality**: No systematic issues\n\n## Recommendations\n\n**No corrective action required**\n\nMaintain current practices:\n- Continue SPC monitoring\n- Follow PM schedules\n- Standard operating procedures\n\n## Quality Status\n\n**Disposition**: Release to packaging\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region via failure on lot W2025-4456. Open vias at center. Yield loss 22%.\n\nProcess Context: Tool: ETCH-AMAT-19. Recipe: VIA_ETCH. Etch stop detection failed at center. Over-etch damaging bottom barrier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch stop failure causing barrier damage\n- Etch stop detection did not work at center\n- Over-etch removed barrier layer\n- Open circuit from damaged contact\n\n**Evidence**:\n- Etch stop timing anomaly in log\n- Via bottom damage observed\n- Open circuit electrical failure\n\n## Corrective Actions\n\n1. **Verify**: Etch stop endpoint system on ETCH-AMAT-19\n2. **Calibrate**: OES/interferometer for accurate detection\n3. **Adjust**: Recipe timing with safety margin\n4. **Validate**: Cross-section shows intact barrier\n\n## Prevention Measures\n\n- Add endpoint accuracy check to qual\n- Monitor etch stop consistency\n- Implement backup time-based stop\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2024-4456. Defects appear on all wafers. No positional correlation. Defect density increasing over last week.\n\nProcess Context: Tool: CVD-AMAT-05. Recipe: TEOS_DEP. HEPA filter on tool mini-environment approaching end of life. Gradual degradation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mini-environment HEPA filter degradation\n- Increasing trend = gradual filter failure\n- Random distribution = airborne particles\n- Single tool = tool-specific mini-environment\n\n**Environmental Correlation**:\n- Increasing over week = progressive degradation\n- Random pattern = filter bypass\n- Tool-specific = mini-environment source\n\n## Corrective Actions\n\n1. **Replace**: HEPA filter on CVD-AMAT-05 mini-environment P/N 1122-3344\n2. **Verify**: Filter seal integrity after installation\n3. **Test**: Particle count in mini-environment <10 particles/ft\u00b3\n4. **Validate**: Defect density returns to baseline\n\n## Prevention Measures\n\n- Track filter usage hours\n- Replace filters proactively before failure\n- Monitor mini-environment particle counts\n- Set filter change schedule\n\n**Severity**: Major\n**Yield Impact**: Tool-specific, increasing trend"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-7123. Only wafers with thick metal layer scratched. Thin metal wafers clean.\n\nProcess Context: Handler HANDLER-YASKAWA-12 processes both. Thick metal wafers heavier. Blade bowing under weight causing contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector bowing under heavy wafer weight\n- Thick metal (heavier) scratched, thin clean\n- Blade bowing = deflection under load\n- Contact from blade deflection\n\n**Correlation Reasoning**:\n- Weight-dependent = mechanical deflection\n- Same handler = blade flexibility issue\n- Heavy wafers = greater deflection\n\n## Corrective Actions\n\n1. **Upgrade**: End effector to stiffer design P/N 412-7890\n2. **Verify**: No deflection under heavy wafers\n3. **Validate**: Heavy wafers handled without scratches\n\n## Prevention Measures\n\n- Match end effector to wafer weight range\n- Track weight-related handling issues\n- Specify wafer weight for handler qualification\n\n**Severity**: Major\n**Yield Impact**: Thick metal wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-1123. Defects 5-9mm from edge. Yield loss 11%. Pattern visible only on back-side inspection.\n\nProcess Context: Tool: ETCH-LAM-21. Recipe: STI_ETCH. Focus ring has backside contact point. ESC showing backside He leak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside seal leaking at edge\n- He leak at ESC edge creating backside damage\n- Focus ring contact point may be compromised\n- Backside-only defects confirm underneath contact issue\n\n**Evidence**:\n- Defects on backside only\n- ESC He leak detected\n- Focus ring contact point location\n\n## Corrective Actions\n\n1. **Verify**: Check ESC backside seal condition\n2. **Inspect**: Examine focus ring contact surface\n3. **Replace**: ESC edge seal P/N 0021-B5678\n4. **Validate**: Confirm He pressure stable, no backside defects\n\n## Prevention Measures\n\n- Add backside inspection to qual routine\n- Monitor He leak rate trends\n- Include ESC seal in PM scope\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated surface haze on lot W2025-3890. Haze within 40mm radius. Yield loss 13%.\n\nProcess Context: Tool: CLEAN-DNS-02. Recipe: SC1_CLEAN. Megasonic transducer center element failing. Cleaning efficiency reduced at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Failed megasonic transducer center element\n- Center transducer element not functioning\n- Reduced cleaning efficiency at center\n- Surface haze from residual contamination\n\n**Evidence**:\n- Center element failure detected\n- Haze pattern matches transducer coverage\n- Cleaning efficiency test shows center weakness\n\n## Corrective Actions\n\n1. **Diagnose**: Test megasonic transducer elements on CLEAN-DNS-02\n2. **Replace**: Center transducer element P/N 5511-23456\n3. **Verify**: All elements functioning uniformly\n4. **Validate**: Clean wafer shows no haze\n\n## Prevention Measures\n\n- Add transducer health check to weekly qual\n- Monitor cleaning uniformity\n- Schedule transducer replacement per usage\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield analysis for Lot W2024-7765. Final yield: 95.2% (Target: 93-97%). Defect Pareto shows normal distribution across categories: random particles (45%), nuisance (30%), edge exclusion (20%), other (5%). No single category exceeds historical baseline.\n\nProcess Context: High-volume production lot, standard product flow. 12 process tools involved. All tools within SPC control limits. No FDC alerts during processing.",
    "output": "## Analysis\n\n**Finding**: Normal yield performance with expected defect distribution\n\n**Assessment**:\n- Yield 95.2% within 93-97% target range\n- Defect Pareto distribution matches historical baseline:\n  - Random particles (45%) - expected as primary contributor\n  - Nuisance defects (30%) - normal level of non-killer defects\n  - Edge exclusion (20%) - standard edge die loss\n  - Other (5%) - typical residual category\n- No anomalous spikes in any defect category\n- All 12 process tools operating within control limits\n- Zero FDC alerts indicates stable process\n\n## Recommendation\n\n**No corrective action required**\n\nLot performance is nominal. Process is in control:\n- Continue standard production\n- Maintain routine SPC monitoring\n- No investigation needed\n\n**Severity**: None\n**Yield Impact**: Within specification - meeting production targets"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch at notch area on wafers 1-10. Stopped after tool reset.\n\nProcess Context: Tool: ALIGNER-03. Vacuum error logged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner Pin Contact\n- **Correlation Reasoning**: Defect at notch (aligner contact point) + stopped after reset = Aligner misalignment.\n- **Mechanism**: Pins dragging on wafer during rotation.\n\n## Corrective Actions\n\n1. **Calibrate**: Auto-cal ALIGNER-03.\n2. **Validation**: Cycle dummy wafers.\n\n## Prevention Measures\n- **Logic**: Abort on vacuum slip.\n\n**Severity**: Minor\n**Yield Impact**: 40%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Clean. Lot W2024-GOOD-13.\n\nProcess Context: Clean. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Clean.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8256 at 10-14mm from edge. 7% yield loss. Analog circuit matching poor at edge. 9 wafers affected. Edge device parameters drifted.\n\nProcess Context: Mature 180nm analog process. Edge-to-center Vt mismatch increased from 5mV to 15mV over past month. No process changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gradual equipment drift affecting edge uniformity\n- 3x increase in edge Vt mismatch over one month\n- No documented changes suggests slow equipment degradation\n- Analog matching highly sensitive to small parameter shifts\n\n**Contributing Factors**:\n- Equipment consumables gradually wearing\n- Chamber conditions slowly changing\n- FDC thresholds may not be catching gradual drift\n\n## Corrective Actions\n\n1. **Trend analysis**: Review FDC data for gradual parameter drift\n2. **Equipment audit**: Check all critical tools for edge uniformity\n3. **Consumables review**: Check RF-hours, target usage, seal condition\n4. **Baseline restoration**: Perform maintenance to restore edge uniformity\n5. **Validation**: Verify edge matching returns to <8mV\n\n## Prevention Measures\n\n- Add edge matching to weekly lot sampling\n- Implement edge uniformity trend monitoring in FDC\n- Tighten drift thresholds for analog-critical parameters\n\n**Severity**: Major\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 5-8mm from wafer edge on lot W2024-8934. Yield loss 11% across 9 wafers. Pattern only appears on wafers processed in Chamber B.\n\nProcess Context: ETCH-LAM-09 (dual chamber). Recipe: CONTACT_ETCH. Chamber A yield normal. Chamber B O-ring at 2,680 RF-hours. Last chamber match performed 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber B O-ring degradation causing chamber mismatch\n- Chamber B O-ring at 2,680 RF-hours exceeds 2,500 RF-hour limit\n- Chamber A yield normal confirms Chamber B specific issue\n- Chamber-to-chamber mismatch developed since last matching\n\n**Contributing Factors**:\n- Chambers on different O-ring replacement schedules\n- Chamber matching procedure doesn't include seal age verification\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber B, route to Chamber A only\n2. **Replace O-ring**: Chamber B, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min for Chamber B\n4. **Seasoning**: 5-wafer conditioning on Chamber B\n5. **Chamber match**: Run matching wafers on both chambers\n6. **Validation**: Verify <2% chamber-to-chamber variation\n\n## Prevention Measures\n\n- Synchronize O-ring replacement schedule across chambers\n- Add seal age check to chamber matching procedure\n- Configure FDC to monitor chamber-to-chamber delta\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield 98%. Lot W2024-GOOD-09.\n\nProcess Context: Sort. Good.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: High yield.\n\n## Corrective Actions\n\n1. **Ship**: Product.\n\n**Severity**: None\n**Yield Impact**: 0%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge exclusion ring visible at 6 o'clock, but ring width 4.0mm instead of 3.0mm specification. Film deposition extended too far toward edge. Consistent across all wafers.\n\nProcess Context: Tool ID DEP-AMAT-05, PVD deposition. Edge exclusion mask at 6 o'clock shows wear. Mask last replaced 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion mask wear at 6 o'clock - mask erosion allows deposition to extend further toward edge than specification\n\n**Evidence**:\n- Mask at 6 o'clock shows visible wear\n- 4.0mm vs 3.0mm exclusion indicates 1mm mask erosion\n- 8 months since mask replacement - exceeds typical mask life\n- Consistent across wafers confirms mask geometry issue (not process drift)\n\n## Corrective Actions\n\n1. Measure mask edge position at 6 o'clock - verify erosion amount\n2. Compare to new mask specification\n3. Replace edge exclusion mask with new unit\n4. Verify new mask provides 3.0mm exclusion uniformly\n5. Check other mask positions for wear (may have similar erosion elsewhere)\n6. Run deposition qual with edge exclusion measurement at all positions\n\n## Prevention Measures\n\n- Set mask replacement interval at 6 months or 50,000 wafers\n- Add edge exclusion measurement to monthly qualification\n- Track mask wear rate to optimize replacement interval\n\n**Severity**: Low\n**Yield Impact**: 1.5% - primarily affects edge die placement and metrology alignment"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cracked wafer. Lot W2024-8890.\n\nProcess Context: Anneal. Cooling.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal Shock\n- **Mechanism**: Wafer removed from furnace too hot, cracking due to air quench.\n\n## Corrective Actions\n\n1. **Time**: Increase cool-down.\n2. **Validation**: None.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized pattern distortion. Lot W2024-5566.\n\nProcess Context: Litho. Backside burr.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside Particle/Burr\n- **Mechanism**: Wafer deformed over a backside particle, distorting pattern on front.\n\n## Corrective Actions\n\n1. **Clean**: Chuck.\n2. **Validation**: Flatness.\n\n**Severity**: Major\n**Yield Impact**: 1 die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxide defect cluster at X=30mm, Y=40mm. Defects appear as pinholes in gate oxide. Same XY on all wafers in furnace boat positions 5-20. Positions 1-4 and 21-25 clean at this location.\n\nProcess Context: FURNACE-TEL-05 gate oxidation. Boat holds 25 wafers. Defect only in middle boat positions. Quartz tube at 500 runs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz tube localized contamination affecting middle positions\n\n**Correlation Reasoning**:\n- Same XY but only positions 5-20 = position-specific within boat\n- Middle positions affected = tube contamination at that zone\n- End positions clean = contamination localized in tube center\n- Pinholes = particulate or chemical contamination during oxidation\n\n**Root Cause Determination**: Quartz tube has localized contamination or devitrification at zone serving positions 5-20, creating gate oxide pinholes at specific XY.\n\n## Corrective Actions\n\n1. **Tube inspection**: Inspect quartz tube for devitrification or deposits\n2. **Tube replacement**: Replace tube if contamination found P/N 623-5891\n3. **Position correlation**: Map defect to exact tube zone\n4. **Boat position test**: Run test with wafers at all positions\n5. **Validation**: Verify pinhole-free oxide at all positions\n\n## Prevention Measures\n\n- Quartz tube inspection every 400 runs\n- Boat position defect correlation\n- Tube replacement at 450 runs (proactive)\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc hillock. Lot W2024-7733.\n\nProcess Context: Sputter. Clamp hot spot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Heating\n- **Mechanism**: Poor thermal contact at clamp caused local overheating and hillocks.\n\n## Corrective Actions\n\n1. **Clean**: Clamp.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge clamp marks. Lot W2024-9955.\n\nProcess Context: Etch-04. Mechanical clamp.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Pressure\n- **Correlation Reasoning**: Marks align with clamp fingers.\n- **Mechanism**: Excessive clamping force indented the wafer.\n\n## Corrective Actions\n\n1. **Adjust**: Spring tension.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: Edge exclusion."
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist reticulation. Lot W2024-2234.\n\nProcess Context: Plasma. Cooling.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Overheat\n- **Mechanism**: Loss of backside He cooling caused resist to burn/reticulate.\n\n## Corrective Actions\n\n1. **Fix**: He flow.\n2. **Validation**: Flow check.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-5678. Scratches only on front side of wafer. Backside clean.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: POLY_ETCH. ESC clamp applying uneven force. Front side contact scratching.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven ESC clamping force\n- Front side scratches = face-down processing\n- Backside clean = no backside contact\n- Uneven clamp = localized high force\n\n**Correlation Reasoning**:\n- Front only = face contact issue\n- ESC clamping = force mechanism\n- Uneven = asymmetric force distribution\n\n## Corrective Actions\n\n1. **Check**: ESC clamp force distribution on ETCH-TEL-09\n2. **Adjust**: For uniform clamping\n3. **Verify**: Force uniformity\n4. **Validate**: No front side scratches\n\n## Prevention Measures\n\n- Monitor clamp force uniformity\n- Include in PM checklist\n- Track front-side defects\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-4456. Scratches appear only on wafers stored >24 hours before processing.\n\nProcess Context: Wafers stored in FOUP-4012. FOUP has moisture ingress. Corrosion particles formed during storage scratching wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP moisture ingress causing corrosion particles\n- Storage >24 hours = time for corrosion\n- Moisture in FOUP = corrosion environment\n- Particles scratch during subsequent handling\n\n**Correlation Reasoning**:\n- Time-dependent = chemical reaction\n- Moisture ingress = root cause\n- Particle formation = scratching mechanism\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-4012\n2. **Inspect**: FOUP seal integrity\n3. **Replace**: FOUP if seal failed\n4. **Review**: Storage conditions\n\n## Prevention Measures\n\n- Monitor FOUP humidity\n- Limit storage time\n- Validate FOUP seal integrity\n\n**Severity**: Major\n**Yield Impact**: Stored wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2024-8012. Total yield loss. Wafers show severe warpage and cracking.\n\nProcess Context: Tool: RTP-AMAT-05. Recipe: RTA_1050C. Cooling system failure during process. Wafers not cooled properly, thermal shock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling system failure causing thermal shock\n- Total failure = catastrophic thermal event\n- Warpage/cracking = thermal stress\n- Cooling failed = no controlled cool-down\n\n**Timeline Analysis**:\n- Process reached 1050\u00b0C\n- Cooling system failed\n- Rapid uncontrolled temperature change\n- Thermal shock fractured wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - RTP-AMAT-05\n2. **Scrap**: All cracked wafers\n3. **Diagnose**: Cooling system failure\n4. **Repair**: Cooling water/gas system\n5. **Validate**: Thermal profile verification\n\n## Investigation Steps\n\n1. Review cooling system logs\n2. Check coolant flow and temperature\n3. Identify failure mode\n4. Verify lamp controller interaction\n\n## Prevention Measures\n\n- Cooling system monitoring\n- Interlock for cooling loss\n- Auto-shutdown on cooling failure\n- Thermal runaway protection\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4901. 7% yield loss at 4-7mm from edge. 3 wafers affected. First lot after extended tool idle (72 hours).\n\nProcess Context: ETCH-LAM-26, Recipe: OXIDE_MAIN. Tool idle 72 hours for holiday weekend. Standard 3-wafer seasoning run before production. No other lots affected after first lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after extended idle\n- 72-hour idle requires more than standard 3-wafer seasoning\n- Extended idle allows moisture absorption and surface changes\n- First lot absorbed conditioning, subsequent lots normal\n\n**Contributing Factors**:\n- Seasoning wafer count not scaled for idle duration\n- No extended-idle procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Affected lot already processed, review for rework\n2. **No additional action**: Tool now conditioned, running normally\n3. **Document**: Record idle duration and yield impact\n4. **Procedure update**: Define extended idle seasoning requirements\n\n## Prevention Measures\n\n- Create idle-duration-based seasoning matrix:\n  - <24 hrs: 3 wafers\n  - 24-48 hrs: 5 wafers  \n  - >48 hrs: 10 wafers\n- Implement automatic seasoning adjustment based on idle time\n- Add first-lot-after-idle yield monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal completion of lot W2025-2012. All inline SPC points within control limits. No alarms.\n\nProcess Context: Tool: PVD-AMAT-07. Recipe: ALCU_DEP. Film stress -50 MPa (target -30 to -70). Resistivity 3.1 \u00b5\u03a9\u00b7cm. Uniformity <2%.",
    "output": "## Assessment\n\n**Status**: Normal Production - AlCu Deposition Optimal\n\n- Stress: -50 MPa (centered in target)\n- Resistivity: 3.1 \u00b5\u03a9\u00b7cm (excellent)\n- Uniformity: <2%\n- SPC: In control\n\n## Analysis\n\nAlCu deposition in excellent state:\n1. **Stress**: Centered on target\n2. **Resistivity**: Low, on target\n3. **Uniformity**: Excellent\n4. **Quality**: Consistent\n\n## Recommendations\n\n**No corrective action required**\n\nPVD status:\n- Target: Good life\n- Chamber: Clean\n- Magnetron: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No visual defects. Lot W2024-GOOD-05.\n\nProcess Context: Wet clean. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Clean.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0567. 14% yield loss at 6-12mm from edge. 8 wafers affected. Chamber pressure baseline shifted 3 mTorr higher than historical.\n\nProcess Context: ETCH-TEL-14, Recipe: VIA_ETCH_ADV. Base pressure at 8 mTorr vs. 5 mTorr historical. Turbo pump approaching 40,000 hours runtime.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Turbo pump performance degradation\n- Base pressure 3 mTorr above historical indicates pump degradation\n- 40,000 hours runtime suggests bearing or rotor wear\n- Elevated base pressure affecting edge zone vacuum quality\n\n**Contributing Factors**:\n- Turbo pump runtime not tracked for replacement\n- Base pressure trending not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-14\n2. **Pump diagnostics**: Check speed, vibration, temperature\n3. **Replace turbo**: If degraded, P/N 634-0123\n4. **Verify base pressure**: Must achieve <5 mTorr\n5. **System leak check**: Confirm no other leak sources\n\n## Prevention Measures\n\n- Implement turbo pump runtime tracking\n- Replace at 35,000 hours proactively\n- Add base pressure to daily monitoring checklist\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random bridging. Lot W2024-6644.\n\nProcess Context: Etch. Polymer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Polymer Micromasking\n- **Mechanism**: Random polymer fall-on during etch caused micromasking and bridging.\n\n## Corrective Actions\n\n1. **Clean**: Chamber.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-1409. Defects identified as photoresist particles. 9% yield loss. Issue in lithography area only.\n\nProcess Context: Lithography area showing resist particle contamination. EBR solvent bath contaminated. Resist residue building in solvent recirculation. Bath at 2 weeks age (spec: 1 week).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent bath contamination\n- Resist particles \u2192 photoresist source\n- Lithography area \u2192 EBR process\n- Bath age 2 weeks \u2192 exceeds 1 week spec\n- Recirculation \u2192 contamination buildup\n\n**Correlation Reasoning**:\n- Resist particles \u2192 EBR correlation\n- Bath age \u2192 contamination accumulation\n- Recirculation \u2192 buildup mechanism\n- Lithography-specific \u2192 EBR location\n\n## Corrective Actions\n\n1. **Immediate**: Replace EBR solvent bath\n2. **Bath clean**: Full tank cleaning\n3. **Filter check**: Verify filter function\n4. **Fresh solvent**: Fill with new solvent\n5. **Schedule enforcement**: Weekly bath change\n\n## Prevention Measures\n\n- Enforce weekly bath replacement\n- Track bath age with alerts\n- Regular bath quality monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Good lot. Lot W2024-GOOD-07.\n\nProcess Context: PVD. Stable.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Stable process.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster on lot W2024-7854. Cluster at XY (-25mm, 50mm) on wafers 8-25. Wafers 1-7 clean. Cluster appeared mid-lot. 17% yield loss.\n\nProcess Context: LITH-ASML-05, Recipe: I-LINE_LAYER2. Chuck contamination event mid-lot. Particle deposited on chuck at wafer 8 load. Fixed contamination for subsequent wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination event mid-lot\n- Wafers 1-7 clean, 8-25 affected \u2192 mid-lot onset\n- Fixed XY location \u2192 chuck contamination\n- Particle deposited during wafer 8 sequence\n- Contamination persisted for subsequent wafers\n\n**Correlation Reasoning**:\n- Mid-lot onset \u2192 contamination event timing\n- Fixed location \u2192 chuck surface defect\n- Wafers 8-25 all affected \u2192 persistent contamination\n- XY correlation \u2192 chuck coordinate mapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-05\n2. **Chuck inspection**: Locate contamination at (-25mm, 50mm)\n3. **Chuck clean**: Remove contamination\n4. **Verify clean**: Visual and particle wafer check\n5. **Source investigation**: Where did particle come from?\n\n## Prevention Measures\n\n- Implement mid-lot particle monitoring\n- Add chuck clean between lots\n- Configure LOC defect detection for contamination events\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random peeling. Lot W2024-4422.\n\nProcess Context: CMP. Stress.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shear Stress\n- **Mechanism**: CMP shear force caused random peeling of weak interface.\n\n## Corrective Actions\n\n1. **Process**: Adhesion promoter.\n2. **Validation**: Tape test.\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete wafer failure on lot W2024-4789. >85% defect coverage. Failure appeared after extended tool idle (72+ hours).\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: CONTACT_ETCH. Chamber not conditioned after 72-hour idle. First production lot after weekend.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after extended idle\n- 72+ hour idle = significant seasoning loss\n- First lot after idle = insufficient conditioning\n- Complete failure = gross process deviation\n\n**Timeline Analysis**:\n- Friday: Last production\n- 72+ hour idle\n- Monday: Production started without conditioning\n- Entire lot failed\n\n## Corrective Actions\n\n1. **Immediate**: Run full conditioning sequence (20 wafers)\n2. **Quarantine**: Affected lot\n3. **Verify**: Chamber matching restored\n4. **Validate**: Qual wafer before production\n\n## Investigation Steps\n\n1. Review chamber matching data\n2. Check seasoning wafer logs\n3. Verify conditioning SOP followed\n4. Assess wafer disposition\n\n## Prevention Measures\n\n- Mandatory conditioning after >24 hour idle\n- Auto-conditioning recipe triggered by idle time\n- Idle time tracking in MES\n- Qual gate before production release\n\n**Severity**: Critical\n**Yield Impact**: 85-100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-5632. Defect ring at 35-55mm from center. Film thickness variation in ring zone. 16% yield loss on 14 wafers.\n\nProcess Context: CVD-AMAT-02 tungsten CVD. Recipe: W_PLUG_V3. Ring radius consistent across lot. After extended tool idle (>4 hours). Seasoning film suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination in ring zone after extended idle\n- 4+ hour idle allowed seasoning film moisture absorption\n- Ring pattern corresponds to chamber seasoning weak zone\n- Film thickness variation from particulate generation\n\n**Contributing Factors**:\n- Seasoning film not stable after extended idle\n- Chamber wall temperature cycling during idle\n- Moisture uptake in porous seasoning region\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 conditioning wafers before production\n2. **Chamber inspection**: Check for flaking seasoning film\n3. **Wet clean consideration**: Full wet clean if extensive flaking\n4. **Idle protocol**: Implement idle time limit with auto-conditioning\n5. **Validation**: Process test wafer, verify no donut pattern\n\n## Prevention Measures\n\n- Set idle time alarm at 4 hours with conditioning requirement\n- Implement auto-seasoning after idle >2 hours\n- Track seasoning stability vs idle time\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-0891. Defects concentrated 5-7mm from edge. Yield loss 9%. Only affects lots processed on night shift.\n\nProcess Context: Tool: ETCH-LAM-05. Recipe: STI_ETCH_V2. Day shift lots normal. Night shift operator is new trainee.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation\n- Night shift trainee may be using incorrect load sequence\n- Possible wafer placement offset affecting edge exposure\n- Day shift normal rules out equipment issue\n\n**Correlation**:\n- Defects only on night shift production\n- New trainee involvement suggests procedure deviation\n\n## Corrective Actions\n\n1. **Review**: Observe night shift operator load procedure\n2. **Verify**: Check wafer centering on chuck\n3. **Retrain**: Ensure correct placement and recipe selection\n4. **Supervise**: Assign mentor for remaining training period\n\n## Prevention Measures\n\n- Require sign-off on critical process steps\n- Add placement verification sensor\n- Implement operator certification program\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 16% yield loss. Defects within 50mm radius. Automotive IC leakage at center high. 14 wafers affected.\n\nProcess Context: Automotive grade 40nm. Center subthreshold leakage higher. Gate length at center shorter. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gate length shorter causing higher leakage\n- Shorter gate at center increasing subthreshold leakage\n- Critical for automotive leakage specification\n- Center CD bias from litho or etch\n\n**Contributing Factors**:\n- Litho dose at center\n- Etch rate at center\n- Focus variation at center fields\n\n## Corrective Actions\n\n1. **CD analysis**: Center gate length measurement\n2. **Litho verification**: Check center dose and focus\n3. **Etch uniformity**: Verify etch rate at center\n4. **Leakage correlation**: Establish CD-leakage correlation\n5. **Validation**: Achieve automotive leakage spec at center\n\n## Prevention Measures\n\n- Add center leakage to automotive monitoring\n- Track center CD at all critical layers\n- Zero-defect focus on center die\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0345. 15% yield loss at 8-14mm from edge. 9 wafers affected. Issue isolated to single process chamber on cluster tool.\n\nProcess Context: ETCH-AMAT-11 (4-chamber cluster). Only Chamber C showing defects. Chamber C O-ring at 2,700 RF-hours. Other chambers at 1,500-2,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber C O-ring exceeding life limit\n- Chamber C at 2,700 RF-hours exceeds 2,500 RF-hour spec\n- Other chambers (1,500-2,000 hrs) showing normal yield\n- Clear chamber-specific correlation confirms root cause\n\n**Contributing Factors**:\n- Cluster tool chambers on different PM schedules\n- Chamber C replacement cycle out of sync\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber C routing\n2. **Replace O-ring**: Chamber C only, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Seasoning**: 5-wafer conditioning\n5. **Chamber match**: Verify Chamber C matches A, B, D\n\n## Prevention Measures\n\n- Synchronize O-ring replacement across all chambers\n- Implement per-chamber RF-hour tracking dashboard\n- Configure FDC for chamber-to-chamber comparison\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2620. Ring defects at 50-65mm. 23% yield loss on 16 wafers. Multiple lots affected over 3 days.\n\nProcess Context: CVD-AMAT-16, Recipe: W_NUCLEATION. Chamber liner flaking at mid-radius. Flakes causing particle contamination at ring zone. Liner at 5,500 RF-hours (spec: 5,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner flaking beyond life limit\n- Liner at 5,500 RF-hours exceeds 5,000 spec\n- Flaking concentrated at mid-radius (typical wear zone)\n- Flakes creating particle donut pattern\n- Multiple lots over 3 days indicates progressive failure\n\n**Contributing Factors**:\n- Liner replacement schedule not enforced\n- Flaking developed at characteristic radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-16\n2. **Replace liner**: P/N 718-0789 full liner kit\n3. **Chamber clean**: Remove all flake contamination\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 15 wafers after liner change\n\n## Prevention Measures\n\n- Enforce liner replacement at 5,000 RF-hours\n- Add liner inspection to weekly PM\n- Track liner condition trending\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965. 13% yield loss at center. Defects correlate with chuck lift pin locations. 8 wafers affected.\n\nProcess Context: CVD-AMAT-25, Recipe: SACVD_BPSG. Three lift pins at center zone causing local hot spots. Pin heights uneven after recent adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven lift pin heights causing wafer seating issues\n- Lift pin adjustment created uneven heights\n- Uneven seating causing localized thermal variation\n- Hot spots at lift pin locations affecting deposition\n- Defect pattern matches 3-pin center configuration\n\n**Contributing Factors**:\n- Pin height verification not in post-adjustment check\n- Thermal contact non-uniformity from poor seating\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-25\n2. **Pin adjustment**: Level all lift pins to specification\n3. **Height verification**: Use gauge to verify \u00b10.1mm\n4. **Wafer seating test**: Verify uniform contact\n5. **Thermal uniformity**: Check temperature distribution\n\n## Prevention Measures\n\n- Require pin height verification after any adjustment\n- Add wafer seating verification to qualification\n- Include lift pin check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at notch position on lot W2024-4456. Defects rotate with wafer orientation. 6mm from edge.\n\nProcess Context: Tool: COAT-TEL-08. Recipe: PHOTO_PR. Defects present before alignment step. Pre-existing condition from previous process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-existing defects from upstream process\n- Defects rotate with notch = pre-alignment origin\n- Present before current process = upstream source\n- Notch position = handling damage from earlier step\n\n**Position Correlation**:\n- Rotation with wafer = fixed on wafer\n- Pre-alignment = not current tool\n- Notch area = handling contact point\n\n## Corrective Actions\n\n1. **Trace**: Upstream processing history\n2. **Inspect**: Previous tool handlers for notch damage\n3. **Identify**: Upstream source of defects\n4. **Fix**: Root cause in upstream process\n\n## Prevention Measures\n\n- Add notch inspection at incoming\n- Track defects through process flow\n- Identify upstream handling issues\n\n**Severity**: Major\n**Yield Impact**: Notch area die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-8456. Defects 6-9mm from edge. Yield loss 15%. Tool A affected, Tool B (identical model) normal.\n\nProcess Context: Tools: ETCH-LAM-17 (affected), ETCH-LAM-18 (normal). Same recipe, same lot split between tools. Tools are matched set.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool-to-tool matching drift\n- ETCH-LAM-17 has drifted from matched state with ETCH-LAM-18\n- Same recipe and lot rules out recipe/material issues\n- Tool-specific hardware or calibration difference\n\n**Correlation**:\n- Same lot split between tools\n- Only LAM-17 affected confirms tool-specific issue\n\n## Corrective Actions\n\n1. **Compare**: Run matching wafers on both tools\n2. **Identify**: Find parameter differences (RF, pressure, temperature)\n3. **Calibrate**: Re-match ETCH-LAM-17 to ETCH-LAM-18 baseline\n4. **Validate**: Confirm matching within \u00b13% for all parameters\n\n## Prevention Measures\n\n- Run weekly tool matching monitors\n- Track tool-to-tool delta trends\n- Set matching drift alarm limits\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 18% yield loss. Strained silicon relaxation at edge. 20 wafers affected. SiGe epitaxy at edge showing defects.\n\nProcess Context: EPI-AMAT-03 SiGe epitaxy. Recipe: SIGE_STRAIN_V2. Edge temperature 12C lower than center. Growth rate uniform. Ge content: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity affecting SiGe growth quality\n- 12C lower edge temperature causing lattice defects\n- SiGe growth kinetics different at edge temperature\n- Strain relaxation from defective edge epitaxy\n\n**Contributing Factors**:\n- Lamp heating edge zone under-powered\n- Wafer edge emissivity different from center\n- Susceptor edge thermal mass affecting temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run TC wafer for full thermal profile\n2. **Lamp adjustment**: Increase edge zone lamp power\n3. **Emissivity correction**: Apply edge emissivity compensation\n4. **Recipe tune**: Adjust edge zone setpoint\n5. **Validation**: Verify edge temperature within \u00b15C of target\n\n## Prevention Measures\n\n- Add edge defect density to epitaxy qualification\n- Track edge temperature uniformity via pyrometry\n- Include edge TEM analysis in SiGe process development\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7234. 16% yield loss at 6-12mm from edge. 10 wafers affected. Bias RF showing forward/reflected power imbalance.\n\nProcess Context: ETCH-LAM-27, Recipe: DUAL_FREQ_ETCH. Bias RF forward 1000W but reflected 180W (18%) vs. spec <10%. RF cable connector suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF cable connector degradation\n- 18% reflected power far exceeds 10% specification\n- Forward/reflected imbalance indicates impedance mismatch\n- Connector degradation or loose connection likely cause\n- Edge zone particularly sensitive to RF delivery issues\n\n**Contributing Factors**:\n- RF cable connectors not in regular PM inspection\n- Reflected power alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-27\n2. **Inspect connectors**: Check all RF cable connections\n3. **Re-torque or replace**: Connectors showing wear P/N 925-0789\n4. **RF verification**: Confirm reflected power <10%\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add RF connector inspection to quarterly PM\n- Reduce reflected power alarm to 12%\n- Implement reflected power trending\n- Use torque-indicating connectors\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge pitting. Lot W2024-3366.\n\nProcess Context: Etch-LAM-02. Bias power spike.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Micro-arcing\n- **Mechanism**: Power spikes caused breakdown of the sheath at the edge, leading to pitting.\n\n## Corrective Actions\n\n1. **Check**: RF generator stability.\n2. **Validation**: Bias log monitor.\n\n**Severity**: Major\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-4456. Progressive degradation observed: wafer 1 shows 60% defectivity, wafer 25 shows 98% defectivity. Pattern is consistent with increasing contamination throughout lot.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-02. High-current BF2 implant. FDC shows: beam current degraded from 15mA to 2mA over lot duration. Faraday cup readings erratic. Source filament hours at 890 (limit: 800).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ion source filament end-of-life causing progressive beam degradation\n\n**Failure Mechanism**: The ion source filament exceeded its operational lifetime (890 hrs vs 800 hr limit):\n1. Filament degradation reduced ionization efficiency\n2. Beam current progressively decreased throughout lot\n3. Under-dosing increased with each wafer\n4. By wafer 25, beam at 2mA vs 15mA target = 87% under-dose\n5. Erratic Faraday readings indicate beam instability\n\n**Timeline Analysis**:\n- Progressive degradation pattern = gradual failure\n- Not sudden failure but missed PM threshold\n- Wafer 1 at 60% defect suggests filament already marginal at lot start\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-02\n2. Quarantine entire lot W2024-4456\n3. Assess rework potential (re-implant if dose too low)\n4. Replace ion source filament immediately\n\n## Investigation Steps\n\n1. Review PM tracking system - why was 800-hour limit exceeded?\n2. Inspect filament for erosion pattern\n3. Verify Faraday cup calibration\n4. Check beam current specification compliance trending\n5. Review all lots processed in last 90 hours (since passing limit)\n\n## Prevention Measures\n\n1. Implement hard interlock at filament hour limit\n2. Add beam current trending with early warning at 90% life\n3. Review PM tracking compliance process\n4. Add dose verification measurement in recipe\n\n**Severity**: Critical\n**Yield Impact**: 95% (progressive degradation, early wafers may be salvageable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1345. 19% yield loss at 5-10mm from edge. 13 wafers affected. Throttle valve showing erratic behavior in FDC data.\n\nProcess Context: ETCH-AMAT-07, Recipe: CONTACT_OPEN. Throttle valve position oscillating \u00b15% during process. Valve at 18,000 cycles (life spec: 20,000 cycles).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Throttle valve wear causing pressure instability\n- Valve at 18,000 cycles approaching 20,000 cycle life limit\n- Position oscillation \u00b15% indicates mechanical wear\n- Pressure instability affecting edge plasma uniformity\n\n**Contributing Factors**:\n- Valve approaching end of life without replacement\n- FDC oscillation alarm threshold too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-07\n2. **Replace throttle valve**: P/N 623-0456\n3. **Position calibration**: Calibrate new valve\n4. **Pressure stability test**: Verify <\u00b11% variation\n5. **Process qual**: Confirm uniformity <5%\n\n## Prevention Measures\n\n- Implement cycle counting with 90% life warning\n- Reduce position oscillation alarm to \u00b12%\n- Add valve replacement to predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7721. Wafers show >95% electrostatic discharge (ESD) damage with characteristic 'starburst' patterns at device locations. Gate oxide breakdown evident across entire wafer.\n\nProcess Context: Wafer handling in SORTER-BROOKS-01. Standard wafer sorting operation. FDC shows: ionizer bar status 'offline' throughout lot processing. Relative humidity at 25% (spec: 40-60%). Operator reported static 'snap' when touching equipment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESD damage from disabled ionizer combined with low humidity environment\n\n**Failure Mechanism**: Multiple ESD-promoting conditions converged:\n1. Ionizer bar offline = no charge neutralization\n2. Low humidity (25%) = high static charge accumulation\n3. Wafer handling generated triboelectric charging\n4. Accumulated charge exceeded gate oxide breakdown voltage\n5. ESD events damaged all wafers during sorting\n\n**Starburst Pattern**: Characteristic of ESD-induced gate oxide breakdown, where discharge creates visible damage patterns at device locations.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SORTER-BROOKS-01\n2. Scrap lot W2024-7721 (ESD damage is permanent)\n3. Restore ionizer bar operation immediately\n4. Contact facilities to restore humidity control\n\n## Investigation Steps\n\n1. Determine why ionizer bar was offline\n2. Check ionizer maintenance records and PM schedule\n3. Review humidity excursion timeline and cause\n4. Verify all ESD controls in handling areas\n5. Check other sorters and handling equipment for ionizer status\n\n## Prevention Measures\n\n1. Add ionizer status interlock preventing wafer handling\n2. Implement humidity monitoring with low-limit alarm\n3. Add ionizer PM to critical maintenance schedule\n4. Install redundant ionization for critical handling steps\n5. Add ESD monitoring at wafer handling points\n\n**Severity**: Critical\n**Yield Impact**: 100% (ESD damage destroys gate integrity permanently)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4521. Ring at 55-75mm radius with particles. 13% yield loss on 8 wafers. Particles concentrated at ring location only.\n\nProcess Context: ETCH-TEL-03, Recipe: OXIDE_VIA. Chamber ceiling showing buildup ring. Buildup pattern at 60-70mm from center. Particles flaking from ceiling buildup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling buildup ring flaking particles\n- Buildup ring pattern on ceiling at 60-70mm\n- Flaking particles falling onto wafer at same radius\n- Particle distribution matches ceiling buildup location\n- Gravity-driven particle deposition creating donut\n\n**Contributing Factors**:\n- Ceiling cleaning not thorough in PM\n- Buildup accumulates at specific radius due to gas flow\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-03\n2. **Ceiling clean**: Focus on ring buildup area\n3. **Full chamber clean**: Ensure all buildup removed\n4. **Particle wafer**: Verify <0.05 particles/cm\u00b2\n5. **Seasoning**: 5-wafer conditioning\n\n## Prevention Measures\n\n- Add ceiling visual inspection to PM\n- Focus cleaning on known buildup zones\n- Increase particle wafer frequency\n\n**Severity**: Major\n**Yield Impact**: 13%"
  }
]