
STM32_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fb0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030bc  080030bc  000130bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030e0  080030e0  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  080030e0  080030e0  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030e0  080030e0  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030e0  080030e0  000130e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030e4  080030e4  000130e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080030e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000060  08003148  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08003148  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008e2e  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000205c  00000000  00000000  00028efa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b48  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000086d  00000000  00000000  0002baa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017957  00000000  00000000  0002c30d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f13f  00000000  00000000  00043c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008272d  00000000  00000000  00052da3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a84  00000000  00000000  000d54d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000d7f54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080030a4 	.word	0x080030a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080030a4 	.word	0x080030a4

0800014c <getkeyinput>:
#include "button.h"

int checkco;

void getkeyinput()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	getkeyinput1();
 8000150:	f000 f8b2 	bl	80002b8 <getkeyinput1>
	getkeyinput3();
 8000154:	f000 f9b0 	bl	80004b8 <getkeyinput3>
	if(is_button3_press()==1)
 8000158:	f000 f99c 	bl	8000494 <is_button3_press>
 800015c:	4603      	mov	r3, r0
 800015e:	2b01      	cmp	r3, #1
 8000160:	d10a      	bne.n	8000178 <getkeyinput+0x2c>
	{
		if(checkco==0)
 8000162:	4b2f      	ldr	r3, [pc, #188]	; (8000220 <getkeyinput+0xd4>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	2b00      	cmp	r3, #0
 8000168:	d103      	bne.n	8000172 <getkeyinput+0x26>
		{checkco=1;}
 800016a:	4b2d      	ldr	r3, [pc, #180]	; (8000220 <getkeyinput+0xd4>)
 800016c:	2201      	movs	r2, #1
 800016e:	601a      	str	r2, [r3, #0]
 8000170:	e002      	b.n	8000178 <getkeyinput+0x2c>
		else{checkco=0;}
 8000172:	4b2b      	ldr	r3, [pc, #172]	; (8000220 <getkeyinput+0xd4>)
 8000174:	2200      	movs	r2, #0
 8000176:	601a      	str	r2, [r3, #0]
	}
	switch (mode)
 8000178:	4b2a      	ldr	r3, [pc, #168]	; (8000224 <getkeyinput+0xd8>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	3b01      	subs	r3, #1
 800017e:	2b03      	cmp	r3, #3
 8000180:	d842      	bhi.n	8000208 <getkeyinput+0xbc>
 8000182:	a201      	add	r2, pc, #4	; (adr r2, 8000188 <getkeyinput+0x3c>)
 8000184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000188:	08000199 	.word	0x08000199
 800018c:	080001bb 	.word	0x080001bb
 8000190:	080001d5 	.word	0x080001d5
 8000194:	080001ef 	.word	0x080001ef
	{
	case 1 :
		if((checkco==1))
 8000198:	4b21      	ldr	r3, [pc, #132]	; (8000220 <getkeyinput+0xd4>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d105      	bne.n	80001ac <getkeyinput+0x60>
	    {
			fsm_run();
 80001a0:	f000 fe70 	bl	8000e84 <fsm_run>
		    display_traffic1();
 80001a4:	f001 f9fa 	bl	800159c <display_traffic1>
			display_traffic2();
 80001a8:	f001 fb36 	bl	8001818 <display_traffic2>
	    }
	    if(checkco==0)
 80001ac:	4b1c      	ldr	r3, [pc, #112]	; (8000220 <getkeyinput+0xd4>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d12b      	bne.n	800020c <getkeyinput+0xc0>
		{
			turn_off();
 80001b4:	f000 fe6e 	bl	8000e94 <turn_off>
	    }
		break;
 80001b8:	e028      	b.n	800020c <getkeyinput+0xc0>
	case 2 :
		if((checkco==1))
 80001ba:	4b19      	ldr	r3, [pc, #100]	; (8000220 <getkeyinput+0xd4>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	2b01      	cmp	r3, #1
 80001c0:	d101      	bne.n	80001c6 <getkeyinput+0x7a>
	    {
			getkeyinput2();
 80001c2:	f000 f909 	bl	80003d8 <getkeyinput2>
	    }
	    if(checkco==0)
 80001c6:	4b16      	ldr	r3, [pc, #88]	; (8000220 <getkeyinput+0xd4>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d120      	bne.n	8000210 <getkeyinput+0xc4>
		{
			turn_off();
 80001ce:	f000 fe61 	bl	8000e94 <turn_off>
	    }
		break;
 80001d2:	e01d      	b.n	8000210 <getkeyinput+0xc4>
	case 3 :
		if((checkco==1))
 80001d4:	4b12      	ldr	r3, [pc, #72]	; (8000220 <getkeyinput+0xd4>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2b01      	cmp	r3, #1
 80001da:	d101      	bne.n	80001e0 <getkeyinput+0x94>
	    {
			getkeyinput2();
 80001dc:	f000 f8fc 	bl	80003d8 <getkeyinput2>
	    }
	    if(checkco==0)
 80001e0:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <getkeyinput+0xd4>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d115      	bne.n	8000214 <getkeyinput+0xc8>
		{
			turn_off();
 80001e8:	f000 fe54 	bl	8000e94 <turn_off>
	    }
		break;
 80001ec:	e012      	b.n	8000214 <getkeyinput+0xc8>
	case 4 :
		if((checkco==1))
 80001ee:	4b0c      	ldr	r3, [pc, #48]	; (8000220 <getkeyinput+0xd4>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	d101      	bne.n	80001fa <getkeyinput+0xae>
	    {
			getkeyinput2();
 80001f6:	f000 f8ef 	bl	80003d8 <getkeyinput2>
	    }
	    if(checkco==0)
 80001fa:	4b09      	ldr	r3, [pc, #36]	; (8000220 <getkeyinput+0xd4>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d10a      	bne.n	8000218 <getkeyinput+0xcc>
		{
			turn_off();
 8000202:	f000 fe47 	bl	8000e94 <turn_off>
	    }
		 break;
 8000206:	e007      	b.n	8000218 <getkeyinput+0xcc>
	default : break;
 8000208:	bf00      	nop
 800020a:	e006      	b.n	800021a <getkeyinput+0xce>
		break;
 800020c:	bf00      	nop
 800020e:	e004      	b.n	800021a <getkeyinput+0xce>
		break;
 8000210:	bf00      	nop
 8000212:	e002      	b.n	800021a <getkeyinput+0xce>
		break;
 8000214:	bf00      	nop
 8000216:	e000      	b.n	800021a <getkeyinput+0xce>
		 break;
 8000218:	bf00      	nop
	}

}
 800021a:	bf00      	nop
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	2000007c 	.word	0x2000007c
 8000224:	20000018 	.word	0x20000018

08000228 <checkchedo>:
int timercountdown = 200;

int mode = 1;

void checkchedo()
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
	if(checkco!=1)
 800022c:	4b1f      	ldr	r3, [pc, #124]	; (80002ac <checkchedo+0x84>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	2b01      	cmp	r3, #1
 8000232:	d034      	beq.n	800029e <checkchedo+0x76>
	{switch (count)
 8000234:	4b1e      	ldr	r3, [pc, #120]	; (80002b0 <checkchedo+0x88>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	3b01      	subs	r3, #1
 800023a:	2b03      	cmp	r3, #3
 800023c:	d82e      	bhi.n	800029c <checkchedo+0x74>
 800023e:	a201      	add	r2, pc, #4	; (adr r2, 8000244 <checkchedo+0x1c>)
 8000240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000244:	08000255 	.word	0x08000255
 8000248:	08000267 	.word	0x08000267
 800024c:	08000279 	.word	0x08000279
 8000250:	0800028b 	.word	0x0800028b
	{
	case 1 :
		update7SEGa(1);
 8000254:	2001      	movs	r0, #1
 8000256:	f000 f97f 	bl	8000558 <update7SEGa>
		display7SEGa(count);
 800025a:	4b15      	ldr	r3, [pc, #84]	; (80002b0 <checkchedo+0x88>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	4618      	mov	r0, r3
 8000260:	f000 f9a4 	bl	80005ac <display7SEGa>
		break;
 8000264:	e01b      	b.n	800029e <checkchedo+0x76>
	case 2 :
		update7SEGa(1);
 8000266:	2001      	movs	r0, #1
 8000268:	f000 f976 	bl	8000558 <update7SEGa>
		display7SEGa(count);
 800026c:	4b10      	ldr	r3, [pc, #64]	; (80002b0 <checkchedo+0x88>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4618      	mov	r0, r3
 8000272:	f000 f99b 	bl	80005ac <display7SEGa>
		break;
 8000276:	e012      	b.n	800029e <checkchedo+0x76>
	case 3 :
		update7SEGa(1);
 8000278:	2001      	movs	r0, #1
 800027a:	f000 f96d 	bl	8000558 <update7SEGa>
		display7SEGa(count);
 800027e:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <checkchedo+0x88>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4618      	mov	r0, r3
 8000284:	f000 f992 	bl	80005ac <display7SEGa>
		break;
 8000288:	e009      	b.n	800029e <checkchedo+0x76>
	case 4 :
		update7SEGa(1);
 800028a:	2001      	movs	r0, #1
 800028c:	f000 f964 	bl	8000558 <update7SEGa>
		display7SEGa(count);
 8000290:	4b07      	ldr	r3, [pc, #28]	; (80002b0 <checkchedo+0x88>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4618      	mov	r0, r3
 8000296:	f000 f989 	bl	80005ac <display7SEGa>
		break;
 800029a:	e000      	b.n	800029e <checkchedo+0x76>
	default : break;
 800029c:	bf00      	nop
	}
	}
	mode=count;
 800029e:	4b04      	ldr	r3, [pc, #16]	; (80002b0 <checkchedo+0x88>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a04      	ldr	r2, [pc, #16]	; (80002b4 <checkchedo+0x8c>)
 80002a4:	6013      	str	r3, [r2, #0]
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	2000007c 	.word	0x2000007c
 80002b0:	20000000 	.word	0x20000000
 80002b4:	20000018 	.word	0x20000018

080002b8 <getkeyinput1>:

void getkeyinput1()
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	keyreg0=keyreg1;
 80002bc:	4b25      	ldr	r3, [pc, #148]	; (8000354 <getkeyinput1+0x9c>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a25      	ldr	r2, [pc, #148]	; (8000358 <getkeyinput1+0xa0>)
 80002c2:	6013      	str	r3, [r2, #0]
	keyreg1=keyreg2;
 80002c4:	4b25      	ldr	r3, [pc, #148]	; (800035c <getkeyinput1+0xa4>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a22      	ldr	r2, [pc, #136]	; (8000354 <getkeyinput1+0x9c>)
 80002ca:	6013      	str	r3, [r2, #0]
	keyreg2=HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 80002cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002d0:	4823      	ldr	r0, [pc, #140]	; (8000360 <getkeyinput1+0xa8>)
 80002d2:	f001 fec5 	bl	8002060 <HAL_GPIO_ReadPin>
 80002d6:	4603      	mov	r3, r0
 80002d8:	461a      	mov	r2, r3
 80002da:	4b20      	ldr	r3, [pc, #128]	; (800035c <getkeyinput1+0xa4>)
 80002dc:	601a      	str	r2, [r3, #0]
	if((keyreg0==keyreg1)&&(keyreg1==keyreg2))
 80002de:	4b1e      	ldr	r3, [pc, #120]	; (8000358 <getkeyinput1+0xa0>)
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	4b1c      	ldr	r3, [pc, #112]	; (8000354 <getkeyinput1+0x9c>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	429a      	cmp	r2, r3
 80002e8:	d12f      	bne.n	800034a <getkeyinput1+0x92>
 80002ea:	4b1a      	ldr	r3, [pc, #104]	; (8000354 <getkeyinput1+0x9c>)
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	4b1b      	ldr	r3, [pc, #108]	; (800035c <getkeyinput1+0xa4>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d129      	bne.n	800034a <getkeyinput1+0x92>
	{
		if(keyreg3!=keyreg2)
 80002f6:	4b1b      	ldr	r3, [pc, #108]	; (8000364 <getkeyinput1+0xac>)
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	4b18      	ldr	r3, [pc, #96]	; (800035c <getkeyinput1+0xa4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	429a      	cmp	r2, r3
 8000300:	d017      	beq.n	8000332 <getkeyinput1+0x7a>
		{
			keyreg3=keyreg2;
 8000302:	4b16      	ldr	r3, [pc, #88]	; (800035c <getkeyinput1+0xa4>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	4a17      	ldr	r2, [pc, #92]	; (8000364 <getkeyinput1+0xac>)
 8000308:	6013      	str	r3, [r2, #0]
			if(keyreg2==pressed_state)
 800030a:	4b14      	ldr	r3, [pc, #80]	; (800035c <getkeyinput1+0xa4>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d11b      	bne.n	800034a <getkeyinput1+0x92>
			{
				///TO DO
				count++;
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <getkeyinput1+0xb0>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	3301      	adds	r3, #1
 8000318:	4a13      	ldr	r2, [pc, #76]	; (8000368 <getkeyinput1+0xb0>)
 800031a:	6013      	str	r3, [r2, #0]
				if(count>4){count=1;}
 800031c:	4b12      	ldr	r3, [pc, #72]	; (8000368 <getkeyinput1+0xb0>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	2b04      	cmp	r3, #4
 8000322:	dd02      	ble.n	800032a <getkeyinput1+0x72>
 8000324:	4b10      	ldr	r3, [pc, #64]	; (8000368 <getkeyinput1+0xb0>)
 8000326:	2201      	movs	r2, #1
 8000328:	601a      	str	r2, [r3, #0]
				timercountdown=200;
 800032a:	4b10      	ldr	r3, [pc, #64]	; (800036c <getkeyinput1+0xb4>)
 800032c:	22c8      	movs	r2, #200	; 0xc8
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	e00b      	b.n	800034a <getkeyinput1+0x92>
			}
		}
		else
		{
			timercountdown--;
 8000332:	4b0e      	ldr	r3, [pc, #56]	; (800036c <getkeyinput1+0xb4>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	3b01      	subs	r3, #1
 8000338:	4a0c      	ldr	r2, [pc, #48]	; (800036c <getkeyinput1+0xb4>)
 800033a:	6013      	str	r3, [r2, #0]
			if(timercountdown==0)
 800033c:	4b0b      	ldr	r3, [pc, #44]	; (800036c <getkeyinput1+0xb4>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d102      	bne.n	800034a <getkeyinput1+0x92>
			{
				keyreg3=normal_state;
 8000344:	4b07      	ldr	r3, [pc, #28]	; (8000364 <getkeyinput1+0xac>)
 8000346:	2201      	movs	r2, #1
 8000348:	601a      	str	r2, [r3, #0]
			}
		}
	}
	checkchedo();
 800034a:	f7ff ff6d 	bl	8000228 <checkchedo>
}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	20000008 	.word	0x20000008
 8000358:	20000004 	.word	0x20000004
 800035c:	2000000c 	.word	0x2000000c
 8000360:	40011000 	.word	0x40011000
 8000364:	20000010 	.word	0x20000010
 8000368:	20000000 	.word	0x20000000
 800036c:	20000014 	.word	0x20000014

08000370 <display_chedo>:
	}
	timerupdate=1;
}

void display_chedo()
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
	update7SEGb(1);
 8000374:	2001      	movs	r0, #1
 8000376:	f000 faa9 	bl	80008cc <update7SEGb>
	display7SEGb(led[1]);
 800037a:	4b03      	ldr	r3, [pc, #12]	; (8000388 <display_chedo+0x18>)
 800037c:	685b      	ldr	r3, [r3, #4]
 800037e:	4618      	mov	r0, r3
 8000380:	f000 fad0 	bl	8000924 <display7SEGb>
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20000080 	.word	0x20000080

0800038c <updateclockbuffer>:

void updateclockbuffer()
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
	led[0]=timerupdate/10;
 8000390:	4b0e      	ldr	r3, [pc, #56]	; (80003cc <updateclockbuffer+0x40>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a0e      	ldr	r2, [pc, #56]	; (80003d0 <updateclockbuffer+0x44>)
 8000396:	fb82 1203 	smull	r1, r2, r2, r3
 800039a:	1092      	asrs	r2, r2, #2
 800039c:	17db      	asrs	r3, r3, #31
 800039e:	1ad3      	subs	r3, r2, r3
 80003a0:	4a0c      	ldr	r2, [pc, #48]	; (80003d4 <updateclockbuffer+0x48>)
 80003a2:	6013      	str	r3, [r2, #0]
	led[1]=timerupdate%10;
 80003a4:	4b09      	ldr	r3, [pc, #36]	; (80003cc <updateclockbuffer+0x40>)
 80003a6:	6819      	ldr	r1, [r3, #0]
 80003a8:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <updateclockbuffer+0x44>)
 80003aa:	fb83 2301 	smull	r2, r3, r3, r1
 80003ae:	109a      	asrs	r2, r3, #2
 80003b0:	17cb      	asrs	r3, r1, #31
 80003b2:	1ad2      	subs	r2, r2, r3
 80003b4:	4613      	mov	r3, r2
 80003b6:	009b      	lsls	r3, r3, #2
 80003b8:	4413      	add	r3, r2
 80003ba:	005b      	lsls	r3, r3, #1
 80003bc:	1aca      	subs	r2, r1, r3
 80003be:	4b05      	ldr	r3, [pc, #20]	; (80003d4 <updateclockbuffer+0x48>)
 80003c0:	605a      	str	r2, [r3, #4]
}
 80003c2:	bf00      	nop
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bc80      	pop	{r7}
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	2000001c 	.word	0x2000001c
 80003d0:	66666667 	.word	0x66666667
 80003d4:	20000080 	.word	0x20000080

080003d8 <getkeyinput2>:


void getkeyinput2()
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
	keyreg20=keyreg21;
 80003dc:	4b26      	ldr	r3, [pc, #152]	; (8000478 <getkeyinput2+0xa0>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a26      	ldr	r2, [pc, #152]	; (800047c <getkeyinput2+0xa4>)
 80003e2:	6013      	str	r3, [r2, #0]
	keyreg21=keyreg22;
 80003e4:	4b26      	ldr	r3, [pc, #152]	; (8000480 <getkeyinput2+0xa8>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a23      	ldr	r2, [pc, #140]	; (8000478 <getkeyinput2+0xa0>)
 80003ea:	6013      	str	r3, [r2, #0]
	keyreg22=HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 80003ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003f0:	4824      	ldr	r0, [pc, #144]	; (8000484 <getkeyinput2+0xac>)
 80003f2:	f001 fe35 	bl	8002060 <HAL_GPIO_ReadPin>
 80003f6:	4603      	mov	r3, r0
 80003f8:	461a      	mov	r2, r3
 80003fa:	4b21      	ldr	r3, [pc, #132]	; (8000480 <getkeyinput2+0xa8>)
 80003fc:	601a      	str	r2, [r3, #0]
	if((keyreg20==keyreg21)&&(keyreg21==keyreg22))
 80003fe:	4b1f      	ldr	r3, [pc, #124]	; (800047c <getkeyinput2+0xa4>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	4b1d      	ldr	r3, [pc, #116]	; (8000478 <getkeyinput2+0xa0>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	429a      	cmp	r2, r3
 8000408:	d131      	bne.n	800046e <getkeyinput2+0x96>
 800040a:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <getkeyinput2+0xa0>)
 800040c:	681a      	ldr	r2, [r3, #0]
 800040e:	4b1c      	ldr	r3, [pc, #112]	; (8000480 <getkeyinput2+0xa8>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	429a      	cmp	r2, r3
 8000414:	d12b      	bne.n	800046e <getkeyinput2+0x96>
	{
		if(keyreg23!=keyreg22)
 8000416:	4b1c      	ldr	r3, [pc, #112]	; (8000488 <getkeyinput2+0xb0>)
 8000418:	681a      	ldr	r2, [r3, #0]
 800041a:	4b19      	ldr	r3, [pc, #100]	; (8000480 <getkeyinput2+0xa8>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	429a      	cmp	r2, r3
 8000420:	d019      	beq.n	8000456 <getkeyinput2+0x7e>
		{
			keyreg23=keyreg22;
 8000422:	4b17      	ldr	r3, [pc, #92]	; (8000480 <getkeyinput2+0xa8>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a18      	ldr	r2, [pc, #96]	; (8000488 <getkeyinput2+0xb0>)
 8000428:	6013      	str	r3, [r2, #0]
			if(keyreg22==pressed_state)
 800042a:	4b15      	ldr	r3, [pc, #84]	; (8000480 <getkeyinput2+0xa8>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d11d      	bne.n	800046e <getkeyinput2+0x96>
			{
				///TO DO
				timerupdate++;
 8000432:	4b16      	ldr	r3, [pc, #88]	; (800048c <getkeyinput2+0xb4>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	3301      	adds	r3, #1
 8000438:	4a14      	ldr	r2, [pc, #80]	; (800048c <getkeyinput2+0xb4>)
 800043a:	6013      	str	r3, [r2, #0]
				if(timerupdate>99){timerupdate=1;}
 800043c:	4b13      	ldr	r3, [pc, #76]	; (800048c <getkeyinput2+0xb4>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	2b63      	cmp	r3, #99	; 0x63
 8000442:	dd02      	ble.n	800044a <getkeyinput2+0x72>
 8000444:	4b11      	ldr	r3, [pc, #68]	; (800048c <getkeyinput2+0xb4>)
 8000446:	2201      	movs	r2, #1
 8000448:	601a      	str	r2, [r3, #0]
				timercountdown2=200;
 800044a:	4b11      	ldr	r3, [pc, #68]	; (8000490 <getkeyinput2+0xb8>)
 800044c:	22c8      	movs	r2, #200	; 0xc8
 800044e:	601a      	str	r2, [r3, #0]
				display_chedo();
 8000450:	f7ff ff8e 	bl	8000370 <display_chedo>
 8000454:	e00b      	b.n	800046e <getkeyinput2+0x96>
			}
		}
		else
		{
			timercountdown2--;
 8000456:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <getkeyinput2+0xb8>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	3b01      	subs	r3, #1
 800045c:	4a0c      	ldr	r2, [pc, #48]	; (8000490 <getkeyinput2+0xb8>)
 800045e:	6013      	str	r3, [r2, #0]
			if(timercountdown2==0)
 8000460:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <getkeyinput2+0xb8>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d102      	bne.n	800046e <getkeyinput2+0x96>
			{
				keyreg23=normal_state;
 8000468:	4b07      	ldr	r3, [pc, #28]	; (8000488 <getkeyinput2+0xb0>)
 800046a:	2201      	movs	r2, #1
 800046c:	601a      	str	r2, [r3, #0]
			}
		}
	}
	updateclockbuffer();
 800046e:	f7ff ff8d 	bl	800038c <updateclockbuffer>


}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000024 	.word	0x20000024
 800047c:	20000020 	.word	0x20000020
 8000480:	20000028 	.word	0x20000028
 8000484:	40011000 	.word	0x40011000
 8000488:	2000002c 	.word	0x2000002c
 800048c:	2000001c 	.word	0x2000001c
 8000490:	20000030 	.word	0x20000030

08000494 <is_button3_press>:
int timercountdown3 = 200;

int button3_flag=0;

int is_button3_press()
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
	if(button3_flag==1)
 8000498:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <is_button3_press+0x20>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2b01      	cmp	r3, #1
 800049e:	d104      	bne.n	80004aa <is_button3_press+0x16>
	{
		button3_flag=0;
 80004a0:	4b04      	ldr	r3, [pc, #16]	; (80004b4 <is_button3_press+0x20>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	601a      	str	r2, [r3, #0]
		return 1;
 80004a6:	2301      	movs	r3, #1
 80004a8:	e000      	b.n	80004ac <is_button3_press+0x18>
	}
	return 0;
 80004aa:	2300      	movs	r3, #0
}
 80004ac:	4618      	mov	r0, r3
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr
 80004b4:	20000088 	.word	0x20000088

080004b8 <getkeyinput3>:

void getkeyinput3()
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	keyreg30=keyreg31;
 80004bc:	4b1f      	ldr	r3, [pc, #124]	; (800053c <getkeyinput3+0x84>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a1f      	ldr	r2, [pc, #124]	; (8000540 <getkeyinput3+0x88>)
 80004c2:	6013      	str	r3, [r2, #0]
	keyreg31=keyreg32;
 80004c4:	4b1f      	ldr	r3, [pc, #124]	; (8000544 <getkeyinput3+0x8c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a1c      	ldr	r2, [pc, #112]	; (800053c <getkeyinput3+0x84>)
 80004ca:	6013      	str	r3, [r2, #0]
	keyreg32=HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 80004cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004d0:	481d      	ldr	r0, [pc, #116]	; (8000548 <getkeyinput3+0x90>)
 80004d2:	f001 fdc5 	bl	8002060 <HAL_GPIO_ReadPin>
 80004d6:	4603      	mov	r3, r0
 80004d8:	461a      	mov	r2, r3
 80004da:	4b1a      	ldr	r3, [pc, #104]	; (8000544 <getkeyinput3+0x8c>)
 80004dc:	601a      	str	r2, [r3, #0]
	if((keyreg30==keyreg31)&&(keyreg31==keyreg32))
 80004de:	4b18      	ldr	r3, [pc, #96]	; (8000540 <getkeyinput3+0x88>)
 80004e0:	681a      	ldr	r2, [r3, #0]
 80004e2:	4b16      	ldr	r3, [pc, #88]	; (800053c <getkeyinput3+0x84>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	429a      	cmp	r2, r3
 80004e8:	d126      	bne.n	8000538 <getkeyinput3+0x80>
 80004ea:	4b14      	ldr	r3, [pc, #80]	; (800053c <getkeyinput3+0x84>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	4b15      	ldr	r3, [pc, #84]	; (8000544 <getkeyinput3+0x8c>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	429a      	cmp	r2, r3
 80004f4:	d120      	bne.n	8000538 <getkeyinput3+0x80>
	{
		if(keyreg33!=keyreg32)
 80004f6:	4b15      	ldr	r3, [pc, #84]	; (800054c <getkeyinput3+0x94>)
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	4b12      	ldr	r3, [pc, #72]	; (8000544 <getkeyinput3+0x8c>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d00e      	beq.n	8000520 <getkeyinput3+0x68>
		{
			keyreg33=keyreg32;
 8000502:	4b10      	ldr	r3, [pc, #64]	; (8000544 <getkeyinput3+0x8c>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a11      	ldr	r2, [pc, #68]	; (800054c <getkeyinput3+0x94>)
 8000508:	6013      	str	r3, [r2, #0]
			if(keyreg32==pressed_state)
 800050a:	4b0e      	ldr	r3, [pc, #56]	; (8000544 <getkeyinput3+0x8c>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d112      	bne.n	8000538 <getkeyinput3+0x80>
			{
				///TO DO
				button3_flag=1;
 8000512:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <getkeyinput3+0x98>)
 8000514:	2201      	movs	r2, #1
 8000516:	601a      	str	r2, [r3, #0]
				timercountdown3=200;
 8000518:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <getkeyinput3+0x9c>)
 800051a:	22c8      	movs	r2, #200	; 0xc8
 800051c:	601a      	str	r2, [r3, #0]
			{
				keyreg33=normal_state;
			}
		}
	}
}
 800051e:	e00b      	b.n	8000538 <getkeyinput3+0x80>
			timercountdown3--;
 8000520:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <getkeyinput3+0x9c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	3b01      	subs	r3, #1
 8000526:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <getkeyinput3+0x9c>)
 8000528:	6013      	str	r3, [r2, #0]
			if(timercountdown3==0)
 800052a:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <getkeyinput3+0x9c>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d102      	bne.n	8000538 <getkeyinput3+0x80>
				keyreg33=normal_state;
 8000532:	4b06      	ldr	r3, [pc, #24]	; (800054c <getkeyinput3+0x94>)
 8000534:	2201      	movs	r2, #1
 8000536:	601a      	str	r2, [r3, #0]
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000038 	.word	0x20000038
 8000540:	20000034 	.word	0x20000034
 8000544:	2000003c 	.word	0x2000003c
 8000548:	40011000 	.word	0x40011000
 800054c:	20000040 	.word	0x20000040
 8000550:	20000088 	.word	0x20000088
 8000554:	20000044 	.word	0x20000044

08000558 <update7SEGa>:
 *      Author: tuann
 */
#include "display1.h"

 void update7SEGa ( int index )
  {
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
    switch ( index )
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2b00      	cmp	r3, #0
 8000564:	d003      	beq.n	800056e <update7SEGa+0x16>
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d00c      	beq.n	8000586 <update7SEGa+0x2e>
        break ;
    case 1:
	    HAL_GPIO_WritePin(en0_GPIO_Port,en0_Pin, SET);
	    HAL_GPIO_WritePin(en1_GPIO_Port,en1_Pin, RESET);
        break ;
    default : break ;
 800056c:	e017      	b.n	800059e <update7SEGa+0x46>
	    HAL_GPIO_WritePin(en0_GPIO_Port,en0_Pin, RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	2180      	movs	r1, #128	; 0x80
 8000572:	480d      	ldr	r0, [pc, #52]	; (80005a8 <update7SEGa+0x50>)
 8000574:	f001 fd8b 	bl	800208e <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en1_GPIO_Port,en1_Pin, SET);
 8000578:	2201      	movs	r2, #1
 800057a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800057e:	480a      	ldr	r0, [pc, #40]	; (80005a8 <update7SEGa+0x50>)
 8000580:	f001 fd85 	bl	800208e <HAL_GPIO_WritePin>
        break ;
 8000584:	e00b      	b.n	800059e <update7SEGa+0x46>
	    HAL_GPIO_WritePin(en0_GPIO_Port,en0_Pin, SET);
 8000586:	2201      	movs	r2, #1
 8000588:	2180      	movs	r1, #128	; 0x80
 800058a:	4807      	ldr	r0, [pc, #28]	; (80005a8 <update7SEGa+0x50>)
 800058c:	f001 fd7f 	bl	800208e <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en1_GPIO_Port,en1_Pin, RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000596:	4804      	ldr	r0, [pc, #16]	; (80005a8 <update7SEGa+0x50>)
 8000598:	f001 fd79 	bl	800208e <HAL_GPIO_WritePin>
        break ;
 800059c:	bf00      	nop
    }
  }
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40010800 	.word	0x40010800

080005ac <display7SEGa>:

 void display7SEGa(int index)
  {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  	switch (index)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b09      	cmp	r3, #9
 80005b8:	f200 8180 	bhi.w	80008bc <display7SEGa+0x310>
 80005bc:	a201      	add	r2, pc, #4	; (adr r2, 80005c4 <display7SEGa+0x18>)
 80005be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005c2:	bf00      	nop
 80005c4:	080005ed 	.word	0x080005ed
 80005c8:	08000635 	.word	0x08000635
 80005cc:	0800067d 	.word	0x0800067d
 80005d0:	080006c5 	.word	0x080006c5
 80005d4:	0800070d 	.word	0x0800070d
 80005d8:	08000755 	.word	0x08000755
 80005dc:	0800079d 	.word	0x0800079d
 80005e0:	080007e5 	.word	0x080007e5
 80005e4:	0800082d 	.word	0x0800082d
 80005e8:	08000875 	.word	0x08000875
  	{
  	case 0 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2101      	movs	r1, #1
 80005f0:	48b5      	ldr	r0, [pc, #724]	; (80008c8 <display7SEGa+0x31c>)
 80005f2:	f001 fd4c 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2102      	movs	r1, #2
 80005fa:	48b3      	ldr	r0, [pc, #716]	; (80008c8 <display7SEGa+0x31c>)
 80005fc:	f001 fd47 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	2104      	movs	r1, #4
 8000604:	48b0      	ldr	r0, [pc, #704]	; (80008c8 <display7SEGa+0x31c>)
 8000606:	f001 fd42 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	2108      	movs	r1, #8
 800060e:	48ae      	ldr	r0, [pc, #696]	; (80008c8 <display7SEGa+0x31c>)
 8000610:	f001 fd3d 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2110      	movs	r1, #16
 8000618:	48ab      	ldr	r0, [pc, #684]	; (80008c8 <display7SEGa+0x31c>)
 800061a:	f001 fd38 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2120      	movs	r1, #32
 8000622:	48a9      	ldr	r0, [pc, #676]	; (80008c8 <display7SEGa+0x31c>)
 8000624:	f001 fd33 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, SET);
 8000628:	2201      	movs	r2, #1
 800062a:	2140      	movs	r1, #64	; 0x40
 800062c:	48a6      	ldr	r0, [pc, #664]	; (80008c8 <display7SEGa+0x31c>)
 800062e:	f001 fd2e 	bl	800208e <HAL_GPIO_WritePin>
  	    break ;
 8000632:	e144      	b.n	80008be <display7SEGa+0x312>
  	case 1 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, SET);
 8000634:	2201      	movs	r2, #1
 8000636:	2101      	movs	r1, #1
 8000638:	48a3      	ldr	r0, [pc, #652]	; (80008c8 <display7SEGa+0x31c>)
 800063a:	f001 fd28 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 800063e:	2200      	movs	r2, #0
 8000640:	2102      	movs	r1, #2
 8000642:	48a1      	ldr	r0, [pc, #644]	; (80008c8 <display7SEGa+0x31c>)
 8000644:	f001 fd23 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	2104      	movs	r1, #4
 800064c:	489e      	ldr	r0, [pc, #632]	; (80008c8 <display7SEGa+0x31c>)
 800064e:	f001 fd1e 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, SET);
 8000652:	2201      	movs	r2, #1
 8000654:	2108      	movs	r1, #8
 8000656:	489c      	ldr	r0, [pc, #624]	; (80008c8 <display7SEGa+0x31c>)
 8000658:	f001 fd19 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800065c:	2201      	movs	r2, #1
 800065e:	2110      	movs	r1, #16
 8000660:	4899      	ldr	r0, [pc, #612]	; (80008c8 <display7SEGa+0x31c>)
 8000662:	f001 fd14 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 8000666:	2201      	movs	r2, #1
 8000668:	2120      	movs	r1, #32
 800066a:	4897      	ldr	r0, [pc, #604]	; (80008c8 <display7SEGa+0x31c>)
 800066c:	f001 fd0f 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2140      	movs	r1, #64	; 0x40
 8000674:	4894      	ldr	r0, [pc, #592]	; (80008c8 <display7SEGa+0x31c>)
 8000676:	f001 fd0a 	bl	800208e <HAL_GPIO_WritePin>
  	    break;
 800067a:	e120      	b.n	80008be <display7SEGa+0x312>
  	case 2 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 800067c:	2200      	movs	r2, #0
 800067e:	2101      	movs	r1, #1
 8000680:	4891      	ldr	r0, [pc, #580]	; (80008c8 <display7SEGa+0x31c>)
 8000682:	f001 fd04 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	2102      	movs	r1, #2
 800068a:	488f      	ldr	r0, [pc, #572]	; (80008c8 <display7SEGa+0x31c>)
 800068c:	f001 fcff 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, SET);
 8000690:	2201      	movs	r2, #1
 8000692:	2104      	movs	r1, #4
 8000694:	488c      	ldr	r0, [pc, #560]	; (80008c8 <display7SEGa+0x31c>)
 8000696:	f001 fcfa 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	2108      	movs	r1, #8
 800069e:	488a      	ldr	r0, [pc, #552]	; (80008c8 <display7SEGa+0x31c>)
 80006a0:	f001 fcf5 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2110      	movs	r1, #16
 80006a8:	4887      	ldr	r0, [pc, #540]	; (80008c8 <display7SEGa+0x31c>)
 80006aa:	f001 fcf0 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 80006ae:	2201      	movs	r2, #1
 80006b0:	2120      	movs	r1, #32
 80006b2:	4885      	ldr	r0, [pc, #532]	; (80008c8 <display7SEGa+0x31c>)
 80006b4:	f001 fceb 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80006b8:	2200      	movs	r2, #0
 80006ba:	2140      	movs	r1, #64	; 0x40
 80006bc:	4882      	ldr	r0, [pc, #520]	; (80008c8 <display7SEGa+0x31c>)
 80006be:	f001 fce6 	bl	800208e <HAL_GPIO_WritePin>
  	    break ;
 80006c2:	e0fc      	b.n	80008be <display7SEGa+0x312>
  	case 3 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2101      	movs	r1, #1
 80006c8:	487f      	ldr	r0, [pc, #508]	; (80008c8 <display7SEGa+0x31c>)
 80006ca:	f001 fce0 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2102      	movs	r1, #2
 80006d2:	487d      	ldr	r0, [pc, #500]	; (80008c8 <display7SEGa+0x31c>)
 80006d4:	f001 fcdb 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	2104      	movs	r1, #4
 80006dc:	487a      	ldr	r0, [pc, #488]	; (80008c8 <display7SEGa+0x31c>)
 80006de:	f001 fcd6 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2108      	movs	r1, #8
 80006e6:	4878      	ldr	r0, [pc, #480]	; (80008c8 <display7SEGa+0x31c>)
 80006e8:	f001 fcd1 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 80006ec:	2201      	movs	r2, #1
 80006ee:	2110      	movs	r1, #16
 80006f0:	4875      	ldr	r0, [pc, #468]	; (80008c8 <display7SEGa+0x31c>)
 80006f2:	f001 fccc 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2120      	movs	r1, #32
 80006fa:	4873      	ldr	r0, [pc, #460]	; (80008c8 <display7SEGa+0x31c>)
 80006fc:	f001 fcc7 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	2140      	movs	r1, #64	; 0x40
 8000704:	4870      	ldr	r0, [pc, #448]	; (80008c8 <display7SEGa+0x31c>)
 8000706:	f001 fcc2 	bl	800208e <HAL_GPIO_WritePin>
  	    break ;
 800070a:	e0d8      	b.n	80008be <display7SEGa+0x312>
  	case 4 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2101      	movs	r1, #1
 8000710:	486d      	ldr	r0, [pc, #436]	; (80008c8 <display7SEGa+0x31c>)
 8000712:	f001 fcbc 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	2102      	movs	r1, #2
 800071a:	486b      	ldr	r0, [pc, #428]	; (80008c8 <display7SEGa+0x31c>)
 800071c:	f001 fcb7 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	2104      	movs	r1, #4
 8000724:	4868      	ldr	r0, [pc, #416]	; (80008c8 <display7SEGa+0x31c>)
 8000726:	f001 fcb2 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, SET);
 800072a:	2201      	movs	r2, #1
 800072c:	2108      	movs	r1, #8
 800072e:	4866      	ldr	r0, [pc, #408]	; (80008c8 <display7SEGa+0x31c>)
 8000730:	f001 fcad 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2110      	movs	r1, #16
 8000738:	4863      	ldr	r0, [pc, #396]	; (80008c8 <display7SEGa+0x31c>)
 800073a:	f001 fca8 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	2120      	movs	r1, #32
 8000742:	4861      	ldr	r0, [pc, #388]	; (80008c8 <display7SEGa+0x31c>)
 8000744:	f001 fca3 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	2140      	movs	r1, #64	; 0x40
 800074c:	485e      	ldr	r0, [pc, #376]	; (80008c8 <display7SEGa+0x31c>)
 800074e:	f001 fc9e 	bl	800208e <HAL_GPIO_WritePin>
  		break ;
 8000752:	e0b4      	b.n	80008be <display7SEGa+0x312>
  	case 5 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	2101      	movs	r1, #1
 8000758:	485b      	ldr	r0, [pc, #364]	; (80008c8 <display7SEGa+0x31c>)
 800075a:	f001 fc98 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, SET);
 800075e:	2201      	movs	r2, #1
 8000760:	2102      	movs	r1, #2
 8000762:	4859      	ldr	r0, [pc, #356]	; (80008c8 <display7SEGa+0x31c>)
 8000764:	f001 fc93 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2104      	movs	r1, #4
 800076c:	4856      	ldr	r0, [pc, #344]	; (80008c8 <display7SEGa+0x31c>)
 800076e:	f001 fc8e 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	2108      	movs	r1, #8
 8000776:	4854      	ldr	r0, [pc, #336]	; (80008c8 <display7SEGa+0x31c>)
 8000778:	f001 fc89 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800077c:	2201      	movs	r2, #1
 800077e:	2110      	movs	r1, #16
 8000780:	4851      	ldr	r0, [pc, #324]	; (80008c8 <display7SEGa+0x31c>)
 8000782:	f001 fc84 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 8000786:	2200      	movs	r2, #0
 8000788:	2120      	movs	r1, #32
 800078a:	484f      	ldr	r0, [pc, #316]	; (80008c8 <display7SEGa+0x31c>)
 800078c:	f001 fc7f 	bl	800208e <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	2140      	movs	r1, #64	; 0x40
 8000794:	484c      	ldr	r0, [pc, #304]	; (80008c8 <display7SEGa+0x31c>)
 8000796:	f001 fc7a 	bl	800208e <HAL_GPIO_WritePin>
  		break ;
 800079a:	e090      	b.n	80008be <display7SEGa+0x312>
  	case 6 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	2101      	movs	r1, #1
 80007a0:	4849      	ldr	r0, [pc, #292]	; (80008c8 <display7SEGa+0x31c>)
 80007a2:	f001 fc74 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, SET);
 80007a6:	2201      	movs	r2, #1
 80007a8:	2102      	movs	r1, #2
 80007aa:	4847      	ldr	r0, [pc, #284]	; (80008c8 <display7SEGa+0x31c>)
 80007ac:	f001 fc6f 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2104      	movs	r1, #4
 80007b4:	4844      	ldr	r0, [pc, #272]	; (80008c8 <display7SEGa+0x31c>)
 80007b6:	f001 fc6a 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2108      	movs	r1, #8
 80007be:	4842      	ldr	r0, [pc, #264]	; (80008c8 <display7SEGa+0x31c>)
 80007c0:	f001 fc65 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2110      	movs	r1, #16
 80007c8:	483f      	ldr	r0, [pc, #252]	; (80008c8 <display7SEGa+0x31c>)
 80007ca:	f001 fc60 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2120      	movs	r1, #32
 80007d2:	483d      	ldr	r0, [pc, #244]	; (80008c8 <display7SEGa+0x31c>)
 80007d4:	f001 fc5b 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	2140      	movs	r1, #64	; 0x40
 80007dc:	483a      	ldr	r0, [pc, #232]	; (80008c8 <display7SEGa+0x31c>)
 80007de:	f001 fc56 	bl	800208e <HAL_GPIO_WritePin>
  	  	break ;
 80007e2:	e06c      	b.n	80008be <display7SEGa+0x312>
  	case 7 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2101      	movs	r1, #1
 80007e8:	4837      	ldr	r0, [pc, #220]	; (80008c8 <display7SEGa+0x31c>)
 80007ea:	f001 fc50 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2102      	movs	r1, #2
 80007f2:	4835      	ldr	r0, [pc, #212]	; (80008c8 <display7SEGa+0x31c>)
 80007f4:	f001 fc4b 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2104      	movs	r1, #4
 80007fc:	4832      	ldr	r0, [pc, #200]	; (80008c8 <display7SEGa+0x31c>)
 80007fe:	f001 fc46 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, SET);
 8000802:	2201      	movs	r2, #1
 8000804:	2108      	movs	r1, #8
 8000806:	4830      	ldr	r0, [pc, #192]	; (80008c8 <display7SEGa+0x31c>)
 8000808:	f001 fc41 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800080c:	2201      	movs	r2, #1
 800080e:	2110      	movs	r1, #16
 8000810:	482d      	ldr	r0, [pc, #180]	; (80008c8 <display7SEGa+0x31c>)
 8000812:	f001 fc3c 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 8000816:	2201      	movs	r2, #1
 8000818:	2120      	movs	r1, #32
 800081a:	482b      	ldr	r0, [pc, #172]	; (80008c8 <display7SEGa+0x31c>)
 800081c:	f001 fc37 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, SET);
 8000820:	2201      	movs	r2, #1
 8000822:	2140      	movs	r1, #64	; 0x40
 8000824:	4828      	ldr	r0, [pc, #160]	; (80008c8 <display7SEGa+0x31c>)
 8000826:	f001 fc32 	bl	800208e <HAL_GPIO_WritePin>
  	  	break ;
 800082a:	e048      	b.n	80008be <display7SEGa+0x312>
  	case 8 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	2101      	movs	r1, #1
 8000830:	4825      	ldr	r0, [pc, #148]	; (80008c8 <display7SEGa+0x31c>)
 8000832:	f001 fc2c 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2102      	movs	r1, #2
 800083a:	4823      	ldr	r0, [pc, #140]	; (80008c8 <display7SEGa+0x31c>)
 800083c:	f001 fc27 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2104      	movs	r1, #4
 8000844:	4820      	ldr	r0, [pc, #128]	; (80008c8 <display7SEGa+0x31c>)
 8000846:	f001 fc22 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	2108      	movs	r1, #8
 800084e:	481e      	ldr	r0, [pc, #120]	; (80008c8 <display7SEGa+0x31c>)
 8000850:	f001 fc1d 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	2110      	movs	r1, #16
 8000858:	481b      	ldr	r0, [pc, #108]	; (80008c8 <display7SEGa+0x31c>)
 800085a:	f001 fc18 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	2120      	movs	r1, #32
 8000862:	4819      	ldr	r0, [pc, #100]	; (80008c8 <display7SEGa+0x31c>)
 8000864:	f001 fc13 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	2140      	movs	r1, #64	; 0x40
 800086c:	4816      	ldr	r0, [pc, #88]	; (80008c8 <display7SEGa+0x31c>)
 800086e:	f001 fc0e 	bl	800208e <HAL_GPIO_WritePin>
  	  	break ;
 8000872:	e024      	b.n	80008be <display7SEGa+0x312>
  	case 9 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2101      	movs	r1, #1
 8000878:	4813      	ldr	r0, [pc, #76]	; (80008c8 <display7SEGa+0x31c>)
 800087a:	f001 fc08 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	2102      	movs	r1, #2
 8000882:	4811      	ldr	r0, [pc, #68]	; (80008c8 <display7SEGa+0x31c>)
 8000884:	f001 fc03 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	2104      	movs	r1, #4
 800088c:	480e      	ldr	r0, [pc, #56]	; (80008c8 <display7SEGa+0x31c>)
 800088e:	f001 fbfe 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	2108      	movs	r1, #8
 8000896:	480c      	ldr	r0, [pc, #48]	; (80008c8 <display7SEGa+0x31c>)
 8000898:	f001 fbf9 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800089c:	2201      	movs	r2, #1
 800089e:	2110      	movs	r1, #16
 80008a0:	4809      	ldr	r0, [pc, #36]	; (80008c8 <display7SEGa+0x31c>)
 80008a2:	f001 fbf4 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2120      	movs	r1, #32
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <display7SEGa+0x31c>)
 80008ac:	f001 fbef 	bl	800208e <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2140      	movs	r1, #64	; 0x40
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <display7SEGa+0x31c>)
 80008b6:	f001 fbea 	bl	800208e <HAL_GPIO_WritePin>
  	  	break ;
 80008ba:	e000      	b.n	80008be <display7SEGa+0x312>
  	default : break;
 80008bc:	bf00      	nop
  	}
  }
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40010c00 	.word	0x40010c00

080008cc <update7SEGb>:
 */

#include "display2.h"

 void update7SEGb ( int index )
  {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
    switch ( index )
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d003      	beq.n	80008e2 <update7SEGb+0x16>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d00d      	beq.n	80008fc <update7SEGb+0x30>
        break ;
    case 1:
	    HAL_GPIO_WritePin(en2_GPIO_Port,en2_Pin, SET);
	    HAL_GPIO_WritePin(en3_GPIO_Port,en3_Pin, RESET);
        break ;
    default : break ;
 80008e0:	e019      	b.n	8000916 <update7SEGb+0x4a>
	    HAL_GPIO_WritePin(en2_GPIO_Port,en2_Pin, RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e8:	480d      	ldr	r0, [pc, #52]	; (8000920 <update7SEGb+0x54>)
 80008ea:	f001 fbd0 	bl	800208e <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en3_GPIO_Port,en3_Pin, SET);
 80008ee:	2201      	movs	r2, #1
 80008f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008f4:	480a      	ldr	r0, [pc, #40]	; (8000920 <update7SEGb+0x54>)
 80008f6:	f001 fbca 	bl	800208e <HAL_GPIO_WritePin>
        break ;
 80008fa:	e00c      	b.n	8000916 <update7SEGb+0x4a>
	    HAL_GPIO_WritePin(en2_GPIO_Port,en2_Pin, SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000902:	4807      	ldr	r0, [pc, #28]	; (8000920 <update7SEGb+0x54>)
 8000904:	f001 fbc3 	bl	800208e <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en3_GPIO_Port,en3_Pin, RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800090e:	4804      	ldr	r0, [pc, #16]	; (8000920 <update7SEGb+0x54>)
 8000910:	f001 fbbd 	bl	800208e <HAL_GPIO_WritePin>
        break ;
 8000914:	bf00      	nop
    }
  }
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40010800 	.word	0x40010800

08000924 <display7SEGb>:


void display7SEGb(int index)
   {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
   	switch (index)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2b09      	cmp	r3, #9
 8000930:	f200 81bc 	bhi.w	8000cac <display7SEGb+0x388>
 8000934:	a201      	add	r2, pc, #4	; (adr r2, 800093c <display7SEGb+0x18>)
 8000936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800093a:	bf00      	nop
 800093c:	08000965 	.word	0x08000965
 8000940:	080009b9 	.word	0x080009b9
 8000944:	08000a0d 	.word	0x08000a0d
 8000948:	08000a61 	.word	0x08000a61
 800094c:	08000ab5 	.word	0x08000ab5
 8000950:	08000b09 	.word	0x08000b09
 8000954:	08000b5d 	.word	0x08000b5d
 8000958:	08000bb1 	.word	0x08000bb1
 800095c:	08000c05 	.word	0x08000c05
 8000960:	08000c59 	.word	0x08000c59
   	{
   	case 0 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000964:	2200      	movs	r2, #0
 8000966:	2180      	movs	r1, #128	; 0x80
 8000968:	48d3      	ldr	r0, [pc, #844]	; (8000cb8 <display7SEGb+0x394>)
 800096a:	f001 fb90 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000974:	48d0      	ldr	r0, [pc, #832]	; (8000cb8 <display7SEGb+0x394>)
 8000976:	f001 fb8a 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000980:	48cd      	ldr	r0, [pc, #820]	; (8000cb8 <display7SEGb+0x394>)
 8000982:	f001 fb84 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000986:	2200      	movs	r2, #0
 8000988:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800098c:	48ca      	ldr	r0, [pc, #808]	; (8000cb8 <display7SEGb+0x394>)
 800098e:	f001 fb7e 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000998:	48c7      	ldr	r0, [pc, #796]	; (8000cb8 <display7SEGb+0x394>)
 800099a:	f001 fb78 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a4:	48c4      	ldr	r0, [pc, #784]	; (8000cb8 <display7SEGb+0x394>)
 80009a6:	f001 fb72 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, SET);
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009b0:	48c1      	ldr	r0, [pc, #772]	; (8000cb8 <display7SEGb+0x394>)
 80009b2:	f001 fb6c 	bl	800208e <HAL_GPIO_WritePin>
   	    break ;
 80009b6:	e17a      	b.n	8000cae <display7SEGb+0x38a>
   	case 1 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, SET);
 80009b8:	2201      	movs	r2, #1
 80009ba:	2180      	movs	r1, #128	; 0x80
 80009bc:	48be      	ldr	r0, [pc, #760]	; (8000cb8 <display7SEGb+0x394>)
 80009be:	f001 fb66 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c8:	48bb      	ldr	r0, [pc, #748]	; (8000cb8 <display7SEGb+0x394>)
 80009ca:	f001 fb60 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009d4:	48b8      	ldr	r0, [pc, #736]	; (8000cb8 <display7SEGb+0x394>)
 80009d6:	f001 fb5a 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e0:	48b5      	ldr	r0, [pc, #724]	; (8000cb8 <display7SEGb+0x394>)
 80009e2:	f001 fb54 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 80009e6:	2201      	movs	r2, #1
 80009e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ec:	48b2      	ldr	r0, [pc, #712]	; (8000cb8 <display7SEGb+0x394>)
 80009ee:	f001 fb4e 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 80009f2:	2201      	movs	r2, #1
 80009f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009f8:	48af      	ldr	r0, [pc, #700]	; (8000cb8 <display7SEGb+0x394>)
 80009fa:	f001 fb48 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a04:	48ac      	ldr	r0, [pc, #688]	; (8000cb8 <display7SEGb+0x394>)
 8000a06:	f001 fb42 	bl	800208e <HAL_GPIO_WritePin>
   	    break;
 8000a0a:	e150      	b.n	8000cae <display7SEGb+0x38a>
   	case 2 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2180      	movs	r1, #128	; 0x80
 8000a10:	48a9      	ldr	r0, [pc, #676]	; (8000cb8 <display7SEGb+0x394>)
 8000a12:	f001 fb3c 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a1c:	48a6      	ldr	r0, [pc, #664]	; (8000cb8 <display7SEGb+0x394>)
 8000a1e:	f001 fb36 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, SET);
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a28:	48a3      	ldr	r0, [pc, #652]	; (8000cb8 <display7SEGb+0x394>)
 8000a2a:	f001 fb30 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a34:	48a0      	ldr	r0, [pc, #640]	; (8000cb8 <display7SEGb+0x394>)
 8000a36:	f001 fb2a 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a40:	489d      	ldr	r0, [pc, #628]	; (8000cb8 <display7SEGb+0x394>)
 8000a42:	f001 fb24 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a4c:	489a      	ldr	r0, [pc, #616]	; (8000cb8 <display7SEGb+0x394>)
 8000a4e:	f001 fb1e 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a58:	4897      	ldr	r0, [pc, #604]	; (8000cb8 <display7SEGb+0x394>)
 8000a5a:	f001 fb18 	bl	800208e <HAL_GPIO_WritePin>
   	    break ;
 8000a5e:	e126      	b.n	8000cae <display7SEGb+0x38a>
   	case 3 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	2180      	movs	r1, #128	; 0x80
 8000a64:	4894      	ldr	r0, [pc, #592]	; (8000cb8 <display7SEGb+0x394>)
 8000a66:	f001 fb12 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a70:	4891      	ldr	r0, [pc, #580]	; (8000cb8 <display7SEGb+0x394>)
 8000a72:	f001 fb0c 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a7c:	488e      	ldr	r0, [pc, #568]	; (8000cb8 <display7SEGb+0x394>)
 8000a7e:	f001 fb06 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a88:	488b      	ldr	r0, [pc, #556]	; (8000cb8 <display7SEGb+0x394>)
 8000a8a:	f001 fb00 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a94:	4888      	ldr	r0, [pc, #544]	; (8000cb8 <display7SEGb+0x394>)
 8000a96:	f001 fafa 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aa0:	4885      	ldr	r0, [pc, #532]	; (8000cb8 <display7SEGb+0x394>)
 8000aa2:	f001 faf4 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aac:	4882      	ldr	r0, [pc, #520]	; (8000cb8 <display7SEGb+0x394>)
 8000aae:	f001 faee 	bl	800208e <HAL_GPIO_WritePin>
   	    break ;
 8000ab2:	e0fc      	b.n	8000cae <display7SEGb+0x38a>
   	case 4 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2180      	movs	r1, #128	; 0x80
 8000ab8:	487f      	ldr	r0, [pc, #508]	; (8000cb8 <display7SEGb+0x394>)
 8000aba:	f001 fae8 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac4:	487c      	ldr	r0, [pc, #496]	; (8000cb8 <display7SEGb+0x394>)
 8000ac6:	f001 fae2 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000aca:	2200      	movs	r2, #0
 8000acc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad0:	4879      	ldr	r0, [pc, #484]	; (8000cb8 <display7SEGb+0x394>)
 8000ad2:	f001 fadc 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000adc:	4876      	ldr	r0, [pc, #472]	; (8000cb8 <display7SEGb+0x394>)
 8000ade:	f001 fad6 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ae8:	4873      	ldr	r0, [pc, #460]	; (8000cb8 <display7SEGb+0x394>)
 8000aea:	f001 fad0 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000aee:	2200      	movs	r2, #0
 8000af0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000af4:	4870      	ldr	r0, [pc, #448]	; (8000cb8 <display7SEGb+0x394>)
 8000af6:	f001 faca 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b00:	486d      	ldr	r0, [pc, #436]	; (8000cb8 <display7SEGb+0x394>)
 8000b02:	f001 fac4 	bl	800208e <HAL_GPIO_WritePin>
   		break ;
 8000b06:	e0d2      	b.n	8000cae <display7SEGb+0x38a>
   	case 5 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2180      	movs	r1, #128	; 0x80
 8000b0c:	486a      	ldr	r0, [pc, #424]	; (8000cb8 <display7SEGb+0x394>)
 8000b0e:	f001 fabe 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, SET);
 8000b12:	2201      	movs	r2, #1
 8000b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b18:	4867      	ldr	r0, [pc, #412]	; (8000cb8 <display7SEGb+0x394>)
 8000b1a:	f001 fab8 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b24:	4864      	ldr	r0, [pc, #400]	; (8000cb8 <display7SEGb+0x394>)
 8000b26:	f001 fab2 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b30:	4861      	ldr	r0, [pc, #388]	; (8000cb8 <display7SEGb+0x394>)
 8000b32:	f001 faac 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000b36:	2201      	movs	r2, #1
 8000b38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b3c:	485e      	ldr	r0, [pc, #376]	; (8000cb8 <display7SEGb+0x394>)
 8000b3e:	f001 faa6 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b48:	485b      	ldr	r0, [pc, #364]	; (8000cb8 <display7SEGb+0x394>)
 8000b4a:	f001 faa0 	bl	800208e <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b54:	4858      	ldr	r0, [pc, #352]	; (8000cb8 <display7SEGb+0x394>)
 8000b56:	f001 fa9a 	bl	800208e <HAL_GPIO_WritePin>
   		break ;
 8000b5a:	e0a8      	b.n	8000cae <display7SEGb+0x38a>
   	case 6 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2180      	movs	r1, #128	; 0x80
 8000b60:	4855      	ldr	r0, [pc, #340]	; (8000cb8 <display7SEGb+0x394>)
 8000b62:	f001 fa94 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b6c:	4852      	ldr	r0, [pc, #328]	; (8000cb8 <display7SEGb+0x394>)
 8000b6e:	f001 fa8e 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b78:	484f      	ldr	r0, [pc, #316]	; (8000cb8 <display7SEGb+0x394>)
 8000b7a:	f001 fa88 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b84:	484c      	ldr	r0, [pc, #304]	; (8000cb8 <display7SEGb+0x394>)
 8000b86:	f001 fa82 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b90:	4849      	ldr	r0, [pc, #292]	; (8000cb8 <display7SEGb+0x394>)
 8000b92:	f001 fa7c 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b9c:	4846      	ldr	r0, [pc, #280]	; (8000cb8 <display7SEGb+0x394>)
 8000b9e:	f001 fa76 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ba8:	4843      	ldr	r0, [pc, #268]	; (8000cb8 <display7SEGb+0x394>)
 8000baa:	f001 fa70 	bl	800208e <HAL_GPIO_WritePin>
   	   	break;
 8000bae:	e07e      	b.n	8000cae <display7SEGb+0x38a>
   	case 7 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2180      	movs	r1, #128	; 0x80
 8000bb4:	4840      	ldr	r0, [pc, #256]	; (8000cb8 <display7SEGb+0x394>)
 8000bb6:	f001 fa6a 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bc0:	483d      	ldr	r0, [pc, #244]	; (8000cb8 <display7SEGb+0x394>)
 8000bc2:	f001 fa64 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bcc:	483a      	ldr	r0, [pc, #232]	; (8000cb8 <display7SEGb+0x394>)
 8000bce:	f001 fa5e 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bd8:	4837      	ldr	r0, [pc, #220]	; (8000cb8 <display7SEGb+0x394>)
 8000bda:	f001 fa58 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000be4:	4834      	ldr	r0, [pc, #208]	; (8000cb8 <display7SEGb+0x394>)
 8000be6:	f001 fa52 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bf0:	4831      	ldr	r0, [pc, #196]	; (8000cb8 <display7SEGb+0x394>)
 8000bf2:	f001 fa4c 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, SET);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bfc:	482e      	ldr	r0, [pc, #184]	; (8000cb8 <display7SEGb+0x394>)
 8000bfe:	f001 fa46 	bl	800208e <HAL_GPIO_WritePin>
   	   	break;
 8000c02:	e054      	b.n	8000cae <display7SEGb+0x38a>
   	case 8 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2180      	movs	r1, #128	; 0x80
 8000c08:	482b      	ldr	r0, [pc, #172]	; (8000cb8 <display7SEGb+0x394>)
 8000c0a:	f001 fa40 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c14:	4828      	ldr	r0, [pc, #160]	; (8000cb8 <display7SEGb+0x394>)
 8000c16:	f001 fa3a 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c20:	4825      	ldr	r0, [pc, #148]	; (8000cb8 <display7SEGb+0x394>)
 8000c22:	f001 fa34 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c2c:	4822      	ldr	r0, [pc, #136]	; (8000cb8 <display7SEGb+0x394>)
 8000c2e:	f001 fa2e 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c38:	481f      	ldr	r0, [pc, #124]	; (8000cb8 <display7SEGb+0x394>)
 8000c3a:	f001 fa28 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c44:	481c      	ldr	r0, [pc, #112]	; (8000cb8 <display7SEGb+0x394>)
 8000c46:	f001 fa22 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c50:	4819      	ldr	r0, [pc, #100]	; (8000cb8 <display7SEGb+0x394>)
 8000c52:	f001 fa1c 	bl	800208e <HAL_GPIO_WritePin>
   	   	break;
 8000c56:	e02a      	b.n	8000cae <display7SEGb+0x38a>
   	case 9 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2180      	movs	r1, #128	; 0x80
 8000c5c:	4816      	ldr	r0, [pc, #88]	; (8000cb8 <display7SEGb+0x394>)
 8000c5e:	f001 fa16 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c68:	4813      	ldr	r0, [pc, #76]	; (8000cb8 <display7SEGb+0x394>)
 8000c6a:	f001 fa10 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c74:	4810      	ldr	r0, [pc, #64]	; (8000cb8 <display7SEGb+0x394>)
 8000c76:	f001 fa0a 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c80:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <display7SEGb+0x394>)
 8000c82:	f001 fa04 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c8c:	480a      	ldr	r0, [pc, #40]	; (8000cb8 <display7SEGb+0x394>)
 8000c8e:	f001 f9fe 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c98:	4807      	ldr	r0, [pc, #28]	; (8000cb8 <display7SEGb+0x394>)
 8000c9a:	f001 f9f8 	bl	800208e <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca4:	4804      	ldr	r0, [pc, #16]	; (8000cb8 <display7SEGb+0x394>)
 8000ca6:	f001 f9f2 	bl	800208e <HAL_GPIO_WritePin>
   	   	break;
 8000caa:	e000      	b.n	8000cae <display7SEGb+0x38a>
   	default : break;
 8000cac:	bf00      	nop
   	}
   }
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40010c00 	.word	0x40010c00

08000cbc <fsm_run1>:

int duration =0 ;
int duration2 =0 ;

void fsm_run1()
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
	switch(status1)
 8000cc0:	4b31      	ldr	r3, [pc, #196]	; (8000d88 <fsm_run1+0xcc>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	d856      	bhi.n	8000d76 <fsm_run1+0xba>
 8000cc8:	a201      	add	r2, pc, #4	; (adr r2, 8000cd0 <fsm_run1+0x14>)
 8000cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cce:	bf00      	nop
 8000cd0:	08000ce1 	.word	0x08000ce1
 8000cd4:	08000cff 	.word	0x08000cff
 8000cd8:	08000d27 	.word	0x08000d27
 8000cdc:	08000d4f 	.word	0x08000d4f
	{
	case INIT :
		turn_off();
 8000ce0:	f000 f8d8 	bl	8000e94 <turn_off>
		status1=auto_red;
 8000ce4:	4b28      	ldr	r3, [pc, #160]	; (8000d88 <fsm_run1+0xcc>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	601a      	str	r2, [r3, #0]
		duration=timer1;
 8000cea:	4b28      	ldr	r3, [pc, #160]	; (8000d8c <fsm_run1+0xd0>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a28      	ldr	r2, [pc, #160]	; (8000d90 <fsm_run1+0xd4>)
 8000cf0:	6013      	str	r3, [r2, #0]
		settimer1(duration);
 8000cf2:	4b27      	ldr	r3, [pc, #156]	; (8000d90 <fsm_run1+0xd4>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f000 fab0 	bl	800125c <settimer1>
		break;
 8000cfc:	e042      	b.n	8000d84 <fsm_run1+0xc8>
	case auto_red:
		turn_on(0);
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f000 f8ec 	bl	8000edc <turn_on>
		if(timer1_flag==1)
 8000d04:	4b23      	ldr	r3, [pc, #140]	; (8000d94 <fsm_run1+0xd8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d136      	bne.n	8000d7a <fsm_run1+0xbe>
		{
			status1=auto_green;
 8000d0c:	4b1e      	ldr	r3, [pc, #120]	; (8000d88 <fsm_run1+0xcc>)
 8000d0e:	2202      	movs	r2, #2
 8000d10:	601a      	str	r2, [r3, #0]
			duration=timer2;
 8000d12:	4b21      	ldr	r3, [pc, #132]	; (8000d98 <fsm_run1+0xdc>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a1e      	ldr	r2, [pc, #120]	; (8000d90 <fsm_run1+0xd4>)
 8000d18:	6013      	str	r3, [r2, #0]
			settimer1(duration);
 8000d1a:	4b1d      	ldr	r3, [pc, #116]	; (8000d90 <fsm_run1+0xd4>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 fa9c 	bl	800125c <settimer1>
		}
		break;
 8000d24:	e029      	b.n	8000d7a <fsm_run1+0xbe>
	case auto_green :
		turn_on(1);
 8000d26:	2001      	movs	r0, #1
 8000d28:	f000 f8d8 	bl	8000edc <turn_on>
		if(timer1_flag==1)
 8000d2c:	4b19      	ldr	r3, [pc, #100]	; (8000d94 <fsm_run1+0xd8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d124      	bne.n	8000d7e <fsm_run1+0xc2>
		{
			status1=auto_yellow;
 8000d34:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <fsm_run1+0xcc>)
 8000d36:	2203      	movs	r2, #3
 8000d38:	601a      	str	r2, [r3, #0]
			duration=timer3;
 8000d3a:	4b18      	ldr	r3, [pc, #96]	; (8000d9c <fsm_run1+0xe0>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a14      	ldr	r2, [pc, #80]	; (8000d90 <fsm_run1+0xd4>)
 8000d40:	6013      	str	r3, [r2, #0]
			settimer1(duration);
 8000d42:	4b13      	ldr	r3, [pc, #76]	; (8000d90 <fsm_run1+0xd4>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4618      	mov	r0, r3
 8000d48:	f000 fa88 	bl	800125c <settimer1>
		}
		break;
 8000d4c:	e017      	b.n	8000d7e <fsm_run1+0xc2>
	case auto_yellow :
		turn_on(2);
 8000d4e:	2002      	movs	r0, #2
 8000d50:	f000 f8c4 	bl	8000edc <turn_on>
		if(timer1_flag==1)
 8000d54:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <fsm_run1+0xd8>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d112      	bne.n	8000d82 <fsm_run1+0xc6>
		{
			status1=auto_red;
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <fsm_run1+0xcc>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	601a      	str	r2, [r3, #0]
			duration=timer1;
 8000d62:	4b0a      	ldr	r3, [pc, #40]	; (8000d8c <fsm_run1+0xd0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <fsm_run1+0xd4>)
 8000d68:	6013      	str	r3, [r2, #0]
			settimer1(duration);
 8000d6a:	4b09      	ldr	r3, [pc, #36]	; (8000d90 <fsm_run1+0xd4>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f000 fa74 	bl	800125c <settimer1>
		}
		break;
 8000d74:	e005      	b.n	8000d82 <fsm_run1+0xc6>
	default :  break;
 8000d76:	bf00      	nop
 8000d78:	e004      	b.n	8000d84 <fsm_run1+0xc8>
		break;
 8000d7a:	bf00      	nop
 8000d7c:	e002      	b.n	8000d84 <fsm_run1+0xc8>
		break;
 8000d7e:	bf00      	nop
 8000d80:	e000      	b.n	8000d84 <fsm_run1+0xc8>
		break;
 8000d82:	bf00      	nop
	}
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000094 	.word	0x20000094
 8000d8c:	20000048 	.word	0x20000048
 8000d90:	2000008c 	.word	0x2000008c
 8000d94:	200000f0 	.word	0x200000f0
 8000d98:	2000004c 	.word	0x2000004c
 8000d9c:	20000050 	.word	0x20000050

08000da0 <fsm_run2>:

void fsm_run2()
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	switch(status2)
 8000da4:	4b31      	ldr	r3, [pc, #196]	; (8000e6c <fsm_run2+0xcc>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b03      	cmp	r3, #3
 8000daa:	d856      	bhi.n	8000e5a <fsm_run2+0xba>
 8000dac:	a201      	add	r2, pc, #4	; (adr r2, 8000db4 <fsm_run2+0x14>)
 8000dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db2:	bf00      	nop
 8000db4:	08000dc5 	.word	0x08000dc5
 8000db8:	08000de3 	.word	0x08000de3
 8000dbc:	08000e0b 	.word	0x08000e0b
 8000dc0:	08000e33 	.word	0x08000e33
	{
	case INIT :
		turn_off();
 8000dc4:	f000 f866 	bl	8000e94 <turn_off>
		status2=auto_green;
 8000dc8:	4b28      	ldr	r3, [pc, #160]	; (8000e6c <fsm_run2+0xcc>)
 8000dca:	2202      	movs	r2, #2
 8000dcc:	601a      	str	r2, [r3, #0]
		duration2=timer2;
 8000dce:	4b28      	ldr	r3, [pc, #160]	; (8000e70 <fsm_run2+0xd0>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a28      	ldr	r2, [pc, #160]	; (8000e74 <fsm_run2+0xd4>)
 8000dd4:	6013      	str	r3, [r2, #0]
		settimer2(duration2);
 8000dd6:	4b27      	ldr	r3, [pc, #156]	; (8000e74 <fsm_run2+0xd4>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 fa52 	bl	8001284 <settimer2>
		break;
 8000de0:	e042      	b.n	8000e68 <fsm_run2+0xc8>
	case auto_red:
		turn_on2(0);
 8000de2:	2000      	movs	r0, #0
 8000de4:	f000 f8c2 	bl	8000f6c <turn_on2>
		if(timer2_flag==1)
 8000de8:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <fsm_run2+0xd8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d136      	bne.n	8000e5e <fsm_run2+0xbe>
		{
			status2=auto_green;
 8000df0:	4b1e      	ldr	r3, [pc, #120]	; (8000e6c <fsm_run2+0xcc>)
 8000df2:	2202      	movs	r2, #2
 8000df4:	601a      	str	r2, [r3, #0]
			duration2=timer2;
 8000df6:	4b1e      	ldr	r3, [pc, #120]	; (8000e70 <fsm_run2+0xd0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a1e      	ldr	r2, [pc, #120]	; (8000e74 <fsm_run2+0xd4>)
 8000dfc:	6013      	str	r3, [r2, #0]
			settimer2(duration2);
 8000dfe:	4b1d      	ldr	r3, [pc, #116]	; (8000e74 <fsm_run2+0xd4>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f000 fa3e 	bl	8001284 <settimer2>
		}
		break;
 8000e08:	e029      	b.n	8000e5e <fsm_run2+0xbe>
	case auto_green :
		turn_on2(1);
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	f000 f8ae 	bl	8000f6c <turn_on2>
		if(timer2_flag==1)
 8000e10:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <fsm_run2+0xd8>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d124      	bne.n	8000e62 <fsm_run2+0xc2>
		{
			status2=auto_yellow;
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <fsm_run2+0xcc>)
 8000e1a:	2203      	movs	r2, #3
 8000e1c:	601a      	str	r2, [r3, #0]
			duration2=timer3;
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <fsm_run2+0xdc>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a14      	ldr	r2, [pc, #80]	; (8000e74 <fsm_run2+0xd4>)
 8000e24:	6013      	str	r3, [r2, #0]
			settimer2(duration2);
 8000e26:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <fsm_run2+0xd4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 fa2a 	bl	8001284 <settimer2>
		}
		break;
 8000e30:	e017      	b.n	8000e62 <fsm_run2+0xc2>
	case auto_yellow :
		turn_on2(2);
 8000e32:	2002      	movs	r0, #2
 8000e34:	f000 f89a 	bl	8000f6c <turn_on2>
		if(timer2_flag==1)
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <fsm_run2+0xd8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d112      	bne.n	8000e66 <fsm_run2+0xc6>
		{
			status2=auto_red;
 8000e40:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <fsm_run2+0xcc>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	601a      	str	r2, [r3, #0]
			duration2=timer1;
 8000e46:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <fsm_run2+0xe0>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a0a      	ldr	r2, [pc, #40]	; (8000e74 <fsm_run2+0xd4>)
 8000e4c:	6013      	str	r3, [r2, #0]
			settimer2(duration2);
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <fsm_run2+0xd4>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f000 fa16 	bl	8001284 <settimer2>
		}
		break;
 8000e58:	e005      	b.n	8000e66 <fsm_run2+0xc6>
	default :  break;
 8000e5a:	bf00      	nop
 8000e5c:	e004      	b.n	8000e68 <fsm_run2+0xc8>
		break;
 8000e5e:	bf00      	nop
 8000e60:	e002      	b.n	8000e68 <fsm_run2+0xc8>
		break;
 8000e62:	bf00      	nop
 8000e64:	e000      	b.n	8000e68 <fsm_run2+0xc8>
		break;
 8000e66:	bf00      	nop
	}
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000098 	.word	0x20000098
 8000e70:	2000004c 	.word	0x2000004c
 8000e74:	20000090 	.word	0x20000090
 8000e78:	200000f8 	.word	0x200000f8
 8000e7c:	20000050 	.word	0x20000050
 8000e80:	20000048 	.word	0x20000048

08000e84 <fsm_run>:

void fsm_run()
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	fsm_run1();
 8000e88:	f7ff ff18 	bl	8000cbc <fsm_run1>
	fsm_run2();
 8000e8c:	f7ff ff88 	bl	8000da0 <fsm_run2>
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <turn_off>:
 */

#include "fsm_auto_help.h"

void turn_off()
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	480e      	ldr	r0, [pc, #56]	; (8000ed8 <turn_off+0x44>)
 8000e9e:	f001 f8f6 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	2102      	movs	r1, #2
 8000ea6:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <turn_off+0x44>)
 8000ea8:	f001 f8f1 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, SET);
 8000eac:	2201      	movs	r2, #1
 8000eae:	2104      	movs	r1, #4
 8000eb0:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <turn_off+0x44>)
 8000eb2:	f001 f8ec 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	2108      	movs	r1, #8
 8000eba:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <turn_off+0x44>)
 8000ebc:	f001 f8e7 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2110      	movs	r1, #16
 8000ec4:	4804      	ldr	r0, [pc, #16]	; (8000ed8 <turn_off+0x44>)
 8000ec6:	f001 f8e2 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, SET);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	2120      	movs	r1, #32
 8000ece:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <turn_off+0x44>)
 8000ed0:	f001 f8dd 	bl	800208e <HAL_GPIO_WritePin>
}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40010800 	.word	0x40010800

08000edc <turn_on>:

void turn_on(int index)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	switch (index)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d029      	beq.n	8000f3e <turn_on+0x62>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	dc36      	bgt.n	8000f5e <turn_on+0x82>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d003      	beq.n	8000efe <turn_on+0x22>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d010      	beq.n	8000f1e <turn_on+0x42>
	case 2 :
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, RESET);
		break ;
	default : break;
 8000efc:	e02f      	b.n	8000f5e <turn_on+0x82>
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2101      	movs	r1, #1
 8000f02:	4819      	ldr	r0, [pc, #100]	; (8000f68 <turn_on+0x8c>)
 8000f04:	f001 f8c3 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2102      	movs	r1, #2
 8000f0c:	4816      	ldr	r0, [pc, #88]	; (8000f68 <turn_on+0x8c>)
 8000f0e:	f001 f8be 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, SET);
 8000f12:	2201      	movs	r2, #1
 8000f14:	2104      	movs	r1, #4
 8000f16:	4814      	ldr	r0, [pc, #80]	; (8000f68 <turn_on+0x8c>)
 8000f18:	f001 f8b9 	bl	800208e <HAL_GPIO_WritePin>
		break ;
 8000f1c:	e020      	b.n	8000f60 <turn_on+0x84>
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2101      	movs	r1, #1
 8000f22:	4811      	ldr	r0, [pc, #68]	; (8000f68 <turn_on+0x8c>)
 8000f24:	f001 f8b3 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	480e      	ldr	r0, [pc, #56]	; (8000f68 <turn_on+0x8c>)
 8000f2e:	f001 f8ae 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, SET);
 8000f32:	2201      	movs	r2, #1
 8000f34:	2104      	movs	r1, #4
 8000f36:	480c      	ldr	r0, [pc, #48]	; (8000f68 <turn_on+0x8c>)
 8000f38:	f001 f8a9 	bl	800208e <HAL_GPIO_WritePin>
		break;
 8000f3c:	e010      	b.n	8000f60 <turn_on+0x84>
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2101      	movs	r1, #1
 8000f42:	4809      	ldr	r0, [pc, #36]	; (8000f68 <turn_on+0x8c>)
 8000f44:	f001 f8a3 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4806      	ldr	r0, [pc, #24]	; (8000f68 <turn_on+0x8c>)
 8000f4e:	f001 f89e 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2104      	movs	r1, #4
 8000f56:	4804      	ldr	r0, [pc, #16]	; (8000f68 <turn_on+0x8c>)
 8000f58:	f001 f899 	bl	800208e <HAL_GPIO_WritePin>
		break ;
 8000f5c:	e000      	b.n	8000f60 <turn_on+0x84>
	default : break;
 8000f5e:	bf00      	nop
	}
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40010800 	.word	0x40010800

08000f6c <turn_on2>:

void turn_on2(int index)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	switch (index)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d029      	beq.n	8000fce <turn_on2+0x62>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	dc36      	bgt.n	8000fee <turn_on2+0x82>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <turn_on2+0x22>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d010      	beq.n	8000fae <turn_on2+0x42>
	case 2 :
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, RESET);
		break ;
	default : break;
 8000f8c:	e02f      	b.n	8000fee <turn_on2+0x82>
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2108      	movs	r1, #8
 8000f92:	4819      	ldr	r0, [pc, #100]	; (8000ff8 <turn_on2+0x8c>)
 8000f94:	f001 f87b 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2110      	movs	r1, #16
 8000f9c:	4816      	ldr	r0, [pc, #88]	; (8000ff8 <turn_on2+0x8c>)
 8000f9e:	f001 f876 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, SET);
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	2120      	movs	r1, #32
 8000fa6:	4814      	ldr	r0, [pc, #80]	; (8000ff8 <turn_on2+0x8c>)
 8000fa8:	f001 f871 	bl	800208e <HAL_GPIO_WritePin>
		break ;
 8000fac:	e020      	b.n	8000ff0 <turn_on2+0x84>
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2108      	movs	r1, #8
 8000fb2:	4811      	ldr	r0, [pc, #68]	; (8000ff8 <turn_on2+0x8c>)
 8000fb4:	f001 f86b 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2110      	movs	r1, #16
 8000fbc:	480e      	ldr	r0, [pc, #56]	; (8000ff8 <turn_on2+0x8c>)
 8000fbe:	f001 f866 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, SET);
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	2120      	movs	r1, #32
 8000fc6:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <turn_on2+0x8c>)
 8000fc8:	f001 f861 	bl	800208e <HAL_GPIO_WritePin>
		break;
 8000fcc:	e010      	b.n	8000ff0 <turn_on2+0x84>
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2108      	movs	r1, #8
 8000fd2:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <turn_on2+0x8c>)
 8000fd4:	f001 f85b 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2110      	movs	r1, #16
 8000fdc:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <turn_on2+0x8c>)
 8000fde:	f001 f856 	bl	800208e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	4804      	ldr	r0, [pc, #16]	; (8000ff8 <turn_on2+0x8c>)
 8000fe8:	f001 f851 	bl	800208e <HAL_GPIO_WritePin>
		break ;
 8000fec:	e000      	b.n	8000ff0 <turn_on2+0x84>
	default : break;
 8000fee:	bf00      	nop
	}
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40010800 	.word	0x40010800

08000ffc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001000:	f000 fd42 	bl	8001a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001004:	f000 f81e 	bl	8001044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001008:	f000 f8a4 	bl	8001154 <MX_GPIO_Init>
  MX_TIM2_Init();
 800100c:	f000 f856 	bl	80010bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001010:	4807      	ldr	r0, [pc, #28]	; (8001030 <main+0x34>)
 8001012:	f001 fc83 	bl	800291c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status1=INIT;
 8001016:	4b07      	ldr	r3, [pc, #28]	; (8001034 <main+0x38>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
  status2=INIT;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <main+0x3c>)
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
  status3=INIT;
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <main+0x40>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
  status4=INIT;
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <main+0x44>)
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
  while (1)
 800102e:	e7fe      	b.n	800102e <main+0x32>
 8001030:	200000a4 	.word	0x200000a4
 8001034:	20000094 	.word	0x20000094
 8001038:	20000098 	.word	0x20000098
 800103c:	2000009c 	.word	0x2000009c
 8001040:	200000a0 	.word	0x200000a0

08001044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b090      	sub	sp, #64	; 0x40
 8001048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104a:	f107 0318 	add.w	r3, r7, #24
 800104e:	2228      	movs	r2, #40	; 0x28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f001 fffa 	bl	800304c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001066:	2302      	movs	r3, #2
 8001068:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106a:	2301      	movs	r3, #1
 800106c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800106e:	2310      	movs	r3, #16
 8001070:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001072:	2300      	movs	r3, #0
 8001074:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001076:	f107 0318 	add.w	r3, r7, #24
 800107a:	4618      	mov	r0, r3
 800107c:	f001 f820 	bl	80020c0 <HAL_RCC_OscConfig>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001086:	f000 f8e3 	bl	8001250 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108a:	230f      	movs	r3, #15
 800108c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 fa8e 	bl	80025c4 <HAL_RCC_ClockConfig>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010ae:	f000 f8cf 	bl	8001250 <Error_Handler>
  }
}
 80010b2:	bf00      	nop
 80010b4:	3740      	adds	r7, #64	; 0x40
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d0:	463b      	mov	r3, r7
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010d8:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <MX_TIM2_Init+0x94>)
 80010da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_TIM2_Init+0x94>)
 80010e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b19      	ldr	r3, [pc, #100]	; (8001150 <MX_TIM2_Init+0x94>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010ee:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_TIM2_Init+0x94>)
 80010f0:	2209      	movs	r2, #9
 80010f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f4:	4b16      	ldr	r3, [pc, #88]	; (8001150 <MX_TIM2_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <MX_TIM2_Init+0x94>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001100:	4813      	ldr	r0, [pc, #76]	; (8001150 <MX_TIM2_Init+0x94>)
 8001102:	f001 fbbb 	bl	800287c <HAL_TIM_Base_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800110c:	f000 f8a0 	bl	8001250 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001110:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001114:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	480c      	ldr	r0, [pc, #48]	; (8001150 <MX_TIM2_Init+0x94>)
 800111e:	f001 fd51 	bl	8002bc4 <HAL_TIM_ConfigClockSource>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001128:	f000 f892 	bl	8001250 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112c:	2300      	movs	r3, #0
 800112e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_TIM2_Init+0x94>)
 800113a:	f001 ff1d 	bl	8002f78 <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001144:	f000 f884 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200000a4 	.word	0x200000a4

08001154 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001168:	4b2f      	ldr	r3, [pc, #188]	; (8001228 <MX_GPIO_Init+0xd4>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a2e      	ldr	r2, [pc, #184]	; (8001228 <MX_GPIO_Init+0xd4>)
 800116e:	f043 0310 	orr.w	r3, r3, #16
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b2c      	ldr	r3, [pc, #176]	; (8001228 <MX_GPIO_Init+0xd4>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0310 	and.w	r3, r3, #16
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001180:	4b29      	ldr	r3, [pc, #164]	; (8001228 <MX_GPIO_Init+0xd4>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a28      	ldr	r2, [pc, #160]	; (8001228 <MX_GPIO_Init+0xd4>)
 8001186:	f043 0304 	orr.w	r3, r3, #4
 800118a:	6193      	str	r3, [r2, #24]
 800118c:	4b26      	ldr	r3, [pc, #152]	; (8001228 <MX_GPIO_Init+0xd4>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001198:	4b23      	ldr	r3, [pc, #140]	; (8001228 <MX_GPIO_Init+0xd4>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a22      	ldr	r2, [pc, #136]	; (8001228 <MX_GPIO_Init+0xd4>)
 800119e:	f043 0308 	orr.w	r3, r3, #8
 80011a2:	6193      	str	r3, [r2, #24]
 80011a4:	4b20      	ldr	r3, [pc, #128]	; (8001228 <MX_GPIO_Init+0xd4>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f003 0308 	and.w	r3, r3, #8
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led_red1_Pin|led_green1_Pin|led_yellow1_Pin|led_red2_Pin
 80011b0:	2200      	movs	r2, #0
 80011b2:	f240 71bf 	movw	r1, #1983	; 0x7bf
 80011b6:	481d      	ldr	r0, [pc, #116]	; (800122c <MX_GPIO_Init+0xd8>)
 80011b8:	f000 ff69 	bl	800208e <HAL_GPIO_WritePin>
                          |led_green2_Pin|led_yellow2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, chan1a_Pin|chan1b_Pin|chan1c_Pin|chan2d_Pin
 80011bc:	2200      	movs	r2, #0
 80011be:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80011c2:	481b      	ldr	r0, [pc, #108]	; (8001230 <MX_GPIO_Init+0xdc>)
 80011c4:	f000 ff63 	bl	800208e <HAL_GPIO_WritePin>
                          |chan2e_Pin|chan2f_Pin|chan2g_Pin|chan1d_Pin
                          |chan1e_Pin|chan1f_Pin|chan1g_Pin|chan2a_Pin
                          |chan2b_Pin|chan2c_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 80011c8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80011cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d6:	f107 0310 	add.w	r3, r7, #16
 80011da:	4619      	mov	r1, r3
 80011dc:	4815      	ldr	r0, [pc, #84]	; (8001234 <MX_GPIO_Init+0xe0>)
 80011de:	f000 fdc3 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_red1_Pin led_green1_Pin led_yellow1_Pin led_red2_Pin
                           led_green2_Pin led_yellow2_Pin en0_Pin en1_Pin
                           en2_Pin en3_Pin */
  GPIO_InitStruct.Pin = led_red1_Pin|led_green1_Pin|led_yellow1_Pin|led_red2_Pin
 80011e2:	f240 73bf 	movw	r3, #1983	; 0x7bf
 80011e6:	613b      	str	r3, [r7, #16]
                          |led_green2_Pin|led_yellow2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2302      	movs	r3, #2
 80011f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	4619      	mov	r1, r3
 80011fa:	480c      	ldr	r0, [pc, #48]	; (800122c <MX_GPIO_Init+0xd8>)
 80011fc:	f000 fdb4 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pins : chan1a_Pin chan1b_Pin chan1c_Pin chan2d_Pin
                           chan2e_Pin chan2f_Pin chan2g_Pin chan1d_Pin
                           chan1e_Pin chan1f_Pin chan1g_Pin chan2a_Pin
                           chan2b_Pin chan2c_Pin */
  GPIO_InitStruct.Pin = chan1a_Pin|chan1b_Pin|chan1c_Pin|chan2d_Pin
 8001200:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001204:	613b      	str	r3, [r7, #16]
                          |chan2e_Pin|chan2f_Pin|chan2g_Pin|chan1d_Pin
                          |chan1e_Pin|chan1f_Pin|chan1g_Pin|chan2a_Pin
                          |chan2b_Pin|chan2c_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001206:	2301      	movs	r3, #1
 8001208:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2302      	movs	r3, #2
 8001210:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001212:	f107 0310 	add.w	r3, r7, #16
 8001216:	4619      	mov	r1, r3
 8001218:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_GPIO_Init+0xdc>)
 800121a:	f000 fda5 	bl	8001d68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800121e:	bf00      	nop
 8001220:	3720      	adds	r7, #32
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000
 800122c:	40010800 	.word	0x40010800
 8001230:	40010c00 	.word	0x40010c00
 8001234:	40011000 	.word	0x40011000

08001238 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	timerrun();
 8001240:	f000 f884 	bl	800134c <timerrun>
	getkeyinput();
 8001244:	f7fe ff82 	bl	800014c <getkeyinput>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001254:	b672      	cpsid	i
}
 8001256:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001258:	e7fe      	b.n	8001258 <Error_Handler+0x8>
	...

0800125c <settimer1>:
int timer5_flag=0;
int timer6_counter=0;
int timer6_flag=0;

void settimer1(int duration)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	timer1_counter=duration;
 8001264:	4a05      	ldr	r2, [pc, #20]	; (800127c <settimer1+0x20>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <settimer1+0x24>)
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	200000ec 	.word	0x200000ec
 8001280:	200000f0 	.word	0x200000f0

08001284 <settimer2>:
void settimer2(int duration)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	timer2_counter=duration;
 800128c:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <settimer2+0x20>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8001292:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <settimer2+0x24>)
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	200000f4 	.word	0x200000f4
 80012a8:	200000f8 	.word	0x200000f8

080012ac <settimer3>:
void settimer3(int duration)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	timer3_counter=duration;
 80012b4:	4a05      	ldr	r2, [pc, #20]	; (80012cc <settimer3+0x20>)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <settimer3+0x24>)
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	200000fc 	.word	0x200000fc
 80012d0:	20000100 	.word	0x20000100

080012d4 <settimer4>:
void settimer4(int duration)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	timer4_counter=duration;
 80012dc:	4a05      	ldr	r2, [pc, #20]	; (80012f4 <settimer4+0x20>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <settimer4+0x24>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000104 	.word	0x20000104
 80012f8:	20000108 	.word	0x20000108

080012fc <settimer5>:
void settimer5(int duration)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	timer5_counter=duration;
 8001304:	4a05      	ldr	r2, [pc, #20]	; (800131c <settimer5+0x20>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
	timer5_flag=0;
 800130a:	4b05      	ldr	r3, [pc, #20]	; (8001320 <settimer5+0x24>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	2000010c 	.word	0x2000010c
 8001320:	20000110 	.word	0x20000110

08001324 <settimer6>:
void settimer6(int duration)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	timer6_counter=duration;
 800132c:	4a05      	ldr	r2, [pc, #20]	; (8001344 <settimer6+0x20>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6013      	str	r3, [r2, #0]
	timer6_flag=0;
 8001332:	4b05      	ldr	r3, [pc, #20]	; (8001348 <settimer6+0x24>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000114 	.word	0x20000114
 8001348:	20000118 	.word	0x20000118

0800134c <timerrun>:

void timerrun()
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
	if(timer1_counter>0)
 8001350:	4b31      	ldr	r3, [pc, #196]	; (8001418 <timerrun+0xcc>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	dd04      	ble.n	8001362 <timerrun+0x16>
	{
		timer1_counter--;
 8001358:	4b2f      	ldr	r3, [pc, #188]	; (8001418 <timerrun+0xcc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	3b01      	subs	r3, #1
 800135e:	4a2e      	ldr	r2, [pc, #184]	; (8001418 <timerrun+0xcc>)
 8001360:	6013      	str	r3, [r2, #0]
	}
	if(timer1_counter<=0)
 8001362:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <timerrun+0xcc>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	dc02      	bgt.n	8001370 <timerrun+0x24>
	{
		timer1_flag=1;
 800136a:	4b2c      	ldr	r3, [pc, #176]	; (800141c <timerrun+0xd0>)
 800136c:	2201      	movs	r2, #1
 800136e:	601a      	str	r2, [r3, #0]
	}
	if(timer2_counter>0)
 8001370:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <timerrun+0xd4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	dd04      	ble.n	8001382 <timerrun+0x36>
	{
		timer2_counter--;
 8001378:	4b29      	ldr	r3, [pc, #164]	; (8001420 <timerrun+0xd4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	3b01      	subs	r3, #1
 800137e:	4a28      	ldr	r2, [pc, #160]	; (8001420 <timerrun+0xd4>)
 8001380:	6013      	str	r3, [r2, #0]
	}
	if(timer2_counter<=0)
 8001382:	4b27      	ldr	r3, [pc, #156]	; (8001420 <timerrun+0xd4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	dc02      	bgt.n	8001390 <timerrun+0x44>
	{
		timer2_flag=1;
 800138a:	4b26      	ldr	r3, [pc, #152]	; (8001424 <timerrun+0xd8>)
 800138c:	2201      	movs	r2, #1
 800138e:	601a      	str	r2, [r3, #0]
	}
	if(timer3_counter>0)
 8001390:	4b25      	ldr	r3, [pc, #148]	; (8001428 <timerrun+0xdc>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	dd04      	ble.n	80013a2 <timerrun+0x56>
	{
		timer3_counter--;
 8001398:	4b23      	ldr	r3, [pc, #140]	; (8001428 <timerrun+0xdc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	3b01      	subs	r3, #1
 800139e:	4a22      	ldr	r2, [pc, #136]	; (8001428 <timerrun+0xdc>)
 80013a0:	6013      	str	r3, [r2, #0]
	}
	if(timer3_counter<=0)
 80013a2:	4b21      	ldr	r3, [pc, #132]	; (8001428 <timerrun+0xdc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dc02      	bgt.n	80013b0 <timerrun+0x64>
	{
		timer3_flag=1;
 80013aa:	4b20      	ldr	r3, [pc, #128]	; (800142c <timerrun+0xe0>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	601a      	str	r2, [r3, #0]
	}
	if(timer4_counter>0)
 80013b0:	4b1f      	ldr	r3, [pc, #124]	; (8001430 <timerrun+0xe4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	dd04      	ble.n	80013c2 <timerrun+0x76>
	{
		timer4_counter--;
 80013b8:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <timerrun+0xe4>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3b01      	subs	r3, #1
 80013be:	4a1c      	ldr	r2, [pc, #112]	; (8001430 <timerrun+0xe4>)
 80013c0:	6013      	str	r3, [r2, #0]
	}
	if(timer4_counter<=0)
 80013c2:	4b1b      	ldr	r3, [pc, #108]	; (8001430 <timerrun+0xe4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	dc02      	bgt.n	80013d0 <timerrun+0x84>
	{
		timer4_flag=1;
 80013ca:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <timerrun+0xe8>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	601a      	str	r2, [r3, #0]
	}
	if(timer5_counter>0)
 80013d0:	4b19      	ldr	r3, [pc, #100]	; (8001438 <timerrun+0xec>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	dd04      	ble.n	80013e2 <timerrun+0x96>
	{
		timer5_counter--;
 80013d8:	4b17      	ldr	r3, [pc, #92]	; (8001438 <timerrun+0xec>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	3b01      	subs	r3, #1
 80013de:	4a16      	ldr	r2, [pc, #88]	; (8001438 <timerrun+0xec>)
 80013e0:	6013      	str	r3, [r2, #0]
	}
	if(timer5_counter<=0)
 80013e2:	4b15      	ldr	r3, [pc, #84]	; (8001438 <timerrun+0xec>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	dc02      	bgt.n	80013f0 <timerrun+0xa4>
	{
		timer5_flag=1;
 80013ea:	4b14      	ldr	r3, [pc, #80]	; (800143c <timerrun+0xf0>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	601a      	str	r2, [r3, #0]
	}
	if(timer6_counter>0)
 80013f0:	4b13      	ldr	r3, [pc, #76]	; (8001440 <timerrun+0xf4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	dd04      	ble.n	8001402 <timerrun+0xb6>
	{
		timer6_counter--;
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <timerrun+0xf4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	3b01      	subs	r3, #1
 80013fe:	4a10      	ldr	r2, [pc, #64]	; (8001440 <timerrun+0xf4>)
 8001400:	6013      	str	r3, [r2, #0]
	}
	if(timer6_counter<=0)
 8001402:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <timerrun+0xf4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	dc02      	bgt.n	8001410 <timerrun+0xc4>
	{
		timer6_flag=1;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <timerrun+0xf8>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]
	}
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	200000ec 	.word	0x200000ec
 800141c:	200000f0 	.word	0x200000f0
 8001420:	200000f4 	.word	0x200000f4
 8001424:	200000f8 	.word	0x200000f8
 8001428:	200000fc 	.word	0x200000fc
 800142c:	20000100 	.word	0x20000100
 8001430:	20000104 	.word	0x20000104
 8001434:	20000108 	.word	0x20000108
 8001438:	2000010c 	.word	0x2000010c
 800143c:	20000110 	.word	0x20000110
 8001440:	20000114 	.word	0x20000114
 8001444:	20000118 	.word	0x20000118

08001448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <HAL_MspInit+0x40>)
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	4a0d      	ldr	r2, [pc, #52]	; (8001488 <HAL_MspInit+0x40>)
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	6193      	str	r3, [r2, #24]
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <HAL_MspInit+0x40>)
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001466:	4b08      	ldr	r3, [pc, #32]	; (8001488 <HAL_MspInit+0x40>)
 8001468:	69db      	ldr	r3, [r3, #28]
 800146a:	4a07      	ldr	r2, [pc, #28]	; (8001488 <HAL_MspInit+0x40>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001470:	61d3      	str	r3, [r2, #28]
 8001472:	4b05      	ldr	r3, [pc, #20]	; (8001488 <HAL_MspInit+0x40>)
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147a:	603b      	str	r3, [r7, #0]
 800147c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40021000 	.word	0x40021000

0800148c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800149c:	d113      	bne.n	80014c6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <HAL_TIM_Base_MspInit+0x44>)
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	4a0b      	ldr	r2, [pc, #44]	; (80014d0 <HAL_TIM_Base_MspInit+0x44>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	61d3      	str	r3, [r2, #28]
 80014aa:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <HAL_TIM_Base_MspInit+0x44>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	201c      	movs	r0, #28
 80014bc:	f000 fc1d 	bl	8001cfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014c0:	201c      	movs	r0, #28
 80014c2:	f000 fc36 	bl	8001d32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40021000 	.word	0x40021000

080014d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <NMI_Handler+0x4>

080014da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014de:	e7fe      	b.n	80014de <HardFault_Handler+0x4>

080014e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <MemManage_Handler+0x4>

080014e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ea:	e7fe      	b.n	80014ea <BusFault_Handler+0x4>

080014ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <UsageFault_Handler+0x4>

080014f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr

080014fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800151a:	f000 fafb 	bl	8001b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001528:	4802      	ldr	r0, [pc, #8]	; (8001534 <TIM2_IRQHandler+0x10>)
 800152a:	f001 fa43 	bl	80029b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	200000a4 	.word	0x200000a4

08001538 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <updateClockBuffer>:
int second=0;
int index_led=0;
int led_buffer[2] = {0 , 0};

void updateClockBuffer ()
  {
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
	  int second_tens=second/10;
 800154a:	4b11      	ldr	r3, [pc, #68]	; (8001590 <updateClockBuffer+0x4c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a11      	ldr	r2, [pc, #68]	; (8001594 <updateClockBuffer+0x50>)
 8001550:	fb82 1203 	smull	r1, r2, r2, r3
 8001554:	1092      	asrs	r2, r2, #2
 8001556:	17db      	asrs	r3, r3, #31
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	607b      	str	r3, [r7, #4]
	  int second_ones=second%10;
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <updateClockBuffer+0x4c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <updateClockBuffer+0x50>)
 8001562:	fb83 1302 	smull	r1, r3, r3, r2
 8001566:	1099      	asrs	r1, r3, #2
 8001568:	17d3      	asrs	r3, r2, #31
 800156a:	1ac9      	subs	r1, r1, r3
 800156c:	460b      	mov	r3, r1
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	440b      	add	r3, r1
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	603b      	str	r3, [r7, #0]

	  led_buffer[0] = second_tens;
 8001578:	4a07      	ldr	r2, [pc, #28]	; (8001598 <updateClockBuffer+0x54>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6013      	str	r3, [r2, #0]
	  led_buffer[1] = second_ones;
 800157e:	4a06      	ldr	r2, [pc, #24]	; (8001598 <updateClockBuffer+0x54>)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	6053      	str	r3, [r2, #4]
  }
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	2000011c 	.word	0x2000011c
 8001594:	66666667 	.word	0x66666667
 8001598:	20000124 	.word	0x20000124

0800159c <display_traffic1>:

void display_traffic1()
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	switch (status3)
 80015a0:	4b7d      	ldr	r3, [pc, #500]	; (8001798 <display_traffic1+0x1fc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b03      	cmp	r3, #3
 80015a6:	f200 80ee 	bhi.w	8001786 <display_traffic1+0x1ea>
 80015aa:	a201      	add	r2, pc, #4	; (adr r2, 80015b0 <display_traffic1+0x14>)
 80015ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b0:	080015c1 	.word	0x080015c1
 80015b4:	080015ed 	.word	0x080015ed
 80015b8:	08001677 	.word	0x08001677
 80015bc:	080016ff 	.word	0x080016ff
	{
	case INIT :
	second=timer1/100;
 80015c0:	4b76      	ldr	r3, [pc, #472]	; (800179c <display_traffic1+0x200>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a76      	ldr	r2, [pc, #472]	; (80017a0 <display_traffic1+0x204>)
 80015c6:	fb82 1203 	smull	r1, r2, r2, r3
 80015ca:	1152      	asrs	r2, r2, #5
 80015cc:	17db      	asrs	r3, r3, #31
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	4a74      	ldr	r2, [pc, #464]	; (80017a4 <display_traffic1+0x208>)
 80015d2:	6013      	str	r3, [r2, #0]
	updateClockBuffer ();
 80015d4:	f7ff ffb6 	bl	8001544 <updateClockBuffer>
    status3=auto_red;
 80015d8:	4b6f      	ldr	r3, [pc, #444]	; (8001798 <display_traffic1+0x1fc>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]
    settimer3(50);
 80015de:	2032      	movs	r0, #50	; 0x32
 80015e0:	f7ff fe64 	bl	80012ac <settimer3>
    settimer4(100);
 80015e4:	2064      	movs	r0, #100	; 0x64
 80015e6:	f7ff fe75 	bl	80012d4 <settimer4>
		break;
 80015ea:	e0d3      	b.n	8001794 <display_traffic1+0x1f8>
	case auto_red :
		if (timer3_flag==1)
 80015ec:	4b6e      	ldr	r3, [pc, #440]	; (80017a8 <display_traffic1+0x20c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d11f      	bne.n	8001634 <display_traffic1+0x98>
		{
			settimer3 (50) ;
 80015f4:	2032      	movs	r0, #50	; 0x32
 80015f6:	f7ff fe59 	bl	80012ac <settimer3>
		    if( index_led < 2 )
 80015fa:	4b6c      	ldr	r3, [pc, #432]	; (80017ac <display_traffic1+0x210>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	dc11      	bgt.n	8001626 <display_traffic1+0x8a>
			{
			  update7SEGa ( index_led ) ;
 8001602:	4b6a      	ldr	r3, [pc, #424]	; (80017ac <display_traffic1+0x210>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ffa6 	bl	8000558 <update7SEGa>
			  display7SEGa ( led_buffer [ index_led ] ) ;
 800160c:	4b67      	ldr	r3, [pc, #412]	; (80017ac <display_traffic1+0x210>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a67      	ldr	r2, [pc, #412]	; (80017b0 <display_traffic1+0x214>)
 8001612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ffc8 	bl	80005ac <display7SEGa>
			  index_led ++ ;
 800161c:	4b63      	ldr	r3, [pc, #396]	; (80017ac <display_traffic1+0x210>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	4a62      	ldr	r2, [pc, #392]	; (80017ac <display_traffic1+0x210>)
 8001624:	6013      	str	r3, [r2, #0]
			}
			if( index_led >= 2 )
 8001626:	4b61      	ldr	r3, [pc, #388]	; (80017ac <display_traffic1+0x210>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2b01      	cmp	r3, #1
 800162c:	dd02      	ble.n	8001634 <display_traffic1+0x98>
			{
			  index_led = 0;
 800162e:	4b5f      	ldr	r3, [pc, #380]	; (80017ac <display_traffic1+0x210>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer4_flag==1)
 8001634:	4b5f      	ldr	r3, [pc, #380]	; (80017b4 <display_traffic1+0x218>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b01      	cmp	r3, #1
 800163a:	f040 80a6 	bne.w	800178a <display_traffic1+0x1ee>
		{
			settimer4 (100) ;
 800163e:	2064      	movs	r0, #100	; 0x64
 8001640:	f7ff fe48 	bl	80012d4 <settimer4>
			second -- ;
 8001644:	4b57      	ldr	r3, [pc, #348]	; (80017a4 <display_traffic1+0x208>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	3b01      	subs	r3, #1
 800164a:	4a56      	ldr	r2, [pc, #344]	; (80017a4 <display_traffic1+0x208>)
 800164c:	6013      	str	r3, [r2, #0]
			if(second <= 0 )
 800164e:	4b55      	ldr	r3, [pc, #340]	; (80017a4 <display_traffic1+0x208>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	dc0c      	bgt.n	8001670 <display_traffic1+0xd4>
			{
				status3 = auto_green;
 8001656:	4b50      	ldr	r3, [pc, #320]	; (8001798 <display_traffic1+0x1fc>)
 8001658:	2202      	movs	r2, #2
 800165a:	601a      	str	r2, [r3, #0]
				second = timer2/100;
 800165c:	4b56      	ldr	r3, [pc, #344]	; (80017b8 <display_traffic1+0x21c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a4f      	ldr	r2, [pc, #316]	; (80017a0 <display_traffic1+0x204>)
 8001662:	fb82 1203 	smull	r1, r2, r2, r3
 8001666:	1152      	asrs	r2, r2, #5
 8001668:	17db      	asrs	r3, r3, #31
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	4a4d      	ldr	r2, [pc, #308]	; (80017a4 <display_traffic1+0x208>)
 800166e:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer () ;
 8001670:	f7ff ff68 	bl	8001544 <updateClockBuffer>
		}
		break ;
 8001674:	e089      	b.n	800178a <display_traffic1+0x1ee>
	case auto_green :
		if (timer3_flag==1)
 8001676:	4b4c      	ldr	r3, [pc, #304]	; (80017a8 <display_traffic1+0x20c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d11f      	bne.n	80016be <display_traffic1+0x122>
		{
			settimer3 (50) ;
 800167e:	2032      	movs	r0, #50	; 0x32
 8001680:	f7ff fe14 	bl	80012ac <settimer3>
		    if( index_led < 2 )
 8001684:	4b49      	ldr	r3, [pc, #292]	; (80017ac <display_traffic1+0x210>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b01      	cmp	r3, #1
 800168a:	dc11      	bgt.n	80016b0 <display_traffic1+0x114>
			{
			  update7SEGa ( index_led ) ;
 800168c:	4b47      	ldr	r3, [pc, #284]	; (80017ac <display_traffic1+0x210>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe ff61 	bl	8000558 <update7SEGa>
			  display7SEGa ( led_buffer [ index_led ] ) ;
 8001696:	4b45      	ldr	r3, [pc, #276]	; (80017ac <display_traffic1+0x210>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a45      	ldr	r2, [pc, #276]	; (80017b0 <display_traffic1+0x214>)
 800169c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7fe ff83 	bl	80005ac <display7SEGa>
			  index_led ++ ;
 80016a6:	4b41      	ldr	r3, [pc, #260]	; (80017ac <display_traffic1+0x210>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	3301      	adds	r3, #1
 80016ac:	4a3f      	ldr	r2, [pc, #252]	; (80017ac <display_traffic1+0x210>)
 80016ae:	6013      	str	r3, [r2, #0]
			}
			if( index_led >= 2 )
 80016b0:	4b3e      	ldr	r3, [pc, #248]	; (80017ac <display_traffic1+0x210>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	dd02      	ble.n	80016be <display_traffic1+0x122>
			{
			  index_led = 0;
 80016b8:	4b3c      	ldr	r3, [pc, #240]	; (80017ac <display_traffic1+0x210>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer4_flag==1)
 80016be:	4b3d      	ldr	r3, [pc, #244]	; (80017b4 <display_traffic1+0x218>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d163      	bne.n	800178e <display_traffic1+0x1f2>
		{
			settimer4 (100) ;
 80016c6:	2064      	movs	r0, #100	; 0x64
 80016c8:	f7ff fe04 	bl	80012d4 <settimer4>
			second -- ;
 80016cc:	4b35      	ldr	r3, [pc, #212]	; (80017a4 <display_traffic1+0x208>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	3b01      	subs	r3, #1
 80016d2:	4a34      	ldr	r2, [pc, #208]	; (80017a4 <display_traffic1+0x208>)
 80016d4:	6013      	str	r3, [r2, #0]
			if(second <= 0 )
 80016d6:	4b33      	ldr	r3, [pc, #204]	; (80017a4 <display_traffic1+0x208>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	dc0c      	bgt.n	80016f8 <display_traffic1+0x15c>
			{
				status3 = auto_yellow;
 80016de:	4b2e      	ldr	r3, [pc, #184]	; (8001798 <display_traffic1+0x1fc>)
 80016e0:	2203      	movs	r2, #3
 80016e2:	601a      	str	r2, [r3, #0]
				second = timer3/100;
 80016e4:	4b35      	ldr	r3, [pc, #212]	; (80017bc <display_traffic1+0x220>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a2d      	ldr	r2, [pc, #180]	; (80017a0 <display_traffic1+0x204>)
 80016ea:	fb82 1203 	smull	r1, r2, r2, r3
 80016ee:	1152      	asrs	r2, r2, #5
 80016f0:	17db      	asrs	r3, r3, #31
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	4a2b      	ldr	r2, [pc, #172]	; (80017a4 <display_traffic1+0x208>)
 80016f6:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer () ;
 80016f8:	f7ff ff24 	bl	8001544 <updateClockBuffer>
		}
		break;
 80016fc:	e047      	b.n	800178e <display_traffic1+0x1f2>
	case auto_yellow :
		if (timer3_flag==1)
 80016fe:	4b2a      	ldr	r3, [pc, #168]	; (80017a8 <display_traffic1+0x20c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d11f      	bne.n	8001746 <display_traffic1+0x1aa>
		{
			settimer3 (50) ;
 8001706:	2032      	movs	r0, #50	; 0x32
 8001708:	f7ff fdd0 	bl	80012ac <settimer3>
		    if( index_led < 2 )
 800170c:	4b27      	ldr	r3, [pc, #156]	; (80017ac <display_traffic1+0x210>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b01      	cmp	r3, #1
 8001712:	dc11      	bgt.n	8001738 <display_traffic1+0x19c>
			{
			  update7SEGa ( index_led ) ;
 8001714:	4b25      	ldr	r3, [pc, #148]	; (80017ac <display_traffic1+0x210>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe ff1d 	bl	8000558 <update7SEGa>
			  display7SEGa ( led_buffer [ index_led ] ) ;
 800171e:	4b23      	ldr	r3, [pc, #140]	; (80017ac <display_traffic1+0x210>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a23      	ldr	r2, [pc, #140]	; (80017b0 <display_traffic1+0x214>)
 8001724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff3f 	bl	80005ac <display7SEGa>
			  index_led ++ ;
 800172e:	4b1f      	ldr	r3, [pc, #124]	; (80017ac <display_traffic1+0x210>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	4a1d      	ldr	r2, [pc, #116]	; (80017ac <display_traffic1+0x210>)
 8001736:	6013      	str	r3, [r2, #0]
			}
			if( index_led >= 2 )
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <display_traffic1+0x210>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2b01      	cmp	r3, #1
 800173e:	dd02      	ble.n	8001746 <display_traffic1+0x1aa>
			{
			  index_led = 0;
 8001740:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <display_traffic1+0x210>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer4_flag==1)
 8001746:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <display_traffic1+0x218>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d121      	bne.n	8001792 <display_traffic1+0x1f6>
		{
			settimer4 (100) ;
 800174e:	2064      	movs	r0, #100	; 0x64
 8001750:	f7ff fdc0 	bl	80012d4 <settimer4>
			second -- ;
 8001754:	4b13      	ldr	r3, [pc, #76]	; (80017a4 <display_traffic1+0x208>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3b01      	subs	r3, #1
 800175a:	4a12      	ldr	r2, [pc, #72]	; (80017a4 <display_traffic1+0x208>)
 800175c:	6013      	str	r3, [r2, #0]
			if(second <= 0 )
 800175e:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <display_traffic1+0x208>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	dc0c      	bgt.n	8001780 <display_traffic1+0x1e4>
			{
				status3 = auto_red;
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <display_traffic1+0x1fc>)
 8001768:	2201      	movs	r2, #1
 800176a:	601a      	str	r2, [r3, #0]
				second = timer1/100;
 800176c:	4b0b      	ldr	r3, [pc, #44]	; (800179c <display_traffic1+0x200>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a0b      	ldr	r2, [pc, #44]	; (80017a0 <display_traffic1+0x204>)
 8001772:	fb82 1203 	smull	r1, r2, r2, r3
 8001776:	1152      	asrs	r2, r2, #5
 8001778:	17db      	asrs	r3, r3, #31
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	4a09      	ldr	r2, [pc, #36]	; (80017a4 <display_traffic1+0x208>)
 800177e:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer () ;
 8001780:	f7ff fee0 	bl	8001544 <updateClockBuffer>
		}
		break ;
 8001784:	e005      	b.n	8001792 <display_traffic1+0x1f6>
	default : break ;
 8001786:	bf00      	nop
 8001788:	e004      	b.n	8001794 <display_traffic1+0x1f8>
		break ;
 800178a:	bf00      	nop
 800178c:	e002      	b.n	8001794 <display_traffic1+0x1f8>
		break;
 800178e:	bf00      	nop
 8001790:	e000      	b.n	8001794 <display_traffic1+0x1f8>
		break ;
 8001792:	bf00      	nop
	}
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	2000009c 	.word	0x2000009c
 800179c:	20000048 	.word	0x20000048
 80017a0:	51eb851f 	.word	0x51eb851f
 80017a4:	2000011c 	.word	0x2000011c
 80017a8:	20000100 	.word	0x20000100
 80017ac:	20000120 	.word	0x20000120
 80017b0:	20000124 	.word	0x20000124
 80017b4:	20000108 	.word	0x20000108
 80017b8:	2000004c 	.word	0x2000004c
 80017bc:	20000050 	.word	0x20000050

080017c0 <updateClockBuffer2>:
int second2=0;
int index_led2=0;
int led_buffer2[2] = {0 , 0};

void updateClockBuffer2 ()
  {
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
	  int second_tens=second2/10;
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <updateClockBuffer2+0x4c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a11      	ldr	r2, [pc, #68]	; (8001810 <updateClockBuffer2+0x50>)
 80017cc:	fb82 1203 	smull	r1, r2, r2, r3
 80017d0:	1092      	asrs	r2, r2, #2
 80017d2:	17db      	asrs	r3, r3, #31
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	607b      	str	r3, [r7, #4]
	  int second_ones=second2%10;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	; (800180c <updateClockBuffer2+0x4c>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <updateClockBuffer2+0x50>)
 80017de:	fb83 1302 	smull	r1, r3, r3, r2
 80017e2:	1099      	asrs	r1, r3, #2
 80017e4:	17d3      	asrs	r3, r2, #31
 80017e6:	1ac9      	subs	r1, r1, r3
 80017e8:	460b      	mov	r3, r1
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	603b      	str	r3, [r7, #0]

	  led_buffer2[0] = second_tens;
 80017f4:	4a07      	ldr	r2, [pc, #28]	; (8001814 <updateClockBuffer2+0x54>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6013      	str	r3, [r2, #0]
	  led_buffer2[1] = second_ones;
 80017fa:	4a06      	ldr	r2, [pc, #24]	; (8001814 <updateClockBuffer2+0x54>)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	6053      	str	r3, [r2, #4]
  }
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	2000012c 	.word	0x2000012c
 8001810:	66666667 	.word	0x66666667
 8001814:	20000134 	.word	0x20000134

08001818 <display_traffic2>:

void display_traffic2()
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
	switch (status4)
 800181c:	4b7d      	ldr	r3, [pc, #500]	; (8001a14 <display_traffic2+0x1fc>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b03      	cmp	r3, #3
 8001822:	f200 80ee 	bhi.w	8001a02 <display_traffic2+0x1ea>
 8001826:	a201      	add	r2, pc, #4	; (adr r2, 800182c <display_traffic2+0x14>)
 8001828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182c:	0800183d 	.word	0x0800183d
 8001830:	08001869 	.word	0x08001869
 8001834:	080018f3 	.word	0x080018f3
 8001838:	0800197b 	.word	0x0800197b
	{
	case INIT :
	second2=timer2/100;
 800183c:	4b76      	ldr	r3, [pc, #472]	; (8001a18 <display_traffic2+0x200>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a76      	ldr	r2, [pc, #472]	; (8001a1c <display_traffic2+0x204>)
 8001842:	fb82 1203 	smull	r1, r2, r2, r3
 8001846:	1152      	asrs	r2, r2, #5
 8001848:	17db      	asrs	r3, r3, #31
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	4a74      	ldr	r2, [pc, #464]	; (8001a20 <display_traffic2+0x208>)
 800184e:	6013      	str	r3, [r2, #0]
	updateClockBuffer2 ();
 8001850:	f7ff ffb6 	bl	80017c0 <updateClockBuffer2>
    status4=auto_green;
 8001854:	4b6f      	ldr	r3, [pc, #444]	; (8001a14 <display_traffic2+0x1fc>)
 8001856:	2202      	movs	r2, #2
 8001858:	601a      	str	r2, [r3, #0]
    settimer5(50);
 800185a:	2032      	movs	r0, #50	; 0x32
 800185c:	f7ff fd4e 	bl	80012fc <settimer5>
    settimer6(100);
 8001860:	2064      	movs	r0, #100	; 0x64
 8001862:	f7ff fd5f 	bl	8001324 <settimer6>
		break;
 8001866:	e0d3      	b.n	8001a10 <display_traffic2+0x1f8>
	case auto_red :
		if (timer5_flag==1)
 8001868:	4b6e      	ldr	r3, [pc, #440]	; (8001a24 <display_traffic2+0x20c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d11f      	bne.n	80018b0 <display_traffic2+0x98>
		{
			settimer5 (50) ;
 8001870:	2032      	movs	r0, #50	; 0x32
 8001872:	f7ff fd43 	bl	80012fc <settimer5>
		    if( index_led2 < 2 )
 8001876:	4b6c      	ldr	r3, [pc, #432]	; (8001a28 <display_traffic2+0x210>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b01      	cmp	r3, #1
 800187c:	dc11      	bgt.n	80018a2 <display_traffic2+0x8a>
			{
			  update7SEGb ( index_led2 ) ;
 800187e:	4b6a      	ldr	r3, [pc, #424]	; (8001a28 <display_traffic2+0x210>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff f822 	bl	80008cc <update7SEGb>
			  display7SEGb ( led_buffer2 [ index_led2 ] ) ;
 8001888:	4b67      	ldr	r3, [pc, #412]	; (8001a28 <display_traffic2+0x210>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a67      	ldr	r2, [pc, #412]	; (8001a2c <display_traffic2+0x214>)
 800188e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff f846 	bl	8000924 <display7SEGb>
			  index_led2 ++ ;
 8001898:	4b63      	ldr	r3, [pc, #396]	; (8001a28 <display_traffic2+0x210>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	3301      	adds	r3, #1
 800189e:	4a62      	ldr	r2, [pc, #392]	; (8001a28 <display_traffic2+0x210>)
 80018a0:	6013      	str	r3, [r2, #0]
			}
			if( index_led2 >= 2 )
 80018a2:	4b61      	ldr	r3, [pc, #388]	; (8001a28 <display_traffic2+0x210>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	dd02      	ble.n	80018b0 <display_traffic2+0x98>
			{
			  index_led2 = 0;
 80018aa:	4b5f      	ldr	r3, [pc, #380]	; (8001a28 <display_traffic2+0x210>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer6_flag==1)
 80018b0:	4b5f      	ldr	r3, [pc, #380]	; (8001a30 <display_traffic2+0x218>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	f040 80a6 	bne.w	8001a06 <display_traffic2+0x1ee>
		{
			settimer6 (100) ;
 80018ba:	2064      	movs	r0, #100	; 0x64
 80018bc:	f7ff fd32 	bl	8001324 <settimer6>
			second2 -- ;
 80018c0:	4b57      	ldr	r3, [pc, #348]	; (8001a20 <display_traffic2+0x208>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	3b01      	subs	r3, #1
 80018c6:	4a56      	ldr	r2, [pc, #344]	; (8001a20 <display_traffic2+0x208>)
 80018c8:	6013      	str	r3, [r2, #0]
			if(second2 <= 0 )
 80018ca:	4b55      	ldr	r3, [pc, #340]	; (8001a20 <display_traffic2+0x208>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	dc0c      	bgt.n	80018ec <display_traffic2+0xd4>
			{
				status4 = auto_green;
 80018d2:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <display_traffic2+0x1fc>)
 80018d4:	2202      	movs	r2, #2
 80018d6:	601a      	str	r2, [r3, #0]
				second2 = timer2/100;
 80018d8:	4b4f      	ldr	r3, [pc, #316]	; (8001a18 <display_traffic2+0x200>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a4f      	ldr	r2, [pc, #316]	; (8001a1c <display_traffic2+0x204>)
 80018de:	fb82 1203 	smull	r1, r2, r2, r3
 80018e2:	1152      	asrs	r2, r2, #5
 80018e4:	17db      	asrs	r3, r3, #31
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	4a4d      	ldr	r2, [pc, #308]	; (8001a20 <display_traffic2+0x208>)
 80018ea:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer2 () ;
 80018ec:	f7ff ff68 	bl	80017c0 <updateClockBuffer2>
		}
		break ;
 80018f0:	e089      	b.n	8001a06 <display_traffic2+0x1ee>
	case auto_green :
		if (timer5_flag==1)
 80018f2:	4b4c      	ldr	r3, [pc, #304]	; (8001a24 <display_traffic2+0x20c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d11f      	bne.n	800193a <display_traffic2+0x122>
		{
			settimer5 (50) ;
 80018fa:	2032      	movs	r0, #50	; 0x32
 80018fc:	f7ff fcfe 	bl	80012fc <settimer5>
		    if( index_led2 < 2 )
 8001900:	4b49      	ldr	r3, [pc, #292]	; (8001a28 <display_traffic2+0x210>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	dc11      	bgt.n	800192c <display_traffic2+0x114>
			{
			  update7SEGb ( index_led2 ) ;
 8001908:	4b47      	ldr	r3, [pc, #284]	; (8001a28 <display_traffic2+0x210>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe ffdd 	bl	80008cc <update7SEGb>
			  display7SEGb ( led_buffer2 [ index_led2 ] ) ;
 8001912:	4b45      	ldr	r3, [pc, #276]	; (8001a28 <display_traffic2+0x210>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a45      	ldr	r2, [pc, #276]	; (8001a2c <display_traffic2+0x214>)
 8001918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff f801 	bl	8000924 <display7SEGb>
			  index_led2 ++ ;
 8001922:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <display_traffic2+0x210>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3301      	adds	r3, #1
 8001928:	4a3f      	ldr	r2, [pc, #252]	; (8001a28 <display_traffic2+0x210>)
 800192a:	6013      	str	r3, [r2, #0]
			}
			if( index_led2 >= 2 )
 800192c:	4b3e      	ldr	r3, [pc, #248]	; (8001a28 <display_traffic2+0x210>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b01      	cmp	r3, #1
 8001932:	dd02      	ble.n	800193a <display_traffic2+0x122>
			{
			  index_led2 = 0;
 8001934:	4b3c      	ldr	r3, [pc, #240]	; (8001a28 <display_traffic2+0x210>)
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer6_flag==1)
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <display_traffic2+0x218>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d163      	bne.n	8001a0a <display_traffic2+0x1f2>
		{
			settimer6 (100) ;
 8001942:	2064      	movs	r0, #100	; 0x64
 8001944:	f7ff fcee 	bl	8001324 <settimer6>
			second2 -- ;
 8001948:	4b35      	ldr	r3, [pc, #212]	; (8001a20 <display_traffic2+0x208>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	4a34      	ldr	r2, [pc, #208]	; (8001a20 <display_traffic2+0x208>)
 8001950:	6013      	str	r3, [r2, #0]
			if(second2 <= 0 )
 8001952:	4b33      	ldr	r3, [pc, #204]	; (8001a20 <display_traffic2+0x208>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	dc0c      	bgt.n	8001974 <display_traffic2+0x15c>
			{
				status4 = auto_yellow;
 800195a:	4b2e      	ldr	r3, [pc, #184]	; (8001a14 <display_traffic2+0x1fc>)
 800195c:	2203      	movs	r2, #3
 800195e:	601a      	str	r2, [r3, #0]
				second2 = timer3/100;
 8001960:	4b34      	ldr	r3, [pc, #208]	; (8001a34 <display_traffic2+0x21c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a2d      	ldr	r2, [pc, #180]	; (8001a1c <display_traffic2+0x204>)
 8001966:	fb82 1203 	smull	r1, r2, r2, r3
 800196a:	1152      	asrs	r2, r2, #5
 800196c:	17db      	asrs	r3, r3, #31
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	4a2b      	ldr	r2, [pc, #172]	; (8001a20 <display_traffic2+0x208>)
 8001972:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer2 () ;
 8001974:	f7ff ff24 	bl	80017c0 <updateClockBuffer2>
		}
		break;
 8001978:	e047      	b.n	8001a0a <display_traffic2+0x1f2>
	case auto_yellow :
		if (timer5_flag==1)
 800197a:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <display_traffic2+0x20c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d11f      	bne.n	80019c2 <display_traffic2+0x1aa>
		{
			settimer5 (50) ;
 8001982:	2032      	movs	r0, #50	; 0x32
 8001984:	f7ff fcba 	bl	80012fc <settimer5>
		    if( index_led2 < 2 )
 8001988:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <display_traffic2+0x210>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b01      	cmp	r3, #1
 800198e:	dc11      	bgt.n	80019b4 <display_traffic2+0x19c>
			{
			  update7SEGb ( index_led2 ) ;
 8001990:	4b25      	ldr	r3, [pc, #148]	; (8001a28 <display_traffic2+0x210>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe ff99 	bl	80008cc <update7SEGb>
			  display7SEGb ( led_buffer2 [ index_led2 ] ) ;
 800199a:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <display_traffic2+0x210>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a23      	ldr	r2, [pc, #140]	; (8001a2c <display_traffic2+0x214>)
 80019a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe ffbd 	bl	8000924 <display7SEGb>
			  index_led2 ++ ;
 80019aa:	4b1f      	ldr	r3, [pc, #124]	; (8001a28 <display_traffic2+0x210>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	3301      	adds	r3, #1
 80019b0:	4a1d      	ldr	r2, [pc, #116]	; (8001a28 <display_traffic2+0x210>)
 80019b2:	6013      	str	r3, [r2, #0]
			}
			if( index_led2 >= 2 )
 80019b4:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <display_traffic2+0x210>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	dd02      	ble.n	80019c2 <display_traffic2+0x1aa>
			{
			  index_led2 = 0;
 80019bc:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <display_traffic2+0x210>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer6_flag==1)
 80019c2:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <display_traffic2+0x218>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d121      	bne.n	8001a0e <display_traffic2+0x1f6>
		{
			settimer6 (100) ;
 80019ca:	2064      	movs	r0, #100	; 0x64
 80019cc:	f7ff fcaa 	bl	8001324 <settimer6>
			second2 -- ;
 80019d0:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <display_traffic2+0x208>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3b01      	subs	r3, #1
 80019d6:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <display_traffic2+0x208>)
 80019d8:	6013      	str	r3, [r2, #0]
			if(second2 <= 0 )
 80019da:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <display_traffic2+0x208>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	dc0c      	bgt.n	80019fc <display_traffic2+0x1e4>
			{
				status4 = auto_red;
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <display_traffic2+0x1fc>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
				second2 = timer1/100;
 80019e8:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <display_traffic2+0x220>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0b      	ldr	r2, [pc, #44]	; (8001a1c <display_traffic2+0x204>)
 80019ee:	fb82 1203 	smull	r1, r2, r2, r3
 80019f2:	1152      	asrs	r2, r2, #5
 80019f4:	17db      	asrs	r3, r3, #31
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	4a09      	ldr	r2, [pc, #36]	; (8001a20 <display_traffic2+0x208>)
 80019fa:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer2 () ;
 80019fc:	f7ff fee0 	bl	80017c0 <updateClockBuffer2>
		}
		break ;
 8001a00:	e005      	b.n	8001a0e <display_traffic2+0x1f6>
	default : break ;
 8001a02:	bf00      	nop
 8001a04:	e004      	b.n	8001a10 <display_traffic2+0x1f8>
		break ;
 8001a06:	bf00      	nop
 8001a08:	e002      	b.n	8001a10 <display_traffic2+0x1f8>
		break;
 8001a0a:	bf00      	nop
 8001a0c:	e000      	b.n	8001a10 <display_traffic2+0x1f8>
		break ;
 8001a0e:	bf00      	nop
	}
}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	200000a0 	.word	0x200000a0
 8001a18:	2000004c 	.word	0x2000004c
 8001a1c:	51eb851f 	.word	0x51eb851f
 8001a20:	2000012c 	.word	0x2000012c
 8001a24:	20000110 	.word	0x20000110
 8001a28:	20000130 	.word	0x20000130
 8001a2c:	20000134 	.word	0x20000134
 8001a30:	20000118 	.word	0x20000118
 8001a34:	20000050 	.word	0x20000050
 8001a38:	20000048 	.word	0x20000048

08001a3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a3c:	f7ff fd7c 	bl	8001538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a40:	480b      	ldr	r0, [pc, #44]	; (8001a70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a42:	490c      	ldr	r1, [pc, #48]	; (8001a74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a44:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a48:	e002      	b.n	8001a50 <LoopCopyDataInit>

08001a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a4e:	3304      	adds	r3, #4

08001a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a54:	d3f9      	bcc.n	8001a4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a56:	4a09      	ldr	r2, [pc, #36]	; (8001a7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a58:	4c09      	ldr	r4, [pc, #36]	; (8001a80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a5c:	e001      	b.n	8001a62 <LoopFillZerobss>

08001a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a60:	3204      	adds	r2, #4

08001a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a64:	d3fb      	bcc.n	8001a5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a66:	f001 faf9 	bl	800305c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a6a:	f7ff fac7 	bl	8000ffc <main>
  bx lr
 8001a6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a74:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001a78:	080030e8 	.word	0x080030e8
  ldr r2, =_sbss
 8001a7c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001a80:	20000140 	.word	0x20000140

08001a84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a84:	e7fe      	b.n	8001a84 <ADC1_2_IRQHandler>
	...

08001a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a8c:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <HAL_Init+0x28>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a07      	ldr	r2, [pc, #28]	; (8001ab0 <HAL_Init+0x28>)
 8001a92:	f043 0310 	orr.w	r3, r3, #16
 8001a96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a98:	2003      	movs	r0, #3
 8001a9a:	f000 f923 	bl	8001ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a9e:	200f      	movs	r0, #15
 8001aa0:	f000 f808 	bl	8001ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aa4:	f7ff fcd0 	bl	8001448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40022000 	.word	0x40022000

08001ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_InitTick+0x54>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <HAL_InitTick+0x58>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 f93b 	bl	8001d4e <HAL_SYSTICK_Config>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e00e      	b.n	8001b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b0f      	cmp	r3, #15
 8001ae6:	d80a      	bhi.n	8001afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	f04f 30ff 	mov.w	r0, #4294967295
 8001af0:	f000 f903 	bl	8001cfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001af4:	4a06      	ldr	r2, [pc, #24]	; (8001b10 <HAL_InitTick+0x5c>)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e000      	b.n	8001b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000054 	.word	0x20000054
 8001b0c:	2000005c 	.word	0x2000005c
 8001b10:	20000058 	.word	0x20000058

08001b14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <HAL_IncTick+0x1c>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_IncTick+0x20>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4413      	add	r3, r2
 8001b24:	4a03      	ldr	r2, [pc, #12]	; (8001b34 <HAL_IncTick+0x20>)
 8001b26:	6013      	str	r3, [r2, #0]
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	2000005c 	.word	0x2000005c
 8001b34:	2000013c 	.word	0x2000013c

08001b38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b3c:	4b02      	ldr	r3, [pc, #8]	; (8001b48 <HAL_GetTick+0x10>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	2000013c 	.word	0x2000013c

08001b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <__NVIC_SetPriorityGrouping+0x44>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7e:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <__NVIC_SetPriorityGrouping+0x44>)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	60d3      	str	r3, [r2, #12]
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b98:	4b04      	ldr	r3, [pc, #16]	; (8001bac <__NVIC_GetPriorityGrouping+0x18>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	0a1b      	lsrs	r3, r3, #8
 8001b9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	db0b      	blt.n	8001bda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	f003 021f 	and.w	r2, r3, #31
 8001bc8:	4906      	ldr	r1, [pc, #24]	; (8001be4 <__NVIC_EnableIRQ+0x34>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	095b      	lsrs	r3, r3, #5
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100

08001be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db0a      	blt.n	8001c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	490c      	ldr	r1, [pc, #48]	; (8001c34 <__NVIC_SetPriority+0x4c>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c10:	e00a      	b.n	8001c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4908      	ldr	r1, [pc, #32]	; (8001c38 <__NVIC_SetPriority+0x50>)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3b04      	subs	r3, #4
 8001c20:	0112      	lsls	r2, r2, #4
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	440b      	add	r3, r1
 8001c26:	761a      	strb	r2, [r3, #24]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	; 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f1c3 0307 	rsb	r3, r3, #7
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	bf28      	it	cs
 8001c5a:	2304      	movcs	r3, #4
 8001c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3304      	adds	r3, #4
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	d902      	bls.n	8001c6c <NVIC_EncodePriority+0x30>
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3b03      	subs	r3, #3
 8001c6a:	e000      	b.n	8001c6e <NVIC_EncodePriority+0x32>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43da      	mvns	r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c84:	f04f 31ff 	mov.w	r1, #4294967295
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	4313      	orrs	r3, r2
         );
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3724      	adds	r7, #36	; 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3b01      	subs	r3, #1
 8001cac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cb0:	d301      	bcc.n	8001cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e00f      	b.n	8001cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	; (8001ce0 <SysTick_Config+0x40>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cbe:	210f      	movs	r1, #15
 8001cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc4:	f7ff ff90 	bl	8001be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <SysTick_Config+0x40>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cce:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <SysTick_Config+0x40>)
 8001cd0:	2207      	movs	r2, #7
 8001cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	e000e010 	.word	0xe000e010

08001ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ff2d 	bl	8001b4c <__NVIC_SetPriorityGrouping>
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b086      	sub	sp, #24
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	607a      	str	r2, [r7, #4]
 8001d06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d0c:	f7ff ff42 	bl	8001b94 <__NVIC_GetPriorityGrouping>
 8001d10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	6978      	ldr	r0, [r7, #20]
 8001d18:	f7ff ff90 	bl	8001c3c <NVIC_EncodePriority>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff5f 	bl	8001be8 <__NVIC_SetPriority>
}
 8001d2a:	bf00      	nop
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	4603      	mov	r3, r0
 8001d3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff35 	bl	8001bb0 <__NVIC_EnableIRQ>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7ff ffa2 	bl	8001ca0 <SysTick_Config>
 8001d5c:	4603      	mov	r3, r0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b08b      	sub	sp, #44	; 0x2c
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d7a:	e161      	b.n	8002040 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	69fa      	ldr	r2, [r7, #28]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	f040 8150 	bne.w	800203a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	4a97      	ldr	r2, [pc, #604]	; (8001ffc <HAL_GPIO_Init+0x294>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d05e      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001da4:	4a95      	ldr	r2, [pc, #596]	; (8001ffc <HAL_GPIO_Init+0x294>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d875      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001daa:	4a95      	ldr	r2, [pc, #596]	; (8002000 <HAL_GPIO_Init+0x298>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d058      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001db0:	4a93      	ldr	r2, [pc, #588]	; (8002000 <HAL_GPIO_Init+0x298>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d86f      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001db6:	4a93      	ldr	r2, [pc, #588]	; (8002004 <HAL_GPIO_Init+0x29c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d052      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001dbc:	4a91      	ldr	r2, [pc, #580]	; (8002004 <HAL_GPIO_Init+0x29c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d869      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001dc2:	4a91      	ldr	r2, [pc, #580]	; (8002008 <HAL_GPIO_Init+0x2a0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d04c      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001dc8:	4a8f      	ldr	r2, [pc, #572]	; (8002008 <HAL_GPIO_Init+0x2a0>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d863      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001dce:	4a8f      	ldr	r2, [pc, #572]	; (800200c <HAL_GPIO_Init+0x2a4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d046      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001dd4:	4a8d      	ldr	r2, [pc, #564]	; (800200c <HAL_GPIO_Init+0x2a4>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d85d      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001dda:	2b12      	cmp	r3, #18
 8001ddc:	d82a      	bhi.n	8001e34 <HAL_GPIO_Init+0xcc>
 8001dde:	2b12      	cmp	r3, #18
 8001de0:	d859      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001de2:	a201      	add	r2, pc, #4	; (adr r2, 8001de8 <HAL_GPIO_Init+0x80>)
 8001de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de8:	08001e63 	.word	0x08001e63
 8001dec:	08001e3d 	.word	0x08001e3d
 8001df0:	08001e4f 	.word	0x08001e4f
 8001df4:	08001e91 	.word	0x08001e91
 8001df8:	08001e97 	.word	0x08001e97
 8001dfc:	08001e97 	.word	0x08001e97
 8001e00:	08001e97 	.word	0x08001e97
 8001e04:	08001e97 	.word	0x08001e97
 8001e08:	08001e97 	.word	0x08001e97
 8001e0c:	08001e97 	.word	0x08001e97
 8001e10:	08001e97 	.word	0x08001e97
 8001e14:	08001e97 	.word	0x08001e97
 8001e18:	08001e97 	.word	0x08001e97
 8001e1c:	08001e97 	.word	0x08001e97
 8001e20:	08001e97 	.word	0x08001e97
 8001e24:	08001e97 	.word	0x08001e97
 8001e28:	08001e97 	.word	0x08001e97
 8001e2c:	08001e45 	.word	0x08001e45
 8001e30:	08001e59 	.word	0x08001e59
 8001e34:	4a76      	ldr	r2, [pc, #472]	; (8002010 <HAL_GPIO_Init+0x2a8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d013      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e3a:	e02c      	b.n	8001e96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	623b      	str	r3, [r7, #32]
          break;
 8001e42:	e029      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	623b      	str	r3, [r7, #32]
          break;
 8001e4c:	e024      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	3308      	adds	r3, #8
 8001e54:	623b      	str	r3, [r7, #32]
          break;
 8001e56:	e01f      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	330c      	adds	r3, #12
 8001e5e:	623b      	str	r3, [r7, #32]
          break;
 8001e60:	e01a      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	623b      	str	r3, [r7, #32]
          break;
 8001e6e:	e013      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d105      	bne.n	8001e84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e78:	2308      	movs	r3, #8
 8001e7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69fa      	ldr	r2, [r7, #28]
 8001e80:	611a      	str	r2, [r3, #16]
          break;
 8001e82:	e009      	b.n	8001e98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e84:	2308      	movs	r3, #8
 8001e86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69fa      	ldr	r2, [r7, #28]
 8001e8c:	615a      	str	r2, [r3, #20]
          break;
 8001e8e:	e003      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e90:	2300      	movs	r3, #0
 8001e92:	623b      	str	r3, [r7, #32]
          break;
 8001e94:	e000      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          break;
 8001e96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	2bff      	cmp	r3, #255	; 0xff
 8001e9c:	d801      	bhi.n	8001ea2 <HAL_GPIO_Init+0x13a>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	e001      	b.n	8001ea6 <HAL_GPIO_Init+0x13e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	2bff      	cmp	r3, #255	; 0xff
 8001eac:	d802      	bhi.n	8001eb4 <HAL_GPIO_Init+0x14c>
 8001eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	e002      	b.n	8001eba <HAL_GPIO_Init+0x152>
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	3b08      	subs	r3, #8
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	210f      	movs	r1, #15
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	401a      	ands	r2, r3
 8001ecc:	6a39      	ldr	r1, [r7, #32]
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 80a9 	beq.w	800203a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ee8:	4b4a      	ldr	r3, [pc, #296]	; (8002014 <HAL_GPIO_Init+0x2ac>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a49      	ldr	r2, [pc, #292]	; (8002014 <HAL_GPIO_Init+0x2ac>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b47      	ldr	r3, [pc, #284]	; (8002014 <HAL_GPIO_Init+0x2ac>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f00:	4a45      	ldr	r2, [pc, #276]	; (8002018 <HAL_GPIO_Init+0x2b0>)
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	220f      	movs	r2, #15
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3d      	ldr	r2, [pc, #244]	; (800201c <HAL_GPIO_Init+0x2b4>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d00d      	beq.n	8001f48 <HAL_GPIO_Init+0x1e0>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a3c      	ldr	r2, [pc, #240]	; (8002020 <HAL_GPIO_Init+0x2b8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d007      	beq.n	8001f44 <HAL_GPIO_Init+0x1dc>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a3b      	ldr	r2, [pc, #236]	; (8002024 <HAL_GPIO_Init+0x2bc>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d101      	bne.n	8001f40 <HAL_GPIO_Init+0x1d8>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e004      	b.n	8001f4a <HAL_GPIO_Init+0x1e2>
 8001f40:	2303      	movs	r3, #3
 8001f42:	e002      	b.n	8001f4a <HAL_GPIO_Init+0x1e2>
 8001f44:	2301      	movs	r3, #1
 8001f46:	e000      	b.n	8001f4a <HAL_GPIO_Init+0x1e2>
 8001f48:	2300      	movs	r3, #0
 8001f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f4c:	f002 0203 	and.w	r2, r2, #3
 8001f50:	0092      	lsls	r2, r2, #2
 8001f52:	4093      	lsls	r3, r2
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f5a:	492f      	ldr	r1, [pc, #188]	; (8002018 <HAL_GPIO_Init+0x2b0>)
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5e:	089b      	lsrs	r3, r3, #2
 8001f60:	3302      	adds	r3, #2
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d006      	beq.n	8001f82 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f74:	4b2c      	ldr	r3, [pc, #176]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	492b      	ldr	r1, [pc, #172]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	608b      	str	r3, [r1, #8]
 8001f80:	e006      	b.n	8001f90 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f82:	4b29      	ldr	r3, [pc, #164]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	4927      	ldr	r1, [pc, #156]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d006      	beq.n	8001faa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f9c:	4b22      	ldr	r3, [pc, #136]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	4921      	ldr	r1, [pc, #132]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	60cb      	str	r3, [r1, #12]
 8001fa8:	e006      	b.n	8001fb8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001faa:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	491d      	ldr	r1, [pc, #116]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d006      	beq.n	8001fd2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fc4:	4b18      	ldr	r3, [pc, #96]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	4917      	ldr	r1, [pc, #92]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
 8001fd0:	e006      	b.n	8001fe0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	4913      	ldr	r1, [pc, #76]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fdc:	4013      	ands	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d01f      	beq.n	800202c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fec:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	490d      	ldr	r1, [pc, #52]	; (8002028 <HAL_GPIO_Init+0x2c0>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
 8001ff8:	e01f      	b.n	800203a <HAL_GPIO_Init+0x2d2>
 8001ffa:	bf00      	nop
 8001ffc:	10320000 	.word	0x10320000
 8002000:	10310000 	.word	0x10310000
 8002004:	10220000 	.word	0x10220000
 8002008:	10210000 	.word	0x10210000
 800200c:	10120000 	.word	0x10120000
 8002010:	10110000 	.word	0x10110000
 8002014:	40021000 	.word	0x40021000
 8002018:	40010000 	.word	0x40010000
 800201c:	40010800 	.word	0x40010800
 8002020:	40010c00 	.word	0x40010c00
 8002024:	40011000 	.word	0x40011000
 8002028:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800202c:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_GPIO_Init+0x2f4>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	43db      	mvns	r3, r3
 8002034:	4909      	ldr	r1, [pc, #36]	; (800205c <HAL_GPIO_Init+0x2f4>)
 8002036:	4013      	ands	r3, r2
 8002038:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	3301      	adds	r3, #1
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002046:	fa22 f303 	lsr.w	r3, r2, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	f47f ae96 	bne.w	8001d7c <HAL_GPIO_Init+0x14>
  }
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	372c      	adds	r7, #44	; 0x2c
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	40010400 	.word	0x40010400

08002060 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	887b      	ldrh	r3, [r7, #2]
 8002072:	4013      	ands	r3, r2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d002      	beq.n	800207e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
 800207c:	e001      	b.n	8002082 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002082:	7bfb      	ldrb	r3, [r7, #15]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr

0800208e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	807b      	strh	r3, [r7, #2]
 800209a:	4613      	mov	r3, r2
 800209c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800209e:	787b      	ldrb	r3, [r7, #1]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020a4:	887a      	ldrh	r2, [r7, #2]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020aa:	e003      	b.n	80020b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020ac:	887b      	ldrh	r3, [r7, #2]
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	611a      	str	r2, [r3, #16]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr
	...

080020c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e272      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8087 	beq.w	80021ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020e0:	4b92      	ldr	r3, [pc, #584]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 030c 	and.w	r3, r3, #12
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d00c      	beq.n	8002106 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020ec:	4b8f      	ldr	r3, [pc, #572]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 030c 	and.w	r3, r3, #12
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d112      	bne.n	800211e <HAL_RCC_OscConfig+0x5e>
 80020f8:	4b8c      	ldr	r3, [pc, #560]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002104:	d10b      	bne.n	800211e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002106:	4b89      	ldr	r3, [pc, #548]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d06c      	beq.n	80021ec <HAL_RCC_OscConfig+0x12c>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d168      	bne.n	80021ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e24c      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002126:	d106      	bne.n	8002136 <HAL_RCC_OscConfig+0x76>
 8002128:	4b80      	ldr	r3, [pc, #512]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a7f      	ldr	r2, [pc, #508]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 800212e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002132:	6013      	str	r3, [r2, #0]
 8002134:	e02e      	b.n	8002194 <HAL_RCC_OscConfig+0xd4>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10c      	bne.n	8002158 <HAL_RCC_OscConfig+0x98>
 800213e:	4b7b      	ldr	r3, [pc, #492]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a7a      	ldr	r2, [pc, #488]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002144:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002148:	6013      	str	r3, [r2, #0]
 800214a:	4b78      	ldr	r3, [pc, #480]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a77      	ldr	r2, [pc, #476]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002150:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002154:	6013      	str	r3, [r2, #0]
 8002156:	e01d      	b.n	8002194 <HAL_RCC_OscConfig+0xd4>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002160:	d10c      	bne.n	800217c <HAL_RCC_OscConfig+0xbc>
 8002162:	4b72      	ldr	r3, [pc, #456]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a71      	ldr	r2, [pc, #452]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	4b6f      	ldr	r3, [pc, #444]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a6e      	ldr	r2, [pc, #440]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	e00b      	b.n	8002194 <HAL_RCC_OscConfig+0xd4>
 800217c:	4b6b      	ldr	r3, [pc, #428]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a6a      	ldr	r2, [pc, #424]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	4b68      	ldr	r3, [pc, #416]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a67      	ldr	r2, [pc, #412]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 800218e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002192:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d013      	beq.n	80021c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7ff fccc 	bl	8001b38 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021a4:	f7ff fcc8 	bl	8001b38 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b64      	cmp	r3, #100	; 0x64
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e200      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b6:	4b5d      	ldr	r3, [pc, #372]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0f0      	beq.n	80021a4 <HAL_RCC_OscConfig+0xe4>
 80021c2:	e014      	b.n	80021ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7ff fcb8 	bl	8001b38 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021cc:	f7ff fcb4 	bl	8001b38 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b64      	cmp	r3, #100	; 0x64
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e1ec      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021de:	4b53      	ldr	r3, [pc, #332]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f0      	bne.n	80021cc <HAL_RCC_OscConfig+0x10c>
 80021ea:	e000      	b.n	80021ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d063      	beq.n	80022c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021fa:	4b4c      	ldr	r3, [pc, #304]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 030c 	and.w	r3, r3, #12
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00b      	beq.n	800221e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002206:	4b49      	ldr	r3, [pc, #292]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b08      	cmp	r3, #8
 8002210:	d11c      	bne.n	800224c <HAL_RCC_OscConfig+0x18c>
 8002212:	4b46      	ldr	r3, [pc, #280]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d116      	bne.n	800224c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800221e:	4b43      	ldr	r3, [pc, #268]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d005      	beq.n	8002236 <HAL_RCC_OscConfig+0x176>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d001      	beq.n	8002236 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e1c0      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002236:	4b3d      	ldr	r3, [pc, #244]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	4939      	ldr	r1, [pc, #228]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002246:	4313      	orrs	r3, r2
 8002248:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800224a:	e03a      	b.n	80022c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d020      	beq.n	8002296 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002254:	4b36      	ldr	r3, [pc, #216]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002256:	2201      	movs	r2, #1
 8002258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225a:	f7ff fc6d 	bl	8001b38 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002262:	f7ff fc69 	bl	8001b38 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e1a1      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002274:	4b2d      	ldr	r3, [pc, #180]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0f0      	beq.n	8002262 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002280:	4b2a      	ldr	r3, [pc, #168]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	4927      	ldr	r1, [pc, #156]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 8002290:	4313      	orrs	r3, r2
 8002292:	600b      	str	r3, [r1, #0]
 8002294:	e015      	b.n	80022c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002296:	4b26      	ldr	r3, [pc, #152]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7ff fc4c 	bl	8001b38 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a4:	f7ff fc48 	bl	8001b38 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e180      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b6:	4b1d      	ldr	r3, [pc, #116]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d03a      	beq.n	8002344 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d019      	beq.n	800230a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <HAL_RCC_OscConfig+0x274>)
 80022d8:	2201      	movs	r2, #1
 80022da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022dc:	f7ff fc2c 	bl	8001b38 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022e4:	f7ff fc28 	bl	8001b38 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e160      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022f6:	4b0d      	ldr	r3, [pc, #52]	; (800232c <HAL_RCC_OscConfig+0x26c>)
 80022f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0f0      	beq.n	80022e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002302:	2001      	movs	r0, #1
 8002304:	f000 fa9c 	bl	8002840 <RCC_Delay>
 8002308:	e01c      	b.n	8002344 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800230a:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <HAL_RCC_OscConfig+0x274>)
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002310:	f7ff fc12 	bl	8001b38 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002316:	e00f      	b.n	8002338 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002318:	f7ff fc0e 	bl	8001b38 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d908      	bls.n	8002338 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e146      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
 800232a:	bf00      	nop
 800232c:	40021000 	.word	0x40021000
 8002330:	42420000 	.word	0x42420000
 8002334:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002338:	4b92      	ldr	r3, [pc, #584]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e9      	bne.n	8002318 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	f000 80a6 	beq.w	800249e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002356:	4b8b      	ldr	r3, [pc, #556]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10d      	bne.n	800237e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002362:	4b88      	ldr	r3, [pc, #544]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	4a87      	ldr	r2, [pc, #540]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800236c:	61d3      	str	r3, [r2, #28]
 800236e:	4b85      	ldr	r3, [pc, #532]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800237a:	2301      	movs	r3, #1
 800237c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800237e:	4b82      	ldr	r3, [pc, #520]	; (8002588 <HAL_RCC_OscConfig+0x4c8>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d118      	bne.n	80023bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800238a:	4b7f      	ldr	r3, [pc, #508]	; (8002588 <HAL_RCC_OscConfig+0x4c8>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a7e      	ldr	r2, [pc, #504]	; (8002588 <HAL_RCC_OscConfig+0x4c8>)
 8002390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002396:	f7ff fbcf 	bl	8001b38 <HAL_GetTick>
 800239a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800239e:	f7ff fbcb 	bl	8001b38 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b64      	cmp	r3, #100	; 0x64
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e103      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b0:	4b75      	ldr	r3, [pc, #468]	; (8002588 <HAL_RCC_OscConfig+0x4c8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0f0      	beq.n	800239e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d106      	bne.n	80023d2 <HAL_RCC_OscConfig+0x312>
 80023c4:	4b6f      	ldr	r3, [pc, #444]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	4a6e      	ldr	r2, [pc, #440]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	6213      	str	r3, [r2, #32]
 80023d0:	e02d      	b.n	800242e <HAL_RCC_OscConfig+0x36e>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x334>
 80023da:	4b6a      	ldr	r3, [pc, #424]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	4a69      	ldr	r2, [pc, #420]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023e0:	f023 0301 	bic.w	r3, r3, #1
 80023e4:	6213      	str	r3, [r2, #32]
 80023e6:	4b67      	ldr	r3, [pc, #412]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	4a66      	ldr	r2, [pc, #408]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023ec:	f023 0304 	bic.w	r3, r3, #4
 80023f0:	6213      	str	r3, [r2, #32]
 80023f2:	e01c      	b.n	800242e <HAL_RCC_OscConfig+0x36e>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	2b05      	cmp	r3, #5
 80023fa:	d10c      	bne.n	8002416 <HAL_RCC_OscConfig+0x356>
 80023fc:	4b61      	ldr	r3, [pc, #388]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	4a60      	ldr	r2, [pc, #384]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002402:	f043 0304 	orr.w	r3, r3, #4
 8002406:	6213      	str	r3, [r2, #32]
 8002408:	4b5e      	ldr	r3, [pc, #376]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4a5d      	ldr	r2, [pc, #372]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6213      	str	r3, [r2, #32]
 8002414:	e00b      	b.n	800242e <HAL_RCC_OscConfig+0x36e>
 8002416:	4b5b      	ldr	r3, [pc, #364]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	4a5a      	ldr	r2, [pc, #360]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 800241c:	f023 0301 	bic.w	r3, r3, #1
 8002420:	6213      	str	r3, [r2, #32]
 8002422:	4b58      	ldr	r3, [pc, #352]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	4a57      	ldr	r2, [pc, #348]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d015      	beq.n	8002462 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002436:	f7ff fb7f 	bl	8001b38 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800243c:	e00a      	b.n	8002454 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800243e:	f7ff fb7b 	bl	8001b38 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f241 3288 	movw	r2, #5000	; 0x1388
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e0b1      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002454:	4b4b      	ldr	r3, [pc, #300]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d0ee      	beq.n	800243e <HAL_RCC_OscConfig+0x37e>
 8002460:	e014      	b.n	800248c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002462:	f7ff fb69 	bl	8001b38 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002468:	e00a      	b.n	8002480 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246a:	f7ff fb65 	bl	8001b38 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	f241 3288 	movw	r2, #5000	; 0x1388
 8002478:	4293      	cmp	r3, r2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e09b      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002480:	4b40      	ldr	r3, [pc, #256]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1ee      	bne.n	800246a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800248c:	7dfb      	ldrb	r3, [r7, #23]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d105      	bne.n	800249e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002492:	4b3c      	ldr	r3, [pc, #240]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	4a3b      	ldr	r2, [pc, #236]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800249c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 8087 	beq.w	80025b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024a8:	4b36      	ldr	r3, [pc, #216]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f003 030c 	and.w	r3, r3, #12
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	d061      	beq.n	8002578 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d146      	bne.n	800254a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024bc:	4b33      	ldr	r3, [pc, #204]	; (800258c <HAL_RCC_OscConfig+0x4cc>)
 80024be:	2200      	movs	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c2:	f7ff fb39 	bl	8001b38 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ca:	f7ff fb35 	bl	8001b38 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e06d      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024dc:	4b29      	ldr	r3, [pc, #164]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1f0      	bne.n	80024ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f0:	d108      	bne.n	8002504 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024f2:	4b24      	ldr	r3, [pc, #144]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	4921      	ldr	r1, [pc, #132]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002500:	4313      	orrs	r3, r2
 8002502:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002504:	4b1f      	ldr	r3, [pc, #124]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a19      	ldr	r1, [r3, #32]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	430b      	orrs	r3, r1
 8002516:	491b      	ldr	r1, [pc, #108]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	4313      	orrs	r3, r2
 800251a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800251c:	4b1b      	ldr	r3, [pc, #108]	; (800258c <HAL_RCC_OscConfig+0x4cc>)
 800251e:	2201      	movs	r2, #1
 8002520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002522:	f7ff fb09 	bl	8001b38 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252a:	f7ff fb05 	bl	8001b38 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e03d      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800253c:	4b11      	ldr	r3, [pc, #68]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f0      	beq.n	800252a <HAL_RCC_OscConfig+0x46a>
 8002548:	e035      	b.n	80025b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <HAL_RCC_OscConfig+0x4cc>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7ff faf2 	bl	8001b38 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002558:	f7ff faee 	bl	8001b38 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e026      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_RCC_OscConfig+0x4c4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x498>
 8002576:	e01e      	b.n	80025b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d107      	bne.n	8002590 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e019      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
 8002584:	40021000 	.word	0x40021000
 8002588:	40007000 	.word	0x40007000
 800258c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002590:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <HAL_RCC_OscConfig+0x500>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d106      	bne.n	80025b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d001      	beq.n	80025b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e000      	b.n	80025b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40021000 	.word	0x40021000

080025c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0d0      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d8:	4b6a      	ldr	r3, [pc, #424]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0307 	and.w	r3, r3, #7
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d910      	bls.n	8002608 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e6:	4b67      	ldr	r3, [pc, #412]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f023 0207 	bic.w	r2, r3, #7
 80025ee:	4965      	ldr	r1, [pc, #404]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f6:	4b63      	ldr	r3, [pc, #396]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	429a      	cmp	r2, r3
 8002602:	d001      	beq.n	8002608 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0b8      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d020      	beq.n	8002656 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002620:	4b59      	ldr	r3, [pc, #356]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	4a58      	ldr	r2, [pc, #352]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002626:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800262a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0308 	and.w	r3, r3, #8
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002638:	4b53      	ldr	r3, [pc, #332]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4a52      	ldr	r2, [pc, #328]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002642:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002644:	4b50      	ldr	r3, [pc, #320]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	494d      	ldr	r1, [pc, #308]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	4313      	orrs	r3, r2
 8002654:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d040      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d107      	bne.n	800267a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800266a:	4b47      	ldr	r3, [pc, #284]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d115      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e07f      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d107      	bne.n	8002692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002682:	4b41      	ldr	r3, [pc, #260]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d109      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e073      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002692:	4b3d      	ldr	r3, [pc, #244]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e06b      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a2:	4b39      	ldr	r3, [pc, #228]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f023 0203 	bic.w	r2, r3, #3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	4936      	ldr	r1, [pc, #216]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b4:	f7ff fa40 	bl	8001b38 <HAL_GetTick>
 80026b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026bc:	f7ff fa3c 	bl	8001b38 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e053      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d2:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 020c 	and.w	r2, r3, #12
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d1eb      	bne.n	80026bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e4:	4b27      	ldr	r3, [pc, #156]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d210      	bcs.n	8002714 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f2:	4b24      	ldr	r3, [pc, #144]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f023 0207 	bic.w	r2, r3, #7
 80026fa:	4922      	ldr	r1, [pc, #136]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	4313      	orrs	r3, r2
 8002700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002702:	4b20      	ldr	r3, [pc, #128]	; (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	429a      	cmp	r2, r3
 800270e:	d001      	beq.n	8002714 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e032      	b.n	800277a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0304 	and.w	r3, r3, #4
 800271c:	2b00      	cmp	r3, #0
 800271e:	d008      	beq.n	8002732 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002720:	4b19      	ldr	r3, [pc, #100]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	4916      	ldr	r1, [pc, #88]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 800272e:	4313      	orrs	r3, r2
 8002730:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0308 	and.w	r3, r3, #8
 800273a:	2b00      	cmp	r3, #0
 800273c:	d009      	beq.n	8002752 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800273e:	4b12      	ldr	r3, [pc, #72]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	490e      	ldr	r1, [pc, #56]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 800274e:	4313      	orrs	r3, r2
 8002750:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002752:	f000 f821 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 8002756:	4602      	mov	r2, r0
 8002758:	4b0b      	ldr	r3, [pc, #44]	; (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	490a      	ldr	r1, [pc, #40]	; (800278c <HAL_RCC_ClockConfig+0x1c8>)
 8002764:	5ccb      	ldrb	r3, [r1, r3]
 8002766:	fa22 f303 	lsr.w	r3, r2, r3
 800276a:	4a09      	ldr	r2, [pc, #36]	; (8002790 <HAL_RCC_ClockConfig+0x1cc>)
 800276c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800276e:	4b09      	ldr	r3, [pc, #36]	; (8002794 <HAL_RCC_ClockConfig+0x1d0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff f99e 	bl	8001ab4 <HAL_InitTick>

  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40022000 	.word	0x40022000
 8002788:	40021000 	.word	0x40021000
 800278c:	080030bc 	.word	0x080030bc
 8002790:	20000054 	.word	0x20000054
 8002794:	20000058 	.word	0x20000058

08002798 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002798:	b480      	push	{r7}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	2300      	movs	r3, #0
 80027a4:	60bb      	str	r3, [r7, #8]
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
 80027aa:	2300      	movs	r3, #0
 80027ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027b2:	4b1e      	ldr	r3, [pc, #120]	; (800282c <HAL_RCC_GetSysClockFreq+0x94>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d002      	beq.n	80027c8 <HAL_RCC_GetSysClockFreq+0x30>
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	d003      	beq.n	80027ce <HAL_RCC_GetSysClockFreq+0x36>
 80027c6:	e027      	b.n	8002818 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027c8:	4b19      	ldr	r3, [pc, #100]	; (8002830 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ca:	613b      	str	r3, [r7, #16]
      break;
 80027cc:	e027      	b.n	800281e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	0c9b      	lsrs	r3, r3, #18
 80027d2:	f003 030f 	and.w	r3, r3, #15
 80027d6:	4a17      	ldr	r2, [pc, #92]	; (8002834 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027d8:	5cd3      	ldrb	r3, [r2, r3]
 80027da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d010      	beq.n	8002808 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027e6:	4b11      	ldr	r3, [pc, #68]	; (800282c <HAL_RCC_GetSysClockFreq+0x94>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	0c5b      	lsrs	r3, r3, #17
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	4a11      	ldr	r2, [pc, #68]	; (8002838 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027f2:	5cd3      	ldrb	r3, [r2, r3]
 80027f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a0d      	ldr	r2, [pc, #52]	; (8002830 <HAL_RCC_GetSysClockFreq+0x98>)
 80027fa:	fb03 f202 	mul.w	r2, r3, r2
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	fbb2 f3f3 	udiv	r3, r2, r3
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	e004      	b.n	8002812 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a0c      	ldr	r2, [pc, #48]	; (800283c <HAL_RCC_GetSysClockFreq+0xa4>)
 800280c:	fb02 f303 	mul.w	r3, r2, r3
 8002810:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	613b      	str	r3, [r7, #16]
      break;
 8002816:	e002      	b.n	800281e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <HAL_RCC_GetSysClockFreq+0x98>)
 800281a:	613b      	str	r3, [r7, #16]
      break;
 800281c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800281e:	693b      	ldr	r3, [r7, #16]
}
 8002820:	4618      	mov	r0, r3
 8002822:	371c      	adds	r7, #28
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	40021000 	.word	0x40021000
 8002830:	007a1200 	.word	0x007a1200
 8002834:	080030cc 	.word	0x080030cc
 8002838:	080030dc 	.word	0x080030dc
 800283c:	003d0900 	.word	0x003d0900

08002840 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002848:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <RCC_Delay+0x34>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0a      	ldr	r2, [pc, #40]	; (8002878 <RCC_Delay+0x38>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	0a5b      	lsrs	r3, r3, #9
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	fb02 f303 	mul.w	r3, r2, r3
 800285a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800285c:	bf00      	nop
  }
  while (Delay --);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	1e5a      	subs	r2, r3, #1
 8002862:	60fa      	str	r2, [r7, #12]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1f9      	bne.n	800285c <RCC_Delay+0x1c>
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr
 8002874:	20000054 	.word	0x20000054
 8002878:	10624dd3 	.word	0x10624dd3

0800287c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e041      	b.n	8002912 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d106      	bne.n	80028a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7fe fdf2 	bl	800148c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3304      	adds	r3, #4
 80028b8:	4619      	mov	r1, r3
 80028ba:	4610      	mov	r0, r2
 80028bc:	f000 fa6e 	bl	8002d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b01      	cmp	r3, #1
 800292e:	d001      	beq.n	8002934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e035      	b.n	80029a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a16      	ldr	r2, [pc, #88]	; (80029ac <HAL_TIM_Base_Start_IT+0x90>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d009      	beq.n	800296a <HAL_TIM_Base_Start_IT+0x4e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800295e:	d004      	beq.n	800296a <HAL_TIM_Base_Start_IT+0x4e>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a12      	ldr	r2, [pc, #72]	; (80029b0 <HAL_TIM_Base_Start_IT+0x94>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d111      	bne.n	800298e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2b06      	cmp	r3, #6
 800297a:	d010      	beq.n	800299e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0201 	orr.w	r2, r2, #1
 800298a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800298c:	e007      	b.n	800299e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f042 0201 	orr.w	r2, r2, #1
 800299c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	40012c00 	.word	0x40012c00
 80029b0:	40000400 	.word	0x40000400

080029b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d122      	bne.n	8002a10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d11b      	bne.n	8002a10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f06f 0202 	mvn.w	r2, #2
 80029e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f9b4 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 80029fc:	e005      	b.n	8002a0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 f9a7 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f9b6 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	f003 0304 	and.w	r3, r3, #4
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d122      	bne.n	8002a64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	f003 0304 	and.w	r3, r3, #4
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d11b      	bne.n	8002a64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f06f 0204 	mvn.w	r2, #4
 8002a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2202      	movs	r2, #2
 8002a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f98a 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002a50:	e005      	b.n	8002a5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f97d 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f98c 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	2b08      	cmp	r3, #8
 8002a70:	d122      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d11b      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f06f 0208 	mvn.w	r2, #8
 8002a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2204      	movs	r2, #4
 8002a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f960 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002aa4:	e005      	b.n	8002ab2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 f953 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 f962 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	f003 0310 	and.w	r3, r3, #16
 8002ac2:	2b10      	cmp	r3, #16
 8002ac4:	d122      	bne.n	8002b0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	f003 0310 	and.w	r3, r3, #16
 8002ad0:	2b10      	cmp	r3, #16
 8002ad2:	d11b      	bne.n	8002b0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f06f 0210 	mvn.w	r2, #16
 8002adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f936 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002af8:	e005      	b.n	8002b06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f929 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 f938 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d10e      	bne.n	8002b38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d107      	bne.n	8002b38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f06f 0201 	mvn.w	r2, #1
 8002b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fe fb80 	bl	8001238 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b42:	2b80      	cmp	r3, #128	; 0x80
 8002b44:	d10e      	bne.n	8002b64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b50:	2b80      	cmp	r3, #128	; 0x80
 8002b52:	d107      	bne.n	8002b64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 fa6b 	bl	800303a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6e:	2b40      	cmp	r3, #64	; 0x40
 8002b70:	d10e      	bne.n	8002b90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7c:	2b40      	cmp	r3, #64	; 0x40
 8002b7e:	d107      	bne.n	8002b90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f8fc 	bl	8002d88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	f003 0320 	and.w	r3, r3, #32
 8002b9a:	2b20      	cmp	r3, #32
 8002b9c:	d10e      	bne.n	8002bbc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f003 0320 	and.w	r3, r3, #32
 8002ba8:	2b20      	cmp	r3, #32
 8002baa:	d107      	bne.n	8002bbc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f06f 0220 	mvn.w	r2, #32
 8002bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 fa36 	bl	8003028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d101      	bne.n	8002be0 <HAL_TIM_ConfigClockSource+0x1c>
 8002bdc:	2302      	movs	r3, #2
 8002bde:	e0b4      	b.n	8002d4a <HAL_TIM_ConfigClockSource+0x186>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2202      	movs	r2, #2
 8002bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002bfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c18:	d03e      	beq.n	8002c98 <HAL_TIM_ConfigClockSource+0xd4>
 8002c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c1e:	f200 8087 	bhi.w	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c26:	f000 8086 	beq.w	8002d36 <HAL_TIM_ConfigClockSource+0x172>
 8002c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c2e:	d87f      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c30:	2b70      	cmp	r3, #112	; 0x70
 8002c32:	d01a      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0xa6>
 8002c34:	2b70      	cmp	r3, #112	; 0x70
 8002c36:	d87b      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c38:	2b60      	cmp	r3, #96	; 0x60
 8002c3a:	d050      	beq.n	8002cde <HAL_TIM_ConfigClockSource+0x11a>
 8002c3c:	2b60      	cmp	r3, #96	; 0x60
 8002c3e:	d877      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c40:	2b50      	cmp	r3, #80	; 0x50
 8002c42:	d03c      	beq.n	8002cbe <HAL_TIM_ConfigClockSource+0xfa>
 8002c44:	2b50      	cmp	r3, #80	; 0x50
 8002c46:	d873      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c48:	2b40      	cmp	r3, #64	; 0x40
 8002c4a:	d058      	beq.n	8002cfe <HAL_TIM_ConfigClockSource+0x13a>
 8002c4c:	2b40      	cmp	r3, #64	; 0x40
 8002c4e:	d86f      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c50:	2b30      	cmp	r3, #48	; 0x30
 8002c52:	d064      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c54:	2b30      	cmp	r3, #48	; 0x30
 8002c56:	d86b      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d060      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d867      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d05c      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c64:	2b10      	cmp	r3, #16
 8002c66:	d05a      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c68:	e062      	b.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c7a:	f000 f95e 	bl	8002f3a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	609a      	str	r2, [r3, #8]
      break;
 8002c96:	e04f      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ca8:	f000 f947 	bl	8002f3a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cba:	609a      	str	r2, [r3, #8]
      break;
 8002cbc:	e03c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cca:	461a      	mov	r2, r3
 8002ccc:	f000 f8be 	bl	8002e4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2150      	movs	r1, #80	; 0x50
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 f915 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002cdc:	e02c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cea:	461a      	mov	r2, r3
 8002cec:	f000 f8dc 	bl	8002ea8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2160      	movs	r1, #96	; 0x60
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 f905 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002cfc:	e01c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	f000 f89e 	bl	8002e4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2140      	movs	r1, #64	; 0x40
 8002d16:	4618      	mov	r0, r3
 8002d18:	f000 f8f5 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002d1c:	e00c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4619      	mov	r1, r3
 8002d28:	4610      	mov	r0, r2
 8002d2a:	f000 f8ec 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002d2e:	e003      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
      break;
 8002d34:	e000      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr

08002d88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
	...

08002d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a25      	ldr	r2, [pc, #148]	; (8002e44 <TIM_Base_SetConfig+0xa8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d007      	beq.n	8002dc4 <TIM_Base_SetConfig+0x28>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dba:	d003      	beq.n	8002dc4 <TIM_Base_SetConfig+0x28>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a22      	ldr	r2, [pc, #136]	; (8002e48 <TIM_Base_SetConfig+0xac>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d108      	bne.n	8002dd6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a1a      	ldr	r2, [pc, #104]	; (8002e44 <TIM_Base_SetConfig+0xa8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <TIM_Base_SetConfig+0x52>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002de4:	d003      	beq.n	8002dee <TIM_Base_SetConfig+0x52>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a17      	ldr	r2, [pc, #92]	; (8002e48 <TIM_Base_SetConfig+0xac>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d108      	bne.n	8002e00 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a07      	ldr	r2, [pc, #28]	; (8002e44 <TIM_Base_SetConfig+0xa8>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d103      	bne.n	8002e34 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	615a      	str	r2, [r3, #20]
}
 8002e3a:	bf00      	nop
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	40012c00 	.word	0x40012c00
 8002e48:	40000400 	.word	0x40000400

08002e4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	f023 0201 	bic.w	r2, r3, #1
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f023 030a 	bic.w	r3, r3, #10
 8002e88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	621a      	str	r2, [r3, #32]
}
 8002e9e:	bf00      	nop
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr

08002ea8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	f023 0210 	bic.w	r2, r3, #16
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	031b      	lsls	r3, r3, #12
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ee4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	621a      	str	r2, [r3, #32]
}
 8002efc:	bf00      	nop
 8002efe:	371c      	adds	r7, #28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr

08002f06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b085      	sub	sp, #20
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f043 0307 	orr.w	r3, r3, #7
 8002f28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	609a      	str	r2, [r3, #8]
}
 8002f30:	bf00      	nop
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b087      	sub	sp, #28
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	021a      	lsls	r2, r3, #8
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	609a      	str	r2, [r3, #8]
}
 8002f6e:	bf00      	nop
 8002f70:	371c      	adds	r7, #28
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e041      	b.n	8003014 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a14      	ldr	r2, [pc, #80]	; (8003020 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d009      	beq.n	8002fe8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fdc:	d004      	beq.n	8002fe8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a10      	ldr	r2, [pc, #64]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d10c      	bne.n	8003002 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	bc80      	pop	{r7}
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40012c00 	.word	0x40012c00
 8003024:	40000400 	.word	0x40000400

08003028 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr

0800304c <memset>:
 800304c:	4603      	mov	r3, r0
 800304e:	4402      	add	r2, r0
 8003050:	4293      	cmp	r3, r2
 8003052:	d100      	bne.n	8003056 <memset+0xa>
 8003054:	4770      	bx	lr
 8003056:	f803 1b01 	strb.w	r1, [r3], #1
 800305a:	e7f9      	b.n	8003050 <memset+0x4>

0800305c <__libc_init_array>:
 800305c:	b570      	push	{r4, r5, r6, lr}
 800305e:	2600      	movs	r6, #0
 8003060:	4d0c      	ldr	r5, [pc, #48]	; (8003094 <__libc_init_array+0x38>)
 8003062:	4c0d      	ldr	r4, [pc, #52]	; (8003098 <__libc_init_array+0x3c>)
 8003064:	1b64      	subs	r4, r4, r5
 8003066:	10a4      	asrs	r4, r4, #2
 8003068:	42a6      	cmp	r6, r4
 800306a:	d109      	bne.n	8003080 <__libc_init_array+0x24>
 800306c:	f000 f81a 	bl	80030a4 <_init>
 8003070:	2600      	movs	r6, #0
 8003072:	4d0a      	ldr	r5, [pc, #40]	; (800309c <__libc_init_array+0x40>)
 8003074:	4c0a      	ldr	r4, [pc, #40]	; (80030a0 <__libc_init_array+0x44>)
 8003076:	1b64      	subs	r4, r4, r5
 8003078:	10a4      	asrs	r4, r4, #2
 800307a:	42a6      	cmp	r6, r4
 800307c:	d105      	bne.n	800308a <__libc_init_array+0x2e>
 800307e:	bd70      	pop	{r4, r5, r6, pc}
 8003080:	f855 3b04 	ldr.w	r3, [r5], #4
 8003084:	4798      	blx	r3
 8003086:	3601      	adds	r6, #1
 8003088:	e7ee      	b.n	8003068 <__libc_init_array+0xc>
 800308a:	f855 3b04 	ldr.w	r3, [r5], #4
 800308e:	4798      	blx	r3
 8003090:	3601      	adds	r6, #1
 8003092:	e7f2      	b.n	800307a <__libc_init_array+0x1e>
 8003094:	080030e0 	.word	0x080030e0
 8003098:	080030e0 	.word	0x080030e0
 800309c:	080030e0 	.word	0x080030e0
 80030a0:	080030e4 	.word	0x080030e4

080030a4 <_init>:
 80030a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030a6:	bf00      	nop
 80030a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030aa:	bc08      	pop	{r3}
 80030ac:	469e      	mov	lr, r3
 80030ae:	4770      	bx	lr

080030b0 <_fini>:
 80030b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b2:	bf00      	nop
 80030b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b6:	bc08      	pop	{r3}
 80030b8:	469e      	mov	lr, r3
 80030ba:	4770      	bx	lr
