{"TopicDetails": {"type": 0, "ccm2Id": 46677308, "cftId": 0, "identifier": "DIGITAL-JU-Chips-2023-SG-CPL-3", "title": "Pilot line on advanced Packaging and Heterogenous Integration", "publicationDateLong": 1701388800000, "callIdentifier": "DIGITAL-JU-Chips-2023-SG-CPL", "callTitle": "DIGITAL-JU-Chips-2023-SG-CPL Operational activities of the pilot line", "callccm2Id": 46677318, "allowPartnerSearch": true, "frameworkProgramme": {"id": 43152860, "abbreviation": "DIGITAL", "description": "Digital Europe Programme (DIGITAL)"}, "programmeDivision": [{"id": 43152869, "abbreviation": "DIGITAL-1-1", "description": "DIGITAL"}, {"id": 43152865, "abbreviation": "DIGITAL-1", "description": "DIGITAL-1"}], "topicMGAs": [], "sme": false, "actions": [{"status": {"id": 31094503, "abbreviation": "Closed", "description": "Closed"}, "types": [{"typeOfAction": "DIGITAL-JU-SIMPLE DIGITAL JU Simple Grants", "typeOfMGA": [{"id": 43140990, "abbreviation": "DIGITAL-AG", "description": "DIGITAL Action Grant Budget-Based"}]}], "plannedOpeningDate": "01 February 2024", "submissionProcedure": {"id": 31094504, "abbreviation": "single-stage", "description": "single-stage"}, "deadlineDates": ["29 February 2024"]}], "latestInfos": [{"approvalDate": "Feb 7, 2024 10:08:37 AM", "lastChangeDate": "Feb 7, 2024 10:08:37 AM", "content": "<p>&nbsp;<span style=\"background-color: rgb(198, 219, 239); font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px;\">The pilot line shall provide a platform for chiplet integration.</span></p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; This platform shall enable 2.5D and 3D heterogeneous integration for multiple core technologies (CMOS, Opto/RF) and devices (MEMS, Opto). It should enable chiplet integration of advanced nodes from external sources. As an important technology basis, fan-out and fan-in wafer level packaging should be developed for the different integration concepts. In the same way, through-x via and interposer technologies should be developed for the materials of interest. Those include silicon, glass, silicon carbide, polymers. Besides the latter materials, III-V materials should be part of the mix to enable interfaces with RF and photonics functions. And to enable a varied integration mix, diverse bonding technologies should be developed as building blocks as relevant, e.g. micro-solder-bump bonding, wafer-wafer-bonding, die-to-wafer-bonding and hybrid Cu-Cu bonding for extreme pad-pitches below 0.5 &mu;m.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; The packaging technologies shall address the 200mm and 300mm wafer platforms since both are relevant for modern components. Where relevant, it is expected that the pilot line provides capacity for large scale organic interposer technology as panel integration as well.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; The developed technologies shall provide interfacing capability to semiconductor device integration. This means that different interface concepts and technologies should be developed for:</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; RF and in particular millimetre-wave and beyond</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; Advanced photonic functionalities, including integrated photonics</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; Direct integration of sensors and MEMS solving the specific constraints of mechanical and thermal stresses</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; Integration of novel energy-efficient non-volatile memory technologies</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; Integration of novel functionalities with power electronic components</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; System design is becoming an inherent component of advanced packaging. System technology co-optimization methodologies and tools should be developed through the pilot line to ensure they serve a holistic implementation of chiplet architectures through the system development flow (chiplet to system) where the package is an integral part of the system functionality. This comprehensive end-to-end design flow and methodology for chiplet-based advanced heterogeneous system integration will implement the Design-for-Testability, -Manufacturing, -Reliability, -Security methodologies as and where relevant. Those are essential enablers to ensure that the developed design and process flows are transferable to industrial environments and will be made available to a large community in cooperation with the design platform.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; Characterization, test and reliability are becoming increasingly complex when integrating multiple functional chiplets in a single package. Therefore, novel test concepts and technologies for function-, quality- and yield- optimization should be developed. This must inter alia cover non-destructive 3D imaging and defect metrology, improved electrical fault isolation, high-throughput destructive characterisation to isolate and study defects.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; This should be complemented by methods to fight against counterfeits, a growing concern while moving to chiplet-based systems.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">&bull; To increase the reliability of systems in the field, built-in self-test methodologies and functionalities should be proposed, and their integration developed.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">The access policy from the different stakeholders to the pilot line should be defined in the proposal according to fair and non-discriminatory principles.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">During the whole duration of the pilot line, the hosting entity and other partners should provide training to any European partner interested in designing devices based on the pilot line technology in order to use the full benefits of this technology, as well as for students for up- and re-skilling in order to attract new talents in the European semiconductor industry.</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">Collaborations: The proposed pilot line must facilitate the collaboration with other pilot lines, with design platforms and competence centres to allow contributions from other stakeholders that develop a strong expertise in a specific domain related to the topics of this pilot line.</p>"}], "budgetOverviewJSONItem": {"budgetTopicActionMap": {"3505520": [{"action": "DIGITAL-JU-Chips-2023-SG-CPL-1 - DIGITAL-JU-SIMPLE DIGITAL JU Simple Grants", "plannedOpeningDate": "01 February 2024", "deadlineModel": "single-stage", "deadlineDates": ["29 February 2024"], "budgetYearMap": {"2023": 40000000}, "expectedGrants": 3, "minContribution": 0, "maxContribution": 40000000, "budgetTopicActionMap": {}}], "3505522": [{"action": "DIGITAL-JU-Chips-2023-SG-CPL-4 - DIGITAL-JU-SIMPLE DIGITAL JU Simple Grants", "plannedOpeningDate": "01 February 2024", "deadlineModel": "single-stage", "deadlineDates": ["29 February 2024"], "budgetYearMap": {"2023": 10000000}, "expectedGrants": 3, "minContribution": 0, "maxContribution": 10000000, "budgetTopicActionMap": {}}], "3505524": [{"action": "DIGITAL-JU-Chips-2023-SG-CPL-3 - DIGITAL-JU-SIMPLE DIGITAL JU Simple Grants", "plannedOpeningDate": "01 February 2024", "deadlineModel": "single-stage", "deadlineDates": ["29 February 2024"], "budgetYearMap": {"2023": 30000000}, "expectedGrants": 3, "minContribution": 0, "maxContribution": 30000000, "budgetTopicActionMap": {}}], "3505526": [{"action": "DIGITAL-JU-Chips-2023-SG-CPL-2 - DIGITAL-JU-SIMPLE DIGITAL JU Simple Grants", "plannedOpeningDate": "01 February 2024", "deadlineModel": "single-stage", "deadlineDates": ["29 February 2024"], "budgetYearMap": {"2023": 10000000}, "expectedGrants": 3, "minContribution": 0, "maxContribution": 10000000, "budgetTopicActionMap": {}}]}, "budgetYearsColumns": ["2023"]}, "conditions": "<p><b><span lang=\"EN-US\" style=\"font-size: 12pt; line-height: 18.4px; color: rgb(64, 64, 64);\">Conditions<br />\r\n<br type=\"_moz\" />\r\n</span></b></p>\r\n<p><b><span lang=\"EN-US\" style=\"color:#404040;mso-themecolor:&#10;text1;mso-themetint:191;mso-ansi-language:EN-US\">1.&nbsp;</span></b><b><span lang=\"EN-US\">Admissibility conditions:&nbsp;</span></b><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><b><span lang=\"EN-US\">&nbsp;</span></b><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<p><b><span lang=\"EN-US\">Proposal page limits and layout:</span></b><span lang=\"EN-US\">&nbsp;</span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><b><span lang=\"EN-US\">&nbsp;</span></b><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<p><b><span lang=\"EN-US\">2. Eligible countries:&nbsp;</span></b><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><b><span lang=\"EN-US\">&nbsp;</span></b><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<p><b><span lang=\"EN-US\">3. Other eligibility conditions:</span></b><span lang=\"EN-US\">&nbsp;</span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><b><span lang=\"EN-US\">&nbsp;</span></b><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<p><b>4. Financial and operational capacity and exclusion:&nbsp;</b><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><b><span lang=\"EN-US\">&nbsp;</span></b><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<p><b><span lang=\"FR-BE\">5.&nbsp;Evaluation and award:&nbsp;</span></b><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><b><span lang=\"EN-US\">&nbsp;</span></b><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<ul>\r\n    <li><b><span lang=\"EN-US\">Award criteria, scoring and thresholds</span></b></li>\r\n</ul>\n<ul>\r\n    <li><b><span lang=\"EN-US\" style=\"color: rgb(64, 64, 64);\">Submission and evaluation processes</span></b></li>\r\n</ul>\n<ul>\r\n    <li><b><span lang=\"EN-US\">Indicative timeline for evaluation and grant agreement</span></b></li>\r\n</ul>\n<p><b><span lang=\"EN-US\" style=\"color: rgb(64, 64, 64);\">6</span></b><b><span lang=\"EN-US\">. Legal and financial set-up of the grants&nbsp;</span></b><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">described in the Amended Chips JU</span></span></span><span style=\"font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; background-color: rgb(198, 219, 239); font-size: small;\"><span style=\"font-family: Arial;\"><span lang=\"EN-US\">&nbsp;Work Programme 2023</span></span></span></p>\n<p class=\"MsoNormal\" style=\"margin-bottom:0cm;margin-bottom:.0001pt\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom:0cm;margin-bottom:.0001pt\"><b><span lang=\"EN-US\" style=\"font-size: 12pt; line-height: 18.4px; color: rgb(64, 64, 64);\">Documents<br />\r\n</span></b></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><b style=\"font-family: Arial; font-size: small;\"><span lang=\"EN-US\">Call documents:&nbsp;</span></b>Submission&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=65cc9bfc-99be-ee11-9079-000d3a39b430\" target=\"_blank\">Guide_for_applicants_DEP</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=6a41805d-9abe-ee11-9079-000d3a39b430\" target=\"_blank\">Tpl_Application_Form_(Part B)_DEP</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=bb0b5e51-abbe-ee11-9079-000d3a39b430\" target=\"_blank\">Application form_DEP</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=fdded780-9abe-ee11-9079-000d3a39b430\" target=\"_blank\">Evaluation_form_DEP</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=383afc0d-a6be-ee11-9079-000d3a39b430\" target=\"_blank\">Ownership-control-declaration_ DEP</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=053c9b04-98be-ee11-9079-000d3a39b430\" target=\"_blank\">National_Budgets_Table_Template</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=46969ccd-e1ba-ee11-a569-000d3a43e379\" target=\"_blank\">Template DEP - National Budgets Table</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">Workprogramme and annexes</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=a1e1dc6e-ddba-ee11-a569-000d3a43e379\" target=\"_blank\">Chips JU Amended Work Programme 2023</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=1bf95516-deba-ee11-a569-000d3a43e379\" target=\"_blank\">Appendix2 2023I</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=2593cf37-deba-ee11-a569-000d3a43e379\" target=\"_blank\">Appendix3 2023I</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=1bb50a80-deba-ee11-a569-000d3a43e379\" target=\"_blank\">Appendix2&amp;4 Annex1 Application Form</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=a4a781d3-deba-ee11-a569-000d3a43e379\" target=\"_blank\">Appendix2&amp;4 Annex2 TemplateHostingAgreement</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=9cd94bd8-dfba-ee11-a569-000d3a43e379\" target=\"_blank\">Appendix2&amp;4 Annex3 JPA</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\"><a href=\"https://site-0h2j6.powerappsportals.com/File/download.aspx?entity=shv_library&amp;attribute=shv_file&amp;ID=0366a659-e0ba-ee11-a569-000d3a43e379\" target=\"_blank\">Appendix2&amp;4 Annex4 Model - Letter of Intent</a></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom: 0.0001pt;\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom:4.0pt;line-height:normal;tab-stops:&#10;191.4pt\"><span lang=\"EN-US\" style=\"mso-bidi-font-family:Calibri;&#10;mso-bidi-theme-font:minor-latin;color:#404040;mso-themecolor:text1;mso-themetint:&#10;191;mso-ansi-language:EN-US\"><o:p></o:p></span></p>\n<p>&nbsp;<a href=\"https://eur-lex.europa.eu/legal-content/EN/ALL/?uri=CELEX:32018R1046&amp;qid=1535046024012\"><span lang=\"EN-US\">EU Financial Regulation 2018/1046</span></a></p>", "supportInfo": "<p><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">For help related to this</span><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;</span><b style=\"font-size: 9pt; font-family: Arial, sans-serif;\">call</b><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">, please contact:</span><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;the</span>&nbsp;Chips JU Calls Team @&nbsp;<a href=\"mailto:calls@kdt-ju.europa.eu\">calls@chips-ju.europa.eu</a></p>\r\n<p class=\"MsoNormal\" style=\"line-height: normal;\"><a href=\"https://ec.europa.eu/info/funding-tenders/opportunities/portal/screen/support/faq;grantAndTendertype=1;categories=p_submission_eval;programme=null;actions=;keyword=;period=null\"><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">Funding &amp; Tenders Portal FAQ</span></a><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;&ndash; Submission of proposals.<o:p></o:p></span></p>\r\n<p class=\"MsoNormal\" style=\"line-height: normal;\"><a href=\"https://ec.europa.eu/info/funding-tenders/opportunities/portal/screen/support/helpdesks/contact-form\"><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">IT Helpdesk</span></a><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;&ndash; Contact the IT helpdesk for questions such as forgotten passwords, access rights and roles, technical aspects of submission of proposals, etc.<o:p></o:p></span></p>\r\n<p class=\"MsoNormal\" style=\"line-height: normal;\"><a href=\"https://webgate.ec.europa.eu/funding-tenders-opportunities/display/OM/Online+Manual\"><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">Online Manual</span></a><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;&ndash; Step-by-step online guide through the Portal processes from proposal preparation and submission to reporting on your on-going project. Valid for all 2021-2027 programmes.</span></p>", "sepTemplate": "<p>To access the Electronic Submission Service, please click on the submission-button next to the <strong>type of action</strong> and the <strong>type of model grant agreement</strong> that corresponds to your proposal. You will then be asked to confirm your choice, as it cannot be changed in the submission system. Upon confirmation, you will be linked to the correct entry point.</p>\r\n<p>To access existing draft proposals for this topic, please login to the Funding &amp; Tenders Portal and select the My Proposals page of the My Area section.</p>", "links": [], "additionalDossiers": [], "infoPackDossiers": [], "callDetailsJSONItem": {"additionalInfo": "<p>To launch its first calls for innovative pilot lines, the Chips JU will make <span class=\"thicker\">&euro;1.67 billion in EU funding</span>  available. The calls are open to organisations that wish to establish  pilot lines in Member States, typically research and technology  organisations, calling for proposals on:</p>\r\n<div class=\"containerSettings backgroundOrange\">\r\n<ul class=\"textAboutContent\">\r\n    <li><span class=\"thicker\">Fully Depleted Silicon on Insulator, towards 7 nm:</span>  This transistor architecture is a European innovation and has distinct  advantages for high-speed and energy-efficient applications. A roadmap  towards 7 nm will provide a path towards the next generation of  high-performance, low-power semiconductor devices.</li>\r\n    <li><span class=\"thicker\">Leading-edge nodes below 2 nm:</span>  This pilot line will focus on developing cutting-edge technology for  advanced semiconductors at the size of 2 nanometres and below, which  will play essential roles in a variety of applications, from computing  to communication devices, transport systems and critical infrastructure.</li>\r\n    <li><span class=\"thicker\">Heterogeneous system integration and assembly:</span>  Heterogeneous integration is an increasingly attractive technology for  innovation and increased performance. It refers to the use of advanced  packaging technologies and novel techniques to combine semiconductor  materials, circuits or components into one compact system.</li>\r\n    <li><span class=\"thicker\">Wide Bandgap semiconductors:</span>  The focus will be on materials that allow electronic devices to operate  at much higher voltage, frequency and temperature than standard  silicon-based devices. Wide bandgap and ultra-wide bandgap  semiconductors are necessary to develop highly efficient power, lighter  weight, lower costs and radio-frequency electronics.</li>\r\n</ul>\r\n</div>", "staticAdditionalInfo": "<p>With the entry into force of the Chips Act on 21 September 2023, the Chips for Europe Initiative (\u2018Initiative\u2019) has been established.</p><p>Under this Initiative Chips JU is launching this Call to enhance existing and develop new advanced pilot lines across the Union to enable development and deployment of cutting-edge semiconductor technologies and next-generation semiconductors.</p>\n", "latestInfos": [{"approvalDate": "Feb 29, 2024 10:46:12 AM", "lastChangeDate": "Feb 29, 2024 10:46:12 AM", "content": "<p style=\"margin-bottom: 8px;\"><strong>REMINDER Call Deadline and Submissions:</strong></p>\r\n<p style=\"margin-bottom: 8px;\"><strong>The Deadline for submission is today 29 February 2024 at 17:00 Brussels time.</strong></p>\r\n<p><strong><u><span style=\"color: rgb(255, 0, 0);\"><span style=\"font-size: inherit;\">IMPORTANT</span></span></u><span style=\"color: rgb(255, 0, 0);\"><span style=\"font-size: inherit;\">:</span></span></strong><b>&nbsp;</b><b style=\"font-size: inherit;\">Only proposals submitted&nbsp;in each of the three interrelated calls will be eligible for evaluation</b></p>"}, {"approvalDate": "Feb 26, 2024 11:38:00 AM", "lastChangeDate": "Feb 26, 2024 11:38:00 AM", "content": "<p><b><span lang=\"EN-GB\" style=\"font-size:11.0pt;font-family:&quot;Times New Roman&quot;,serif;&#10;mso-fareast-font-family:&quot;Times New Roman&quot;;mso-ansi-language:EN-GB;mso-fareast-language:&#10;EN-US;mso-bidi-language:AR-SA\">File Size increase</span></b><span lang=\"EN-GB\" style=\"font-size:11.0pt;font-family:&quot;Times New Roman&quot;,serif;mso-fareast-font-family:&#10;&quot;Times New Roman&quot;;mso-ansi-language:EN-GB;mso-fareast-language:EN-US;&#10;mso-bidi-language:AR-SA\">:</span></p>\r\n<p><span style=\"font-size: 12px;\">Please be informed that the file size has been increased to 50MB for the Part B Submission.&nbsp;</span></p>"}, {"approvalDate": "Feb 20, 2024 3:59:14 PM", "lastChangeDate": "Feb 20, 2024 3:59:14 PM", "content": "<p><b><span lang=\"EN-GB\" style=\"font-size:11.0pt;font-family:&quot;Times New Roman&quot;,serif;&#10;mso-fareast-font-family:&quot;Times New Roman&quot;;mso-ansi-language:EN-GB;mso-fareast-language:&#10;EN-US;mso-bidi-language:AR-SA\">Page limit</span></b><span lang=\"EN-GB\" style=\"font-size:11.0pt;font-family:&quot;Times New Roman&quot;,serif;mso-fareast-font-family:&#10;&quot;Times New Roman&quot;;mso-ansi-language:EN-GB;mso-fareast-language:EN-US;&#10;mso-bidi-language:AR-SA\">:</span></p>\r\n<p>Please note that there are no page limits for the application but the consortia are encouraged to limit the narrative part of the application to 200 pages excluding the tables that are expected.</p>"}, {"approvalDate": "Feb 1, 2024 12:00:00 AM", "lastChangeDate": "Feb 1, 2024 12:00:00 AM", "content": "The submission session is now available for: DIGITAL-JU-Chips-2023-SG-CPL-3(DIGITAL-JU-SIMPLE), DIGITAL-JU-Chips-2023-SG-CPL-1(DIGITAL-JU-SIMPLE), DIGITAL-JU-Chips-2023-SG-CPL-4(DIGITAL-JU-SIMPLE), DIGITAL-JU-Chips-2023-SG-CPL-2(DIGITAL-JU-SIMPLE)"}], "hasForthcomingTopics": false, "hasOpenTopics": false, "allClosedTopics": true}}}