Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Reading design: registerFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "registerFile.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "registerFile"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : registerFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ghost\Documents\Anderson\Procesador\registerFile.v" into library work
Parsing module <registerFile>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <registerFile>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <registerFile>.
    Related source file is "C:\Users\Ghost\Documents\Anderson\Procesador\registerFile.v".
    Found 2048-bit register for signal <n0047[2047:0]>.
    Found 64-bit 32-to-1 multiplexer for signal <dataRn> created at line 37.
    Found 64-bit 32-to-1 multiplexer for signal <dataRm> created at line 38.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <registerFile> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 2048-bit register                                     : 1
# Multiplexers                                         : 34
 64-bit 2-to-1 multiplexer                             : 32
 64-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Multiplexers                                         : 34
 64-bit 2-to-1 multiplexer                             : 32
 64-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <registerFile> ...
WARNING:Xst:1710 - FF/Latch <FF_0_2016> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2017> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2018> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2019> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2020> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2021> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2022> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2023> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2024> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2025> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2026> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2027> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2028> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2029> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2030> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2031> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2032> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2033> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2034> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2035> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2036> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2037> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2038> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2039> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2040> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2041> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2042> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2043> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2044> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2045> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2046> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2047> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1984> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1985> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1986> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1987> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1988> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1989> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1990> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1991> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1992> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1993> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1994> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1995> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1996> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1997> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1998> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_1999> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2000> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2001> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2002> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2003> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2004> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2005> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2006> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2007> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2008> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2009> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2010> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2011> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2012> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2013> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2014> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_0_2015> (without init value) has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block registerFile, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1984
 Flip-Flops                                            : 1984

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : registerFile.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3422
#      GND                         : 1
#      LUT3                        : 1
#      LUT5                        : 220
#      LUT6                        : 3072
#      MUXF7                       : 128
# FlipFlops/Latches                : 1984
#      FDE_1                       : 1984
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 208
#      IBUF                        : 80
#      OBUF                        : 128

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1984  out of  126800     1%  
 Number of Slice LUTs:                 3293  out of  63400     5%  
    Number used as Logic:              3293  out of  63400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3293
   Number with an unused Flip Flop:    1309  out of   3293    39%  
   Number with an unused LUT:             0  out of   3293     0%  
   Number of fully used LUT-FF pairs:  1984  out of   3293    60%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         209
 Number of bonded IOBs:                 209  out of    210    99%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 1984  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.774ns (Maximum Frequency: 1291.823MHz)
   Minimum input arrival time before clock: 1.916ns
   Maximum output required time after clock: 2.239ns
   Maximum combinational path delay: 2.182ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 0.774ns (frequency: 1291.823MHz)
  Total number of paths / destination ports: 1984 / 1984
-------------------------------------------------------------------------
Delay:               0.774ns (Levels of Logic = 1)
  Source:            FF_0_0 (FF)
  Destination:       FF_0_0 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK falling

  Data Path: FF_0_0 to FF_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.364   0.305  FF_0_0 (FF_0_0)
     LUT6:I5->O            1   0.097   0.000  GND_1_o_FF[31][63]_mux_37_OUT<0>1 (GND_1_o_FF[31][63]_mux_37_OUT<0>)
     FDE_1:D                   0.008          FF_0_0
    ----------------------------------------
    Total                      0.774ns (0.469ns logic, 0.305ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 22848 / 3968
-------------------------------------------------------------------------
Offset:              1.916ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       FF_0_0 (FF)
  Destination Clock: CLK falling

  Data Path: Rd<0> to FF_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2012   0.001   0.908  Rd_0_IBUF (Rd_0_IBUF)
     LUT5:I0->O           64   0.097   0.805  Rd[4]_Decoder_4_OUT<3><4>1 (Rd[4]_Decoder_4_OUT<3>)
     LUT6:I0->O            1   0.097   0.000  GND_1_o_FF[31][63]_mux_37_OUT<255>1 (GND_1_o_FF[31][63]_mux_37_OUT<255>)
     FDE_1:D                   0.008          FF_0_255
    ----------------------------------------
    Total                      1.916ns (0.203ns logic, 1.713ns route)
                                       (10.6% logic, 89.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3968 / 128
-------------------------------------------------------------------------
Offset:              2.239ns (Levels of Logic = 4)
  Source:            FF_0_1727 (FF)
  Destination:       dataRn<63> (PAD)
  Source Clock:      CLK falling

  Data Path: FF_0_1727 to dataRn<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.364   0.566  FF_0_1727 (FF_0_1727)
     LUT6:I2->O            1   0.097   0.556  Mmux_dataRn_8178 (Mmux_dataRn_8178)
     LUT6:I2->O            1   0.097   0.000  Mmux_dataRn_359 (Mmux_dataRn_359)
     MUXF7:I1->O           1   0.279   0.279  Mmux_dataRn_2_f7_58 (dataRn_63_OBUF)
     OBUF:I->O                 0.000          dataRn_63_OBUF (dataRn<63>)
    ----------------------------------------
    Total                      2.239ns (0.837ns logic, 1.402ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2688 / 128
-------------------------------------------------------------------------
Delay:               2.182ns (Levels of Logic = 5)
  Source:            Rn<1> (PAD)
  Destination:       dataRn<63> (PAD)

  Data Path: Rn<1> to dataRn<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   0.001   0.872  Rn_1_IBUF (Rn_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  Mmux_dataRn_81 (Mmux_dataRn_81)
     LUT6:I2->O            1   0.097   0.000  Mmux_dataRn_3 (Mmux_dataRn_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_dataRn_2_f7 (dataRn_0_OBUF)
     OBUF:I->O                 0.000          dataRn_0_OBUF (dataRn<0>)
    ----------------------------------------
    Total                      2.182ns (0.474ns logic, 1.708ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    0.774|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 162.00 secs
Total CPU time to Xst completion: 162.22 secs
 
--> 

Total memory usage is 4630108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    0 (   0 filtered)

