{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671213386785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671213386785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 09:56:26 2022 " "Processing started: Fri Dec 16 09:56:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671213386785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671213386785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four -c four " "Command: quartus_map --read_settings_files=on --write_settings_files=off four -c four" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671213386785 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671213387794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/half_adder/half.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/half_adder/half.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half-data " "Found design unit 1: half-data" {  } { { "../half_adder/half.vhd" "" { Text "C:/altera/13.1/half_adder/half.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388787 ""} { "Info" "ISGN_ENTITY_NAME" "1 half " "Found entity 1: half" {  } { { "../half_adder/half.vhd" "" { Text "C:/altera/13.1/half_adder/half.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671213388787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/or_2/or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/or_2/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-data " "Found design unit 1: or_2-data" {  } { { "../or_2/or_2.vhd" "" { Text "C:/altera/13.1/or_2/or_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388797 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "../or_2/or_2.vhd" "" { Text "C:/altera/13.1/or_2/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671213388797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/full_adder/full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/full_adder/full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full-data " "Found design unit 1: full-data" {  } { { "../full_adder/full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388807 ""} { "Info" "ISGN_ENTITY_NAME" "1 full " "Found entity 1: full" {  } { { "../full_adder/full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671213388807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four-data " "Found design unit 1: four-data" {  } { { "four.vhd" "" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388816 ""} { "Info" "ISGN_ENTITY_NAME" "1 four " "Found entity 1: four" {  } { { "four.vhd" "" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671213388816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671213388816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four " "Elaborating entity \"four\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671213388904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full full:x0 " "Elaborating entity \"full\" for hierarchy \"full:x0\"" {  } { { "four.vhd" "x0" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671213388933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half full:x0\|half:x0 " "Elaborating entity \"half\" for hierarchy \"full:x0\|half:x0\"" {  } { { "../full_adder/full.vhd" "x0" { Text "C:/altera/13.1/full_adder/full.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671213388982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 full:x0\|or_2:x2 " "Elaborating entity \"or_2\" for hierarchy \"full:x0\|or_2:x2\"" {  } { { "../full_adder/full.vhd" "x2" { Text "C:/altera/13.1/full_adder/full.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671213389011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671213390301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671213390779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671213390779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "four.vhd" "" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671213390857 "|four|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671213390857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671213390857 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671213390857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671213390857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671213390857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671213390896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 09:56:30 2022 " "Processing ended: Fri Dec 16 09:56:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671213390896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671213390896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671213390896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671213390896 ""}
