{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743476439563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743476439564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 11:00:39 2025 " "Processing started: Tue Apr  1 11:00:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743476439564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476439564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_calculate -c bcd_calculate " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_calculate -c bcd_calculate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476439564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743476439724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743476439724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/microprocessor_lab2/base_adder.vhdl 10 5 " "Found 10 design units, including 5 entities, in source file /code/microprocessor_lab2/base_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-rtl_fa " "Found design unit 1: fa-rtl_fa" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 base_adder_8b-rtl_8b_adder " "Found design unit 2: base_adder_8b-rtl_8b_adder" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 base_adder_4b-rtl_adder_4b " "Found design unit 3: base_adder_4b-rtl_adder_4b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder_4b-rtl_adder_4b " "Found design unit 4: adder_4b-rtl_adder_4b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 adder_8b-rtl_adder_8b " "Found design unit 5: adder_8b-rtl_adder_8b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_adder_8b " "Found entity 2: base_adder_8b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_adder_4b " "Found entity 3: base_adder_4b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_4b " "Found entity 4: adder_4b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder_8b " "Found entity 5: adder_8b" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/microprocessor_lab2/compoment.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /code/microprocessor_lab2/compoment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_pkg (base) " "Found design unit 1: adder_pkg (base)" {  } { { "../MicroProcessor_lab2/compoment.vhdl" "" { Text "D:/code/MicroProcessor_lab2/compoment.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lcddec_pkg (base) " "Found design unit 2: lcddec_pkg (base)" {  } { { "../MicroProcessor_lab2/compoment.vhdl" "" { Text "D:/code/MicroProcessor_lab2/compoment.vhdl" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/microprocessor_lab2/lcddec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /code/microprocessor_lab2/lcddec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddec-rtl_lcddec " "Found design unit 1: lcddec-rtl_lcddec" {  } { { "../MicroProcessor_lab2/lcddec.vhdl" "" { Text "D:/code/MicroProcessor_lab2/lcddec.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445395 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddec " "Found entity 1: lcddec" {  } { { "../MicroProcessor_lab2/lcddec.vhdl" "" { Text "D:/code/MicroProcessor_lab2/lcddec.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_calculate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd_calculate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_calculate-rtl_bcdcal " "Found design unit 1: bcd_calculate-rtl_bcdcal" {  } { { "bcd_calculate.vhdl" "" { Text "D:/code/MP_lab3/bcd_calculate.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445396 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_calculate " "Found entity 1: bcd_calculate" {  } { { "bcd_calculate.vhdl" "" { Text "D:/code/MP_lab3/bcd_calculate.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_adder.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file base_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-rtl_fa " "Found design unit 1: fa-rtl_fa" {  } { { "base_adder.vhdl" "" { Text "D:/code/MP_lab3/base_adder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 base_adder-rtl_4b_adder " "Found design unit 2: base_adder-rtl_4b_adder" {  } { { "base_adder.vhdl" "" { Text "D:/code/MP_lab3/base_adder.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445397 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "base_adder.vhdl" "" { Text "D:/code/MP_lab3/base_adder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445397 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_adder " "Found entity 2: base_adder" {  } { { "base_adder.vhdl" "" { Text "D:/code/MP_lab3/base_adder.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compoment.vhdl 3 0 " "Found 3 design units, including 0 entities, in source file compoment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa_pkg " "Found design unit 1: fa_pkg" {  } { { "compoment.vhdl" "" { Text "D:/code/MP_lab3/compoment.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445398 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 base_adder_pkg " "Found design unit 2: base_adder_pkg" {  } { { "compoment.vhdl" "" { Text "D:/code/MP_lab3/compoment.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445398 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lcddec_pkg " "Found design unit 3: lcddec_pkg" {  } { { "compoment.vhdl" "" { Text "D:/code/MP_lab3/compoment.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lcddec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddec-rtl_lcddec " "Found design unit 1: lcddec-rtl_lcddec" {  } { { "lcddec.vhdl" "" { Text "D:/code/MP_lab3/lcddec.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445399 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddec " "Found entity 1: lcddec" {  } { { "lcddec.vhdl" "" { Text "D:/code/MP_lab3/lcddec.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-rtl_bcd " "Found design unit 1: bcd-rtl_bcd" {  } { { "bcd.vhdl" "" { Text "D:/code/MP_lab3/bcd.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445400 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhdl" "" { Text "D:/code/MP_lab3/bcd.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file bcd_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_pkg " "Found design unit 1: bcd_pkg" {  } { { "bcd_pkg.vhdl" "" { Text "D:/code/MP_lab3/bcd_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder-rtl_bcd_adder " "Found design unit 1: bcd_adder-rtl_bcd_adder" {  } { { "bcd_adder.vhdl" "" { Text "D:/code/MP_lab3/bcd_adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445401 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "bcd_adder.vhdl" "" { Text "D:/code/MP_lab3/bcd_adder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_subtractor.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file bcd_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_sub_4b-rtl_bcd_subtractor_4b " "Found design unit 1: bcd_sub_4b-rtl_bcd_subtractor_4b" {  } { { "bcd_subtractor.vhdl" "" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445402 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_subtractor-rtl_bcd_subtractor " "Found design unit 2: bcd_subtractor-rtl_bcd_subtractor" {  } { { "bcd_subtractor.vhdl" "" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445402 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_sub_4b " "Found entity 1: bcd_sub_4b" {  } { { "bcd_subtractor.vhdl" "" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445402 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_subtractor " "Found entity 2: bcd_subtractor" {  } { { "bcd_subtractor.vhdl" "" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743476445402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476445402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_calculate " "Elaborating entity \"bcd_calculate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743476445421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_adder bcd_adder:bcd_adder_0 " "Elaborating entity \"bcd_adder\" for hierarchy \"bcd_adder:bcd_adder_0\"" {  } { { "bcd_calculate.vhdl" "bcd_adder_0" { Text "D:/code/MP_lab3/bcd_calculate.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd_adder:bcd_adder_0\|bcd:bcd_0 " "Elaborating entity \"bcd\" for hierarchy \"bcd_adder:bcd_adder_0\|bcd:bcd_0\"" {  } { { "bcd_adder.vhdl" "bcd_0" { Text "D:/code/MP_lab3/bcd_adder.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_adder_4b bcd_adder:bcd_adder_0\|bcd:bcd_0\|base_adder_4b:FA1 " "Elaborating entity \"base_adder_4b\" for hierarchy \"bcd_adder:bcd_adder_0\|bcd:bcd_0\|base_adder_4b:FA1\"" {  } { { "bcd.vhdl" "FA1" { Text "D:/code/MP_lab3/bcd.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa bcd_adder:bcd_adder_0\|bcd:bcd_0\|base_adder_4b:FA1\|fa:FA0 " "Elaborating entity \"fa\" for hierarchy \"bcd_adder:bcd_adder_0\|bcd:bcd_0\|base_adder_4b:FA1\|fa:FA0\"" {  } { { "../MicroProcessor_lab2/base_adder.vhdl" "FA0" { Text "D:/code/MicroProcessor_lab2/base_adder.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_subtractor bcd_subtractor:bcd_subtractor_0 " "Elaborating entity \"bcd_subtractor\" for hierarchy \"bcd_subtractor:bcd_subtractor_0\"" {  } { { "bcd_calculate.vhdl" "bcd_subtractor_0" { Text "D:/code/MP_lab3/bcd_calculate.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_sub_4b bcd_subtractor:bcd_subtractor_0\|bcd_sub_4b:bcd_sub_0 " "Elaborating entity \"bcd_sub_4b\" for hierarchy \"bcd_subtractor:bcd_subtractor_0\|bcd_sub_4b:bcd_sub_0\"" {  } { { "bcd_subtractor.vhdl" "bcd_sub_0" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_comp_cout bcd_subtractor.vhdl(16) " "Verilog HDL or VHDL warning at bcd_subtractor.vhdl(16): object \"b_comp_cout\" assigned a value but never read" {  } { { "bcd_subtractor.vhdl" "" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743476445434 "|bcd_calculate|bcd_subtractor:bcd_subtractor_0|bcd_sub_4b:bcd_sub_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4b bcd_subtractor:bcd_subtractor_0\|bcd_sub_4b:bcd_sub_0\|adder_4b:add_b_comp " "Elaborating entity \"adder_4b\" for hierarchy \"bcd_subtractor:bcd_subtractor_0\|bcd_sub_4b:bcd_sub_0\|adder_4b:add_b_comp\"" {  } { { "bcd_subtractor.vhdl" "add_b_comp" { Text "D:/code/MP_lab3/bcd_subtractor.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddec lcddec:seg7_0 " "Elaborating entity \"lcddec\" for hierarchy \"lcddec:seg7_0\"" {  } { { "bcd_calculate.vhdl" "seg7_0" { Text "D:/code/MP_lab3/bcd_calculate.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476445456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743476446079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743476446390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743476446390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743476446409 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743476446409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743476446409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743476446409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743476446416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 11:00:46 2025 " "Processing ended: Tue Apr  1 11:00:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743476446416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743476446416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743476446416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743476446416 ""}
