Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Jesus/Xilinx/Proyecto33/tbDidaComp_isim_beh.exe -prj C:/Users/Jesus/Xilinx/Proyecto33/tbDidaComp_beh.prj work.tbDidaComp 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/Reg_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/FFD.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/ALU_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/RAM_16x4.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/DataPath_01.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/ROM_8x10.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/Reg_10bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/RAM_DataPath_01.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/Mux2_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/ROM_RAM_DataPath_01.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/Reg_3bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/Mux2_3bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/Inc_3bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/MicroArq_DidaComp.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/ControlUnit_DidaComp.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/DidaComp.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto33/tbDidaComp.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ControlUnit_DidaComp [controlunit_didacomp_default]
Compiling package numeric_std
Compiling architecture behavioral of entity RAM_16x4 [ram_16x4_default]
Compiling architecture behavioral of entity Reg_4bits [reg_4bits_default]
Compiling architecture behavioral of entity ALU_4bits [alu_4bits_default]
Compiling architecture behavioral of entity FFD [ffd_default]
Compiling architecture behavioral of entity DataPath_01 [datapath_01_default]
Compiling architecture behavioral of entity RAM_DataPath_01 [ram_datapath_01_default]
Compiling architecture behavioral of entity ROM_8x10 [rom_8x10_default]
Compiling architecture behavioral of entity Reg_10bits [reg_10bits_default]
Compiling architecture behavioral of entity Mux2_4bits [mux2_4bits_default]
Compiling architecture behavioral of entity ROM_RAM_DataPath_01 [rom_ram_datapath_01_default]
Compiling architecture behavioral of entity Reg_3bits [reg_3bits_default]
Compiling architecture behavioral of entity Inc_3bits [inc_3bits_default]
Compiling architecture behavioral of entity Mux2_3bits [mux2_3bits_default]
Compiling architecture behavioral of entity MicroArq_DidaComp [microarq_didacomp_default]
Compiling architecture behavioral of entity DidaComp [didacomp_default]
Compiling architecture behavior of entity tbdidacomp
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 36 VHDL Units
Built simulation executable C:/Users/Jesus/Xilinx/Proyecto33/tbDidaComp_isim_beh.exe
Fuse Memory Usage: 36476 KB
Fuse CPU Usage: 1014 ms
