/*******************************************************************************
 *
 * FILENAME:  B_PWM_v1_10.v
 * UM Name:   B_PWM_v1_10
 * @Version@
 *
 * DESCRIPTION:
 *   The PWM User Module is a 8 or 16-bit PWM with dual outputs and multiple 
 *    output modes.
 * 
 *
 *------------------------------------------------------------------------------
 *                                IO SIGNALS
 *------------------------------------------------------------------------------
 *   name          IO           Description
 *
 *   clock         input        Sytem clock
 *   reset         input        System reset
 *   cmp_sel       input        Compare select input (Hidden when setup to use internal state machine)
 *   capture       input        Capture input (Hidden when Capture Type is set to None);
 *   kill          input        Kill input
 *   enable        input        Enable input
 *   trigger       input        Trigger Input
 *   tc            output       Terminal Count output
 *   pwm1          output       Compare 1 output
 *   pwm2          output       Compare 2 output
 *   pwm           output       Compare Output for any of the four single output modes
 *   ph1           output       Phase 1 output when PWM with DeadBand
 *   ph2           output       Phase 2 output when PWM with DeadBand
 *   interrupt     output       Interrupt output
 *
 *------------------------------------------------------------------------------
 *                 Data Path register definitions                
 *------------------------------------------------------------------------------
 *
 *  INSTANCE NAME:  pwmdp
 *
 *  DESCRIPTION:
 *    This data path implements the counter, terminal count and both 
 *    compare registers.
 *
 *  REGISTER USAGE:
 *   F0 => Period of counter.
 *   F1 => na
 *   D0 => Compare value for channel 1
 *   D1 => Compare value for channel 2 (Period of the counter for Center Aligned mode)
 *   A0 => Counter
 *   A1 => na
 *
 *------------------------------------------------------------------------------
 *
 * Todo:
 *
********************************************************************************
* Copyright 2008-2009, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/


`include "cypress.v"
`ifdef B_PWM_V_v1_10_ALREADY_INCLUDED
`else
`define B_PWM_V_v1_10_ALREADY_INCLUDED
module B_PWM_v1_10 (
	input	wire	reset,      /* system reset signal                        */
	input	wire	clock,      /* System clock                               */
    input	wire	kill,       /* Kill signal                                */
    input	wire	capture,    /* Hardware capture                           */
    input   wire    cmp_sel,    /* Compare Select input                       */
    input   wire    trigger,    /* Trigger input                              */
    input	wire	enable,     /* Hardware enable                            */
	output	wire	tc,         /* Terminal count output                      */
	output	wire	pwm1,       /* PWM 1 output in dual output modes          */
	output	wire	pwm2,       /* PWM 2 output in dual output modes          */
    output  wire    pwm,        /* PWM output in single output modes          */
    output  wire    ph1,        /* PWM with dead-band Phase1 output           */
    output  wire    ph2,        /* PWM with dead-band Phase2 output           */
	output	wire	interrupt); /* Interrupt request output signal            */

    /* Internal signals */
    wire           cmp1;
    wire           cmp2;
    wire           cmp1_eq;         /* A0 is equal to compare value 1         */
    wire           cmp1_less;       /* A0 is less than to compare value 1     */
    wire           cmp2_eq;         /* A0 is equal to compare value 2         */
    wire           cmp2_less;       /* A0 is less than to compare value 2     */

    /* Dummy connections */
    wire     nc1, nc2, nc3, nc4, nc5, nc6, nc7;
    
    /**************************************************************************/
    /* Parameters                                                             */
    /**************************************************************************/
    localparam [7:0]    PWM_8_BIT    = 8'd8;
    localparam [7:0]    PWM_16_BIT   = 8'd16;
    parameter  [7:0]    Resolution   = PWM_8_BIT;    
    
    localparam PWM_CAP_MODE_NONE   = 2'd0;
    localparam PWM_CAP_MODE_RISE   = 2'd1;
    localparam PWM_CAP_MODE_FALL   = 2'd2;
    localparam PWM_CAP_MODE_EITHER = 2'd3;
    parameter [1:0] CaptureMode = PWM_CAP_MODE_NONE;
    
    localparam PWM_ENMODE_CRONLY = 2'd0;
    localparam PWM_ENMODE_HWONLY = 2'd1;
    localparam PWM_ENMODE_CR_HW  = 2'd2;
    parameter [1:0] EnableMode = PWM_ENMODE_CRONLY;
    
    localparam PWM_MODE_ONE_OUTPUT      = 3'd0;
    localparam PWM_MODE_TWO_OUTPUT      = 3'd1;
    localparam PWM_MODE_DUAL_EDGE       = 3'd2;
    localparam PWM_MODE_CENTER_ALIGN    = 3'd3;
    localparam PWM_MODE_HWSELECT        = 3'd4;
    localparam PWM_MODE_DITHER          = 3'd5;
    parameter [2:0] PWMMode = PWM_MODE_ONE_OUTPUT;
    
    localparam PWM_KILLMODE_DISABLED    = 3'd0;
    localparam PWM_KILLMODE_ASYNCH      = 3'd1;
    localparam PWM_KILLMODE_SINGLE_CYC  = 3'd2;
    localparam PWM_KILLMODE_LATCHED     = 3'd3;
    localparam PWM_KILLMODE_MINTIME     = 3'd4;
    parameter [2:0] KillMode = PWM_KILLMODE_DISABLED;
    
    localparam PWM_RUNMODE_CONTINUOUS     = 2'd0;
    localparam PWM_RUNMODE_ONESHOT_SINGLE = 2'd1;
    localparam PWM_RUNMODE_ONESHOT_MULTI  = 2'd2;
    parameter [1:0] RunMode = PWM_RUNMODE_CONTINUOUS;   //TODO: Implement
    
    localparam PWM_TRIGMODE_NONE         = 2'd0;
    localparam PWM_TRIGMODE_RISINGEDGE   = 2'd1;
    localparam PWM_TRIGMODE_FALLINGEDGE  = 2'd2;
    localparam PWM_TRIGMODE_EITHEREDGE   = 2'd3;
    parameter [1:0] TriggerMode = PWM_TRIGMODE_NONE;
    
    localparam PWM_DBMODE_DISABLED      = 2'd0;
    localparam PWM_DBMODE_1_3_CLOCKS    = 2'd1;
    localparam PWM_DBMODE_255_CLOCKS    = 2'd2;
    parameter [1:0] DeadBand = PWM_DBMODE_DISABLED;
    
    localparam PWM_DITHER_OFFSET0  = 2'd0;
    localparam PWM_DITHER_OFFSET25 = 2'd1;
    localparam PWM_DITHER_OFFSET50 = 2'd2;
    localparam PWM_DITHER_OFFSET75 = 2'd3;
    parameter [1:0] DitherOffset = PWM_DITHER_OFFSET0;
    
    localparam PWM_CTRL_CMPMODE_LT  = 3'h1; /* Compare Less than               */
    localparam PWM_CTRL_CMPMODE_LTE = 3'h2; /* Compare Less than or equal to   */
    localparam PWM_CTRL_CMPMODE_EQ  = 3'h0; /* Compare Equal to                */
    localparam PWM_CTRL_CMPMODE_GT  = 3'h3; /* Compare Greater than            */
    localparam PWM_CTRL_CMPMODE_GTE = 3'h4; /* Compare Greater than or equal to*/
    localparam PWM_CTRL_CMPMODE_SW  = 3'h5; /* Compare Greater than or equal to*/
    parameter [3:0] CompareType1  = PWM_CTRL_CMPMODE_LT;
    parameter [3:0] CompareType2  = PWM_CTRL_CMPMODE_LT;
    
    parameter UseStatus = 1;
	parameter CompareStatusEdgeSense = 1;
    
	/**************************************************************************/
    /* Control Register Implementation                                        */
    /**************************************************************************/
	/* Control Register Bits*/
	localparam PWM_CTRL_ENABLE		= 8'h7;	/* Enable the Timer               */
	localparam PWM_CTRL_UNUSED		= 8'h6;	/* Unused                         */
    localparam PWM_CTRL_CMPMODE2_2  = 8'h5; /* Compare mode 2                 */
    localparam PWM_CTRL_CMPMODE2_1  = 8'h4; /* Compare mode 2                 */
    localparam PWM_CTRL_CMPMODE2_0  = 8'h3; /* Compare mode 2                 */
    localparam PWM_CTRL_CMPMODE1_2  = 8'h2; /* Compare mode 1                 */
    localparam PWM_CTRL_CMPMODE1_1  = 8'h1; /* Compare mode 1                 */
	localparam PWM_CTRL_CMPMODE1_0  = 8'h0; /* Compare mode 1                 */
	wire	[7:0]	control;		        /* Control Register Output        */
    
    /* Control Signals */
    wire        ctrl_enable;
    wire [2:0]  ctrl_cmpmode2;
    wire [2:0]  ctrl_cmpmode1;
    
    generate
    if(CompareType2 == PWM_CTRL_CMPMODE_SW) begin : sCMP2SW
        assign ctrl_cmpmode2  = {control[PWM_CTRL_CMPMODE2_2], control[PWM_CTRL_CMPMODE2_1], control[PWM_CTRL_CMPMODE2_0]};
    end
    else begin
        assign ctrl_cmpmode2  = CompareType2;
    end
    endgenerate
    
    generate
    if(CompareType1 == PWM_CTRL_CMPMODE_SW) begin : sCMP1SW
        assign ctrl_cmpmode1  = {control[PWM_CTRL_CMPMODE1_2], control[PWM_CTRL_CMPMODE1_1], control[PWM_CTRL_CMPMODE1_0]};
    end
    else begin
        assign ctrl_cmpmode1  = CompareType1;
    end
    endgenerate
    
    generate
    if((EnableMode != PWM_ENMODE_HWONLY) || (CompareType1 == PWM_CTRL_CMPMODE_SW) || (CompareType2 == PWM_CTRL_CMPMODE_SW)) begin : sCTRLReg
        assign ctrl_enable    = control[PWM_CTRL_ENABLE];
        /* Instantiate the control register */
        cy_psoc3_control
        	#(.cy_force_order(1))
        ctrlreg(
            /*  output	[07:00]	         */  .control(control)
        );
    end
    else begin
        assign ctrl_enable = 1'b1;
        assign control = 8'd0;
    end
    endgenerate
    
           
    /**************************************************************************/
    /*  Capture input implementation                                          */
    /**************************************************************************/
    wire     hwCapture;
    
    reg prevCapture;
    always @(posedge clock) begin
        prevCapture <= capture;
    end
    wire capt_rising;
    wire capt_falling;
    assign capt_rising = !prevCapture & capture;
    assign capt_falling = prevCapture & !capture;
    assign hwCapture = (CaptureMode == PWM_CAP_MODE_NONE) ? 1'b0 :
                       (CaptureMode == PWM_CAP_MODE_RISE) ? capt_rising :
                       (CaptureMode == PWM_CAP_MODE_FALL) ? capt_falling :
                       /*(CaptureMode == PWM_CAP_MODE_EITHER) ?*/ (capt_rising | capt_falling);
    
    /**************************************************************************/
    /*  Hardware Block Descriptions
    /*              _________           |-------------------------------------|
    /*  trigger----|  Trig   |------|   |--| Run Mode|          ___________   |
    /*             |_________|      |------|_________|-----&&--|enable     |  |
    /*              N,RE,FE,EE              C, OSS, OSM    |   |         tc|--|-
    /*                                      _________      |   |  PWM      |
    /*                                     | En Mode |-----|   |___________|
    /*  enable-----------------------------|_________|
    /*                                       HW,SW,HW&SW
    /**************************************************************************/
    wire    final_enable;
    wire    hwEnable;
    wire    trig_out;
    reg     trig_last;
    reg     trig_disable;
    wire    trig_rise;
    wire    trig_fall;
    /**************************************************************************/
    /* Enable Mode Block Implementations                                      */
    /**************************************************************************/
    assign hwEnable = (EnableMode == PWM_ENMODE_CRONLY) ? ctrl_enable :
                      (EnableMode == PWM_ENMODE_HWONLY) ? enable :
                      (ctrl_enable & enable);
    
    
    
    /**************************************************************************/
    /* Trigger Mode Block Implementations                                     */
    /**************************************************************************/
    always @(posedge clock) begin   /*Capture the Trigger Input */
        trig_last <= trigger;
    end
    
    assign trig_rise = trigger & !trig_last;
    assign trig_fall = !trigger & trig_last;
    
    assign trig_out = (TriggerMode == PWM_TRIGMODE_NONE) ? 1'b1 :
                      (TriggerMode == PWM_TRIGMODE_RISINGEDGE) ? trig_rise :
                      (TriggerMode == PWM_TRIGMODE_FALLINGEDGE) ? trig_fall :
                      /*(TriggerMode == PWM_TRIGMODE_EITHEREDGE) ?*/ (trig_rise | trig_fall);
    /**************************************************************************/
    /* Run Mode Block Implementations                                         */
    /**************************************************************************/
    generate
    if(RunMode == PWM_RUNMODE_CONTINUOUS) begin : sRMC
        reg     runmode_enable;
        always @(posedge clock or posedge reset) begin
            if(reset)
                runmode_enable <= 1'b0;
            else if(!hwEnable)
                runmode_enable <= 1'b0;
            else if(trig_out & hwEnable)
                runmode_enable <= 1'b1;
        end
        assign final_enable = runmode_enable;
    end
    else if(RunMode == PWM_RUNMODE_ONESHOT_SINGLE) begin : sRMOSS
        reg     runmode_enable;
        always @(posedge clock or posedge reset) begin
            if(reset) begin
                runmode_enable <= 1'b0;
                trig_disable <= 1'b0;
            end
            else if(!hwEnable) begin
                runmode_enable <= 1'b0;
            end
            else if(runmode_enable & tc) begin
                runmode_enable <= 1'b0;
                trig_disable <= 1'b1;
            end
            else if(trig_out & !trig_disable & hwEnable) begin
                runmode_enable <= 1'b1;
            end
        end
        assign final_enable = runmode_enable;
    end
    else if(RunMode == PWM_RUNMODE_ONESHOT_MULTI) begin : sRMOSM
        reg     runmode_enable;
        always @(posedge clock or posedge reset) begin
            if(reset)
                runmode_enable <= 1'b0;
            else if(!hwEnable)
                runmode_enable <= 1'b0;
            else if(trig_out)
                runmode_enable <= 1'b1;
            else if(runmode_enable & tc & hwEnable)
                runmode_enable <= 1'b0;
        end
        assign final_enable = runmode_enable;
    end
    endgenerate
      
    
    /**************************************************************************/
    /* Kill Implementation                                                    */
    /**************************************************************************/    
    /* Single Cycle: Kill as soon as kill goes high but don't re-enable until terminal count */
    reg sc_kill_tmp;
    wire sc_kill;
    always @(posedge clock) begin
        if(tc)
            sc_kill_tmp <= 1'b0;
        else
            sc_kill_tmp <= kill ? (!sc_kill_tmp ? 1'b1 : sc_kill_tmp) : sc_kill_tmp;
    end
    assign sc_kill = ~(kill | sc_kill_tmp);
    
    /* Latched kill doesn't re-enable the outputs until the UM is reset or the control register bit is cleared */
    reg ltch_kill_reg;
    always @(posedge clock or posedge reset) begin
        if(reset)
            ltch_kill_reg <= 1'b0;
        else
            ltch_kill_reg <= kill ? (!ltch_kill_reg ? 1'b1 : ltch_kill_reg) : ltch_kill_reg;
    end
    
    /* Min Time Kill doesn't re-enable ouptuts until kill is released and atleast the min time has elapsed */
    wire min_kill;
    wire km_tc;
    reg min_kill_reg;
    always @(posedge clock or posedge reset) begin
        if(reset)
            min_kill_reg <= 1'b0;
        else if(kill)
            min_kill_reg <= !min_kill_reg ? 1'b1 : min_kill_reg;
        else if(km_tc)
            min_kill_reg <= 1'b0;
    end
    wire km_run = min_kill_reg;
    assign min_kill = kill | min_kill_reg;
    
    wire final_kill;
    assign final_kill = (KillMode == PWM_KILLMODE_ASYNCH) ? !kill :
                        (KillMode == PWM_KILLMODE_SINGLE_CYC) ? sc_kill :
                        (KillMode == PWM_KILLMODE_LATCHED) ? !ltch_kill_reg :
                        (KillMode == PWM_KILLMODE_MINTIME) ? !min_kill :
                        /*(KillMode == PWM_KILLMODE_DISABLED) ?*/ 1'b1; /* Default */
                        
    generate
    if(KillMode == PWM_KILLMODE_MINTIME) begin : sKM
    cy_psoc3_dp8 #(.cy_dpconfig_a (
    {
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC___D0, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG0 Comment:Preload Period (A0 <= D0)
    	`CS_ALU_OP__DEC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG1 Comment:Dec A0  ( A0 <= A0 - 1 )
        `CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG2 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG3 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG4 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG5 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG6 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG7 Comment:Idle                             
    	  8'hFF, 8'h00,	//SC_REG4	Comment:                              
    	  8'hFF, 8'hFF,	//SC_REG5	Comment:                              
    	`SC_CMPB_A0_D1, `SC_CMPA_A0_D1, `SC_CI_B_ARITH,
    	`SC_CI_A_ARITH, `SC_C1_MASK_DSBL, `SC_C0_MASK_DSBL,
    	`SC_A_MASK_DSBL, `SC_DEF_SI_0, `SC_SI_B_DEFSI,
    	`SC_SI_A_DEFSI, //SC_REG6 Comment:                              
    	`SC_A0_SRC_ACC, `SC_SHIFT_SL, 1'b0,
    	1'b0, `SC_FIFO1_BUS, `SC_FIFO0_BUS,
    	`SC_MSB_DSBL, `SC_MSB_BIT0, `SC_MSB_NOCHN,
    	`SC_FB_NOCHN, `SC_CMP1_NOCHN,
    	`SC_CMP0_NOCHN, //SC_REG7 Comment:                              
    	 10'h0, `SC_FIFO_CLK__DP,`SC_FIFO_CAP_AX,
    	`SC_FIFO__EDGE,`SC_FIFO__SYNC,`SC_EXTCRC_DSBL,
    	`SC_WRK16CAT_DSBL //SC_REG8 Comment
    }))
    killmodecounterdp (
    /*  input                   */  .clk(clock),
    /*  input   [02:00]         */  .cs_addr({2'b0,km_run}),
    /*  input                   */  .route_si(1'b0),
    /*  input                   */  .route_ci(1'b0),
    /*  input                   */  .f0_load(1'b0),
    /*  input                   */  .f1_load(1'b0),
    /*  input                   */  .d0_load(1'b0),
    /*  input                   */  .d1_load(1'b0),
    /*  output                  */  .ce0(),
    /*  output                  */  .cl0(),
    /*  output                  */  .z0(km_tc),              /* Terminal Count (A0 == 0)  */
    /*  output                  */  .ff0(),
    /*  output                  */  .ce1(),
    /*  output                  */  .cl1(),
    /*  output                  */  .z1(),
    /*  output                  */  .ff1(),
    /*  output                  */  .ov_msb(),
    /*  output                  */  .co_msb(),
    /*  output                  */  .cmsb(),
    /*  output                  */  .so(),
    /*  output                  */  .f0_bus_stat(), 
    /*  output                  */  .f0_blk_stat(),
    /*  output                  */  .f1_bus_stat(),
    /*  output                  */  .f1_blk_stat()
    );
    end /* end of if statement in generate for kill mode*/
    else begin
        assign km_tc = 1'b0;
    end
    endgenerate
                        
    /**************************************************************************/
    /* Dead-Band Implementation     (See Datasheet for implementation details)*/
    /**************************************************************************/
    
        wire db_edge_rise;
        wire db_edge_fall;
        reg pwm_db_reg;
        wire pwm_db;
        wire db_ph1_run;
        reg  db_ph1_run_temp;
        wire db_ph2_run;
        reg  db_ph2_run_temp;
        wire db_tc;
        wire db_cnt_zero;
        reg [1:0] db_cnt;
        wire [1:0] db_cnt_load;
        wire db_run;
        wire [2:0] db_csaddr;
    generate
    if(DeadBand != PWM_DBMODE_DISABLED) begin : sDBen
        assign pwm_db = (PWMMode == PWM_MODE_TWO_OUTPUT) ? pwm1 : pwm;
        always @(posedge clock) begin
            pwm_db_reg <= (PWMMode == PWM_MODE_TWO_OUTPUT) ? pwm1 : pwm;
        end
        assign db_edge_rise = pwm_db & !pwm_db_reg;
        assign db_edge_fall = !pwm_db & pwm_db_reg;
        //If a rising edge is detected on the pwm output then we need to delay ph1 going high by dead band counts
        //If a falling edge is detected on the pwm output then we need to dalay ph2 going high by dead band counts
        //The ph1 disable signal goes high on rising edge detect and stays high until tc is reached on the dead band counter
        //The ph2 disable signal goes high on falling edge detect and stays high until tc is reached on the dead band counter
        always @(posedge clock or posedge reset) begin
            if(reset)
                db_ph1_run_temp <= 1'b0;
            else if(db_edge_rise)
                db_ph1_run_temp <= 1'b1;
            else if(db_tc)
                db_ph1_run_temp <= 1'b0;
        end
        always @(posedge clock or posedge reset) begin
            if(reset)
                db_ph2_run_temp <= 1'b0;
            else if(db_edge_fall)
                db_ph2_run_temp <= 1'b1;
            else if(db_tc)
                db_ph2_run_temp <= 1'b0;        
        end
        assign db_ph1_run = db_ph1_run_temp | db_edge_rise;
        assign db_ph2_run = db_ph2_run_temp | db_edge_fall;
        
        assign ph1 = pwm_db & !db_ph1_run;  //TODO: I could remove the run signal and just pass _temp here to save resources. this just puts the deadband output out 1 clock cycle on both edges.
        assign ph2 = !pwm_db & !db_ph2_run; //TODO: I could remove the run signal and just pass _temp here to save resources. this just puts the deadband output out 1 clock cycle on both edges.
        
        assign db_csaddr = {2'b0,(db_ph1_run|db_ph2_run) & !db_tc};
    end
    endgenerate  
        
    
    
    generate
    if(DeadBand == PWM_DBMODE_255_CLOCKS) begin : sDB255
    
    cy_psoc3_dp8 #(.cy_dpconfig_a (
    {
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC___D0, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG0 Comment:Preload Period (A0 <= D0)
    	`CS_ALU_OP__DEC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG1 Comment:Dec A0  ( A0 <= A0 - 1 )
        `CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG2 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG3 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG4 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG5 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG6 Comment:Idle
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, //CS_REG7 Comment:Idle                             
    	  8'hFF, 8'h00,	//SC_REG4	Comment:                              
    	  8'hFF, 8'hFF,	//SC_REG5	Comment:                              
    	`SC_CMPB_A0_D1, `SC_CMPA_A0_D1, `SC_CI_B_ARITH,
    	`SC_CI_A_ARITH, `SC_C1_MASK_DSBL, `SC_C0_MASK_DSBL,
    	`SC_A_MASK_DSBL, `SC_DEF_SI_0, `SC_SI_B_DEFSI,
    	`SC_SI_A_DEFSI, //SC_REG6 Comment:                              
    	`SC_A0_SRC_ACC, `SC_SHIFT_SL, 1'b0,
    	1'b0, `SC_FIFO1_BUS, `SC_FIFO0_BUS,
    	`SC_MSB_DSBL, `SC_MSB_BIT0, `SC_MSB_NOCHN,
    	`SC_FB_NOCHN, `SC_CMP1_NOCHN,
    	`SC_CMP0_NOCHN, //SC_REG7 Comment:                              
    	 10'h0, `SC_FIFO_CLK__DP,`SC_FIFO_CAP_AX,
    	`SC_FIFO__EDGE,`SC_FIFO__SYNC,`SC_EXTCRC_DSBL,
    	`SC_WRK16CAT_DSBL //SC_REG8 Comment
    }))
    deadbandcounterdp (
    /*  input                   */  .clk(clock),
    /*  input   [02:00]         */  .cs_addr(db_csaddr),
    /*  input                   */  .route_si(1'b0),
    /*  input                   */  .route_ci(1'b0),
    /*  input                   */  .f0_load(1'b0),
    /*  input                   */  .f1_load(1'b0),
    /*  input                   */  .d0_load(1'b0),
    /*  input                   */  .d1_load(1'b0),
    /*  output                  */  .ce0(),
    /*  output                  */  .cl0(),
    /*  output                  */  .z0(db_tc),              /* Terminal Count (A0 == 0)  */
    /*  output                  */  .ff0(),
    /*  output                  */  .ce1(),
    /*  output                  */  .cl1(),
    /*  output                  */  .z1(),
    /*  output                  */  .ff1(),
    /*  output                  */  .ov_msb(),
    /*  output                  */  .co_msb(),
    /*  output                  */  .cmsb(),
    /*  output                  */  .so(),
    /*  output                  */  .f0_bus_stat(), 
    /*  output                  */  .f0_blk_stat(),
    /*  output                  */  .f1_bus_stat(),
    /*  output                  */  .f1_blk_stat()
    );
    end /* end of if statement in generate for deadband mode*/
    else if(DeadBand == PWM_DBMODE_1_3_CLOCKS) begin : sDB3
        /* Control Register Bits*/
        localparam PWM_DBCTRL_DBCNT_1    = 8'h1; /* Dead Band Count 1                 */
        localparam PWM_DBCTRL_DBCNT_0    = 8'h0; /* Dead Band Count 0                 */
    	wire	[7:0]	dbcontrol;		         /* Dead Band Control Register Output */
        
        assign db_cnt_load = {dbcontrol[PWM_DBCTRL_DBCNT_1], dbcontrol[PWM_DBCTRL_DBCNT_0]};

        /* Instantiate the control register */
        cy_psoc3_control
        	#(.cy_force_order(1))
        dbctrlreg(
            /*  output	[07:00]	         */  .control(dbcontrol)
        );
        
        assign db_run = (db_ph1_run|db_ph2_run);
        
        always @(posedge clock or posedge reset) begin
            if(reset)
                db_cnt <= 2'b0;
            else begin
                if(db_cnt_zero)
                    db_cnt <= db_cnt_load;
                else if(db_run)
                    db_cnt <= db_cnt - 1;
            end
        end
        assign db_cnt_zero = (db_cnt == 2'd0);
        assign db_tc = db_cnt_zero;
    end
    else begin
        assign db_tc = 1'b0;
    end
    endgenerate
    /**************************************************************************/
    /* Dither implementation                                                  */
    /**************************************************************************/
    wire dith_sel;
    reg [1:0] dith_count;
    always @(posedge clock or posedge reset) begin
        if(reset)
            dith_count <= 0;
        else begin
            if(tc)
                dith_count <= dith_count + 1;
        end
    end
    
    assign dith_sel = (DitherOffset == PWM_DITHER_OFFSET0) ? 1'b0 :
                      (DitherOffset == PWM_DITHER_OFFSET25) ? ((dith_count == 0) ? 1'b1 : 1'b0) :
                      (DitherOffset == PWM_DITHER_OFFSET50) ? ((dith_count == 0 || dith_count == 2) ? 1'b1 : 1'b0) :
                      /*(DitherOffset == PWM_DITHER_OFFSET75) ? */((dith_count == 3) ? 1'b0 : 1'b1) ;
                      
    /**************************************************************************/
    /* Pulse Width output(s) implementation                                   */
    /**************************************************************************/
    /* Compare Outputs */
    wire compare1;
    wire compare2;
    generate
    if(CompareType1 == PWM_CTRL_CMPMODE_SW) begin : sCMP1SW_OUTS
        assign compare1 = (ctrl_cmpmode1 == PWM_CTRL_CMPMODE_LT)  ? cmp1_less :
                          (ctrl_cmpmode1 == PWM_CTRL_CMPMODE_LTE) ? (cmp1_less | cmp1_eq) :
                          (ctrl_cmpmode1 == PWM_CTRL_CMPMODE_EQ)  ? cmp1_eq :
                          (ctrl_cmpmode1 == PWM_CTRL_CMPMODE_GT)  ? (!cmp1_less & !cmp1_eq):
                          /*(ctrl_cmpmode1 == PWM_CTRL_CMPMODE_GTE)?*/  !cmp1_less;
    end
    else begin
        assign compare1 = (CompareType1 == PWM_CTRL_CMPMODE_LT)  ? cmp1_less :
                          (CompareType1 == PWM_CTRL_CMPMODE_LTE) ? (cmp1_less | cmp1_eq) :
                          (CompareType1 == PWM_CTRL_CMPMODE_EQ)  ? cmp1_eq :
                          (CompareType1 == PWM_CTRL_CMPMODE_GT)  ? (!cmp1_less & !cmp1_eq):
                          /*(CompareType1 == PWM_CTRL_CMPMODE_GTE)?*/  !cmp1_less;
    end
    endgenerate
        
    generate
    if(CompareType2 == PWM_CTRL_CMPMODE_SW) begin : sCMP2SW_OUTS
        assign compare2 = (ctrl_cmpmode2 == PWM_CTRL_CMPMODE_LT)  ? cmp2_less :
                          (ctrl_cmpmode2 == PWM_CTRL_CMPMODE_LTE) ? (cmp2_less | cmp2_eq) :
                          (ctrl_cmpmode2 == PWM_CTRL_CMPMODE_EQ)  ? cmp2_eq :
                          (ctrl_cmpmode2 == PWM_CTRL_CMPMODE_GT)  ? (!cmp2_less & !cmp2_eq):
                          /*(ctrl_cmpmode2 == PWM_CTRL_CMPMODE_GTE)?*/  !cmp2_less;
    end
    else begin
        assign compare2 = (CompareType2 == PWM_CTRL_CMPMODE_LT)  ? cmp2_less :
                          (CompareType2 == PWM_CTRL_CMPMODE_LTE) ? (cmp2_less | cmp2_eq) :
                          (CompareType2 == PWM_CTRL_CMPMODE_EQ)  ? cmp2_eq :
                          (CompareType2 == PWM_CTRL_CMPMODE_GT)  ? (!cmp2_less & !cmp2_eq):
                          /*(CompareType2 == PWM_CTRL_CMPMODE_GTE)?*/  !cmp2_less;
    end
    endgenerate
                  
    assign cmp1 = final_kill & compare1;
    /* if cmp2 is used the implement otherwise remove the wasted macrocell */
    assign cmp2 = (PWMMode != PWM_MODE_ONE_OUTPUT) ? (final_kill & compare2) : 1'b0;
    
    /* PWM output(s) */
    assign pwm = (PWMMode == PWM_MODE_DITHER) ? ((!dith_sel) ? cmp1 : cmp2) :
                 (PWMMode == PWM_MODE_HWSELECT) ? ((!cmp_sel) ? cmp1 : cmp2) :
                 (PWMMode == PWM_MODE_DUAL_EDGE) ? (cmp1 & cmp2) :
                 (PWMMode == PWM_MODE_CENTER_ALIGN) ? cmp1 :
                 (PWMMode == PWM_MODE_ONE_OUTPUT) ? cmp1 :
                 1'b0;
    assign pwm1 = (PWMMode == PWM_MODE_TWO_OUTPUT) ? cmp1 : 1'b0;
    assign pwm2 = (PWMMode == PWM_MODE_TWO_OUTPUT) ? cmp2 : 1'b0;
    
    /**************************************************************************/
    /* Status Register Implementation                                         */
    /**************************************************************************/
    wire fifo_nempty;
    wire fifo_full;
    /* Status Register Bits */  
    localparam PWM_STS_CMP1 		= 8'h0; /* Compare output 1               */
	localparam PWM_STS_CMP2 		= 8'h1; /* Compare output 1               */
	localparam PWM_STS_TC			= 8'h2; /* Terminal Count	              */
    localparam PWM_STS_FIFO_FULL    = 8'h3; /* FIFO Full Status               */
    localparam PWM_STS_FIFO_NEMPTY  = 8'h4; /* FIFO Not Empty Status          */
    localparam PWM_STS_KILL         = 8'h5; /* Kill Event                     */
    
    generate
    if(UseStatus) begin : sSTSReg                                           
    	wire	[6:0]	status;			        /* Status Register Input          */  
		wire			cmp1_status;
		wire			cmp2_status;
    	assign status[6] = 1'h0;	            /* unused bits of the status register*/
    	assign status[PWM_STS_CMP1] = cmp1_status;
    	assign status[PWM_STS_CMP2]	 = cmp2_status;
    	assign status[PWM_STS_TC] = tc;
        assign status[PWM_STS_FIFO_FULL] = fifo_full;
        assign status[PWM_STS_FIFO_NEMPTY] = 1'b0;  //fifo_nempty; //TODO: Datapath cannot exceed 6 outputs
        assign status[PWM_STS_KILL] = !final_kill;
    	
        /* Instantiate the status register and interrupt hook*/
        cy_psoc3_statusi #(.cy_force_order(1), .cy_md_select(7'h27), 
            .cy_int_mask(7'h7F)) 
        stsreg(
            /* input          */  .clock(clock),
            /* input  [06:00] */  .status(status),
            /* output         */  .interrupt(interrupt)
        );
		
		if(CompareStatusEdgeSense == 1) begin : sCMP1EdgeSense
			reg prevCompare1;
			always @(posedge clock) begin
				prevCompare1 <= cmp1;
			end
			assign cmp1_status = !prevCompare1 & cmp1;
		end
		else begin
			assign cmp1_status = cmp1;
		end
		
		if(CompareStatusEdgeSense == 1 && (PWMMode !=PWM_MODE_ONE_OUTPUT) && (PWMMode != PWM_MODE_CENTER_ALIGN) && (PWMMode != PWM_MODE_DITHER)) begin : sCMP2EdgeSense
			reg prevCompare2;
			always @(posedge clock) begin
				prevCompare2 <= cmp2;
			end
			assign cmp2_status = !prevCompare2 & cmp2;
		end
		else begin
			assign cmp2_status = cmp2;
		end
		
    end
    endgenerate
   
    /**************************************************************************/
    /* Datapath Implementation                                                */
    /**************************************************************************/
    wire [2:0] cs_addr;

    localparam RESET_PERIOD_SHIFT_OP = (PWMMode == PWM_MODE_CENTER_ALIGN) ? `CS_ALU_OP__XOR : `CS_ALU_OP_PASS;
    localparam RESET_PERIOD_SRC_B = (PWMMode == PWM_MODE_CENTER_ALIGN) ? `CS_SRCB_A0 : `CS_SRCB_D0;
    localparam RESET_PERIOD_A0_SRC = (PWMMode == PWM_MODE_CENTER_ALIGN) ? `CS_A0_SRC__ALU : `CS_A0_SRC___F0;
    
    
    generate
    if(PWMMode != PWM_MODE_CENTER_ALIGN) begin : sNoCA
        assign cs_addr = {tc,final_enable,reset};
    end
    else begin : sCA
    /**************************************************************************/
    /* Center Aligned implementation                                          */
    /**************************************************************************/
    reg up_cnt;
    always @(posedge clock) begin
        if(cmp2_eq)
            up_cnt <= 1'b0;
        else if(tc)
            up_cnt <= 1'b1;
    end
    wire up_cnt_final;
    assign up_cnt_final = up_cnt | tc;
    assign cs_addr = {up_cnt_final,reset | final_enable,reset};
    end
    endgenerate    

    parameter dpconfig0ALL = {
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG0 Comment:Idle */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG1 Comment:Reset Period */
    	`CS_ALU_OP__DEC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG2 Comment:Dec A0 (A0 = A0 - 1) */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG3 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG4 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG5 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG6 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG7 Comment:Reset Period */
    	  8'hFF, 8'h00,	/*SC_REG4	Comment: */
    	  8'hFF, 8'hFF,	/*SC_REG5	Comment: */
    	`SC_CMPB_A0_D1, `SC_CMPA_A0_D1, `SC_CI_B_ARITH,
    	`SC_CI_A_ARITH, `SC_C1_MASK_DSBL, `SC_C0_MASK_DSBL,
    	`SC_A_MASK_DSBL, `SC_DEF_SI_0, `SC_SI_B_DEFSI,
    	`SC_SI_A_DEFSI, /*SC_REG6 Comment: */
    	`SC_A0_SRC_ACC, `SC_SHIFT_SL, 1'b0,
    	1'b0, `SC_FIFO1__A0, `SC_FIFO0_BUS,
    	`SC_MSB_DSBL, `SC_MSB_BIT0, `SC_MSB_NOCHN,
    	`SC_FB_NOCHN, `SC_CMP1_NOCHN,
    	`SC_CMP0_NOCHN, /*SC_REG7 Comment: */
    	 10'h0, `SC_FIFO_CLK__DP,`SC_FIFO_CAP_FX,
    	`SC_FIFO__EDGE,`SC_FIFO__SYNC,`SC_EXTCRC_DSBL,
    	`SC_WRK16CAT_DSBL /*SC_REG8 Comment: */
    };
    
    parameter dpconfig0CA = {
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG0 Comment:Idle */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG1 Comment:Reset Period */
    	`CS_ALU_OP__DEC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG2 Comment:Dec A0 (A0 = A0 - 1) */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG3 Comment:Reset Period */
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG4 Comment:Idle */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG5 Comment:Reset Period */
    	`CS_ALU_OP__INC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG6 Comment:Inc A0 (A0 = A0 + 1) */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG7 Comment:Reset Period */
    	  8'hFF, 8'h00,	/*SC_REG4	Comment: */
    	  8'hFF, 8'hFF,	/*SC_REG5	Comment: */
    	`SC_CMPB_A0_D1, `SC_CMPA_A0_D1, `SC_CI_B_ARITH,
    	`SC_CI_A_ARITH, `SC_C1_MASK_DSBL, `SC_C0_MASK_DSBL,
    	`SC_A_MASK_DSBL, `SC_DEF_SI_0, `SC_SI_B_DEFSI,
    	`SC_SI_A_DEFSI, /*SC_REG6 Comment: */
    	`SC_A0_SRC_ACC, `SC_SHIFT_SL, 1'b0,
    	1'b0, `SC_FIFO1__A0, `SC_FIFO0_BUS,
    	`SC_MSB_DSBL, `SC_MSB_BIT0, `SC_MSB_NOCHN,
    	`SC_FB_NOCHN, `SC_CMP1_NOCHN,
    	`SC_CMP0_NOCHN, /*SC_REG7 Comment: */
    	 10'h0, `SC_FIFO_CLK__DP,`SC_FIFO_CAP_FX,
    	`SC_FIFO__EDGE,`SC_FIFO__SYNC,`SC_EXTCRC_DSBL,
    	`SC_WRK16CAT_DSBL /*SC_REG8 Comment: */
    };
    
    parameter dpconfig1ALL = {
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG0 Comment:Idle */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG1 Comment:Reset Period */
    	`CS_ALU_OP__DEC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG2 Comment:Dec A0 (A0 = A0 - 1) */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG3 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG4 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG5 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG6 Comment:Reset Period */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG7 Comment:Reset Period */
    	  8'hFF, 8'h00,	/*SC_REG4	Comment: */
    	  8'hFF, 8'hFF,	/*SC_REG5	Comment: */
    	`SC_CMPB_A0_D1, `SC_CMPA_A0_D1, `SC_CI_B_CHAIN,
    	`SC_CI_A_CHAIN, `SC_C1_MASK_DSBL, `SC_C0_MASK_DSBL,
    	`SC_A_MASK_DSBL, `SC_DEF_SI_0, `SC_SI_B_DEFSI,
    	`SC_SI_A_DEFSI, /*SC_REG6 Comment: */
    	`SC_A0_SRC_ACC, `SC_SHIFT_SL, 1'b0,
    	1'b0, `SC_FIFO1__A0, `SC_FIFO0_BUS,
    	`SC_MSB_DSBL, `SC_MSB_BIT0, `SC_MSB_CHNED,
    	`SC_FB_CHNED, `SC_CMP1_CHNED,
    	`SC_CMP0_CHNED, /*SC_REG7 Comment: */
    	 10'h0, `SC_FIFO_CLK__DP,`SC_FIFO_CAP_FX,
    	`SC_FIFO__EDGE,`SC_FIFO__SYNC,`SC_EXTCRC_DSBL,
    	`SC_WRK16CAT_DSBL /*SC_REG8 Comment: */
    };
    
    parameter dpconfig1CA = {
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG0 Comment:Idle */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG1 Comment:Reset Period */
    	`CS_ALU_OP__DEC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG2 Comment:Dec A0 (A0 = A0 - 1) */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG3 Comment:Reset Period */
    	`CS_ALU_OP_PASS, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG4 Comment:Idle */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG5 Comment:Reset Period */
    	`CS_ALU_OP__INC, `CS_SRCA_A0, `CS_SRCB_D0,
    	`CS_SHFT_OP_PASS, `CS_A0_SRC__ALU, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG6 Comment:Inc A0 (A0 = A0 + 1) */
    	RESET_PERIOD_SHIFT_OP, `CS_SRCA_A0, RESET_PERIOD_SRC_B,
    	`CS_SHFT_OP_PASS, RESET_PERIOD_A0_SRC, `CS_A1_SRC_NONE,
    	`CS_FEEDBACK_DSBL, `CS_CI_SEL_CFGA, `CS_SI_SEL_CFGA,
    	`CS_CMP_SEL_CFGA, /*CS_REG7 Comment:Reset Period */
    	  8'hFF, 8'h00,	/*SC_REG4	Comment: */
    	  8'hFF, 8'hFF,	/*SC_REG5	Comment: */
    	`SC_CMPB_A0_D1, `SC_CMPA_A0_D1, `SC_CI_B_CHAIN,
    	`SC_CI_A_CHAIN, `SC_C1_MASK_DSBL, `SC_C0_MASK_DSBL,
    	`SC_A_MASK_DSBL, `SC_DEF_SI_0, `SC_SI_B_DEFSI,
    	`SC_SI_A_DEFSI, /*SC_REG6 Comment: */
    	`SC_A0_SRC_ACC, `SC_SHIFT_SL, 1'b0,
    	1'b0, `SC_FIFO1__A0, `SC_FIFO0_BUS,
    	`SC_MSB_DSBL, `SC_MSB_BIT0, `SC_MSB_CHNED,
    	`SC_FB_CHNED, `SC_CMP1_CHNED,
    	`SC_CMP0_CHNED, /*SC_REG7 Comment: */
    	 10'h0, `SC_FIFO_CLK__DP,`SC_FIFO_CAP_FX,
    	`SC_FIFO__EDGE,`SC_FIFO__SYNC,`SC_EXTCRC_DSBL,
    	`SC_WRK16CAT_DSBL /*SC_REG8 Comment: */
    };
    
    parameter dpconfig0 = (PWMMode == PWM_MODE_CENTER_ALIGN) ? dpconfig0CA : dpconfig0ALL;
    parameter dpconfig1 = (PWMMode == PWM_MODE_CENTER_ALIGN) ? dpconfig1CA : dpconfig1ALL;
    
    wire final_capture;
    assign final_capture = hwCapture & hwEnable;
    generate
    if(Resolution == PWM_8_BIT) begin : sP8
    cy_psoc3_dp8 #(.cy_dpconfig_a(dpconfig0)) pwmdp(
    /*  input                   */  .clk(clock),
    /*  input   [02:00]         */  .cs_addr(cs_addr),
    /*  input                   */  .route_si(1'b0),
    /*  input                   */  .route_ci(1'b0),
    /*  input                   */  .f0_load(1'b0),
    /*  input                   */  .f1_load(final_capture),
    /*  input                   */  .d0_load(1'b0),
    /*  input                   */  .d1_load(1'b0),
    /*  output                  */  .ce0(cmp1_eq),     /* Compare1 ( A0 == D0 )*/
    /*  output                  */  .cl0(cmp1_less),   /* Compare1 ( A0 < D0 ) */
    /*  output                  */  .z0(tc),           /* tc ( A0 == 0 )       */
    /*  output                  */  .ff0(),
    /*  output                  */  .ce1(cmp2_eq),     /* Compare2 ( A0 == D1 )*/
    /*  output                  */  .cl1(cmp2_less),   /* Compare2 ( A0 < D1 ) */
    /*  output                  */  .z1(),
    /*  output                  */  .ff1(),
    /*  output                  */  .ov_msb(),
    /*  output                  */  .co_msb(),
    /*  output                  */  .cmsb(),
    /*  output                  */  .so(),
    /*  output                  */  .f0_bus_stat(),
    /*  output                  */  .f0_blk_stat(),
    /*  output                  */  .f1_bus_stat(fifo_nempty),  //TODO: Can't use this because we exceed the number of outputs allowed from one Datapath.
    /*  output                  */  .f1_blk_stat(fifo_full)
    );
    end /* end of if statement in generate */
    else begin : sP16
    cy_psoc3_dp16 #(.cy_dpconfig_a(dpconfig0),
        .cy_dpconfig_b(dpconfig1)) pwmdp(
    /*  input                   */  .clk(clock),
    /*  input   [02:00]         */  .cs_addr(cs_addr),
    /*  input                   */  .route_si(1'b0),
    /*  input                   */  .route_ci(1'b0),
    /*  input                   */  .f0_load(1'b0),
    /*  input                   */  .f1_load(final_capture),
    /*  input                   */  .d0_load(1'b0),
    /*  input                   */  .d1_load(1'b0),
    /*  output  [01:00]         */  .ce0({cmp1_eq, nc2}),    /* Compare1 ( A0 == D0 )  */
    /*  output  [01:00]         */  .cl0({cmp1_less, nc3}),  /* Compare1 ( A0 < D0 )   */
    /*  output  [01:00]         */  .z0({tc, nc1}),          /* tc ( A0 == 0 )         */
    /*  output  [01:00]         */  .ff0(),
    /*  output  [01:00]         */  .ce1({cmp2_eq, nc4}),    /* Compare2 ( A0 == D1 )  */
    /*  output  [01:00]         */  .cl1({cmp2_less, nc5}),  /* Compare2 ( A0 < D1 )   */
    /*  output  [01:00]         */  .z1(),
    /*  output  [01:00]         */  .ff1(),
    /*  output  [01:00]         */  .ov_msb(),
    /*  output  [01:00]         */  .co_msb(),
    /*  output  [01:00]         */  .cmsb(),
    /*  output  [01:00]         */  .so(),
    /*  output  [01:00]         */  .f0_bus_stat(),
    /*  output  [01:00]         */  .f0_blk_stat(),
    /*  output  [01:00]         */  .f1_bus_stat({fifo_nempty,nc6}),  //TODO: Can't exceed 6 outputs.
    /*  output  [01:00]         */  .f1_blk_stat({fifo_full,nc7})
    );
    end /* end of else statement in generate*/
    endgenerate

endmodule
`endif /* B_PWM_V_v1_10_ALREADY_INCLUDED */
