#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Feb 08 10:38:03 2021
# Process ID: 25256
# Log file: C:/Code/Kosen/4th/Verilog/ALUDev/planAhead_run_3/planAhead.log
# Journal file: C:/Code/Kosen/4th/Verilog/ALUDev/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Code/Kosen/4th/Verilog/ALUDev/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P94 [get_ports CLK]
endgroup
save_constraints
