// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _udpTxEngine_HH_
#define _udpTxEngine_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct udpTxEngine : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<577> > agmdDataOut_V_dout;
    sc_in< sc_logic > agmdDataOut_V_empty_n;
    sc_out< sc_logic > agmdDataOut_V_read;
    sc_in< sc_lv<97> > txthMetaData_V_dout;
    sc_in< sc_logic > txthMetaData_V_empty_n;
    sc_out< sc_logic > txthMetaData_V_read;
    sc_in< sc_lv<16> > agmdpayloadLenOut_V_s_dout;
    sc_in< sc_logic > agmdpayloadLenOut_V_s_empty_n;
    sc_out< sc_logic > agmdpayloadLenOut_V_s_read;
    sc_in< sc_logic > txUdpDataOut_TREADY;
    sc_out< sc_lv<512> > txUdpDataOut_TDATA;
    sc_out< sc_logic > txUdpDataOut_TVALID;
    sc_out< sc_lv<64> > txUdpDataOut_TKEEP;
    sc_out< sc_lv<1> > txUdpDataOut_TLAST;


    // Module declarations
    udpTxEngine(sc_module_name name);
    SC_HAS_PROCESS(udpTxEngine);

    ~udpTxEngine();

    sc_trace_file* mVcdFile;

    regslice_both<512>* regslice_both_DataOut_V_data_V_U;
    regslice_both<64>* regslice_both_DataOut_V_keep_V_U;
    regslice_both<1>* regslice_both_DataOut_V_last_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_lv<3> > ute_state_load_load_fu_304_p1;
    sc_signal< sc_lv<1> > grp_nbreadreq_fu_170_p3;
    sc_signal< bool > ap_predicate_op7_read_state1;
    sc_signal< bool > ap_predicate_op13_read_state1;
    sc_signal< bool > ap_predicate_op26_read_state1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_184_p3;
    sc_signal< sc_lv<1> > tmp_4_nbreadreq_fu_192_p3;
    sc_signal< bool > ap_predicate_op43_read_state1;
    sc_signal< bool > ap_predicate_op53_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< sc_lv<3> > ute_state_load_reg_802;
    sc_signal< sc_lv<1> > tmp_2_reg_814;
    sc_signal< bool > ap_predicate_op78_write_state2;
    sc_signal< sc_lv<1> > tmp_1_reg_831;
    sc_signal< bool > ap_predicate_op108_write_state2;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< sc_logic > regslice_both_DataOut_V_data_V_U_apdone_blk;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< sc_lv<3> > ute_state_load_reg_802_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_2_reg_814_pp0_iter1_reg;
    sc_signal< bool > ap_predicate_op119_write_state3;
    sc_signal< sc_lv<1> > tmp_1_reg_831_pp0_iter1_reg;
    sc_signal< bool > ap_predicate_op122_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > ute_state;
    sc_signal< sc_lv<512> > prevWord_data_V_1;
    sc_signal< sc_lv<64> > prevWord_keep_V;
    sc_signal< sc_lv<32> > currMetaData_theirIP;
    sc_signal< sc_lv<32> > currMetaData_myIP_V;
    sc_signal< sc_lv<16> > currMetaData_theirPo;
    sc_signal< sc_lv<16> > currMetaData_myPort_s;
    sc_signal< sc_lv<16> > ip_len_V;
    sc_signal< sc_lv<16> > udp_len_V;
    sc_signal< sc_logic > txUdpDataOut_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > txthMetaData_V_blk_n;
    sc_signal< sc_logic > agmdpayloadLenOut_V_s_blk_n;
    sc_signal< sc_logic > agmdDataOut_V_blk_n;
    sc_signal< sc_lv<36> > reg_292;
    sc_signal< sc_lv<224> > reg_296;
    sc_signal< sc_lv<28> > reg_300;
    sc_signal< sc_lv<1> > grp_fu_240_p3;
    sc_signal< sc_lv<288> > trunc_ln647_9_fu_308_p1;
    sc_signal< sc_lv<288> > trunc_ln647_9_reg_821;
    sc_signal< sc_lv<1> > p_Result_9_fu_312_p2;
    sc_signal< sc_lv<288> > trunc_ln647_6_fu_332_p1;
    sc_signal< sc_lv<288> > trunc_ln647_6_reg_835;
    sc_signal< sc_lv<1> > tmp_last_V_fu_350_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_840;
    sc_signal< sc_lv<512> > p_Result_13_fu_490_p1;
    sc_signal< sc_lv<64> > p_Result_14_fu_499_p1;
    sc_signal< sc_lv<512> > p_Result_11_fu_512_p3;
    sc_signal< sc_lv<64> > p_Result_12_fu_520_p3;
    sc_signal< sc_lv<512> > p_Result_s_fu_713_p21;
    sc_signal< sc_lv<64> > p_Result_10_fu_757_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226;
    sc_signal< sc_lv<3> > select_ln377_fu_318_p3;
    sc_signal< sc_lv<3> > zext_ln355_fu_364_p1;
    sc_signal< sc_lv<3> > select_ln312_fu_464_p3;
    sc_signal< sc_lv<512> > p_Result_7_fu_529_p5;
    sc_signal< sc_lv<512> > p_Result_3_fu_766_p5;
    sc_signal< sc_lv<64> > p_Result_8_fu_547_p5;
    sc_signal< sc_lv<64> > p_Result_4_fu_784_p5;
    sc_signal< sc_lv<32> > trunc_ln321_fu_374_p1;
    sc_signal< sc_lv<16> > add_ln214_fu_440_p2;
    sc_signal< sc_lv<16> > add_ln214_1_fu_452_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > grp_fu_284_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_336_p2;
    sc_signal< sc_lv<2> > select_ln347_fu_342_p3;
    sc_signal< sc_lv<2> > select_ln321_fu_356_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_432_p3;
    sc_signal< sc_lv<224> > trunc_ln414_fu_486_p1;
    sc_signal< sc_lv<28> > trunc_ln414_1_fu_495_p1;
    sc_signal< sc_lv<224> > trunc_ln647_7_fu_504_p1;
    sc_signal< sc_lv<28> > trunc_ln647_8_fu_508_p1;
    sc_signal< sc_lv<8> > trunc_ln647_5_fu_709_p1;
    sc_signal< sc_lv<8> > p_Result_239_i119_s_fu_699_p4;
    sc_signal< sc_lv<8> > trunc_ln647_4_fu_691_p1;
    sc_signal< sc_lv<8> > p_Result_239_i116_s_fu_681_p4;
    sc_signal< sc_lv<8> > trunc_ln647_3_fu_673_p1;
    sc_signal< sc_lv<8> > p_Result_239_i113_s_fu_663_p4;
    sc_signal< sc_lv<8> > trunc_ln647_2_fu_655_p1;
    sc_signal< sc_lv<8> > p_Result_237_2_i_fu_645_p4;
    sc_signal< sc_lv<8> > p_Result_237_1_i_fu_635_p4;
    sc_signal< sc_lv<8> > p_Result_237_i108_s_fu_625_p4;
    sc_signal< sc_lv<8> > trunc_ln647_1_fu_617_p1;
    sc_signal< sc_lv<8> > p_Result_237_2_i_i_fu_607_p4;
    sc_signal< sc_lv<8> > p_Result_237_1_i_i_fu_597_p4;
    sc_signal< sc_lv<8> > p_Result_237_i_i_fu_587_p4;
    sc_signal< sc_lv<8> > trunc_ln647_fu_579_p1;
    sc_signal< sc_lv<8> > p_Result_239_i_i_fu_569_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<512> > txUdpDataOut_TDATA_int;
    sc_signal< sc_logic > txUdpDataOut_TVALID_int;
    sc_signal< sc_logic > txUdpDataOut_TREADY_int;
    sc_signal< sc_logic > regslice_both_DataOut_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_DataOut_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<64> > txUdpDataOut_TKEEP_int;
    sc_signal< sc_logic > regslice_both_DataOut_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_DataOut_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_DataOut_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > txUdpDataOut_TLAST_int;
    sc_signal< sc_logic > regslice_both_DataOut_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_DataOut_V_last_V_U_vld_out;
    sc_signal< bool > ap_condition_239;
    sc_signal< bool > ap_condition_284;
    sc_signal< bool > ap_condition_157;
    sc_signal< bool > ap_condition_281;
    sc_signal< bool > ap_condition_344;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_240;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_223;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_224;
    static const sc_lv<32> ap_const_lv32_23F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<16> ap_const_lv16_1C;
    static const sc_lv<16> ap_const_lv16_8;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<64> ap_const_lv64_114000000000;
    static const sc_lv<16> ap_const_lv16_45;
    static const sc_lv<28> ap_const_lv28_FFFFFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln214_1_fu_452_p2();
    void thread_add_ln214_fu_440_p2();
    void thread_agmdDataOut_V_blk_n();
    void thread_agmdDataOut_V_read();
    void thread_agmdpayloadLenOut_V_s_blk_n();
    void thread_agmdpayloadLenOut_V_s_read();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_io();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_condition_157();
    void thread_ap_condition_239();
    void thread_ap_condition_281();
    void thread_ap_condition_284();
    void thread_ap_condition_344();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226();
    void thread_ap_predicate_op108_write_state2();
    void thread_ap_predicate_op119_write_state3();
    void thread_ap_predicate_op122_write_state3();
    void thread_ap_predicate_op13_read_state1();
    void thread_ap_predicate_op26_read_state1();
    void thread_ap_predicate_op43_read_state1();
    void thread_ap_predicate_op53_read_state1();
    void thread_ap_predicate_op78_write_state2();
    void thread_ap_predicate_op7_read_state1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_240_p3();
    void thread_grp_fu_284_p3();
    void thread_grp_nbreadreq_fu_170_p3();
    void thread_p_Result_10_fu_757_p3();
    void thread_p_Result_11_fu_512_p3();
    void thread_p_Result_12_fu_520_p3();
    void thread_p_Result_13_fu_490_p1();
    void thread_p_Result_14_fu_499_p1();
    void thread_p_Result_237_1_i_fu_635_p4();
    void thread_p_Result_237_1_i_i_fu_597_p4();
    void thread_p_Result_237_2_i_fu_645_p4();
    void thread_p_Result_237_2_i_i_fu_607_p4();
    void thread_p_Result_237_i108_s_fu_625_p4();
    void thread_p_Result_237_i_i_fu_587_p4();
    void thread_p_Result_239_i113_s_fu_663_p4();
    void thread_p_Result_239_i116_s_fu_681_p4();
    void thread_p_Result_239_i119_s_fu_699_p4();
    void thread_p_Result_239_i_i_fu_569_p4();
    void thread_p_Result_3_fu_766_p5();
    void thread_p_Result_4_fu_784_p5();
    void thread_p_Result_5_fu_336_p2();
    void thread_p_Result_7_fu_529_p5();
    void thread_p_Result_8_fu_547_p5();
    void thread_p_Result_9_fu_312_p2();
    void thread_p_Result_s_fu_713_p21();
    void thread_select_ln312_fu_464_p3();
    void thread_select_ln321_fu_356_p3();
    void thread_select_ln347_fu_342_p3();
    void thread_select_ln377_fu_318_p3();
    void thread_tmp_4_nbreadreq_fu_192_p3();
    void thread_tmp_9_fu_432_p3();
    void thread_tmp_last_V_fu_350_p2();
    void thread_tmp_nbreadreq_fu_184_p3();
    void thread_trunc_ln321_fu_374_p1();
    void thread_trunc_ln414_1_fu_495_p1();
    void thread_trunc_ln414_fu_486_p1();
    void thread_trunc_ln647_1_fu_617_p1();
    void thread_trunc_ln647_2_fu_655_p1();
    void thread_trunc_ln647_3_fu_673_p1();
    void thread_trunc_ln647_4_fu_691_p1();
    void thread_trunc_ln647_5_fu_709_p1();
    void thread_trunc_ln647_6_fu_332_p1();
    void thread_trunc_ln647_7_fu_504_p1();
    void thread_trunc_ln647_8_fu_508_p1();
    void thread_trunc_ln647_9_fu_308_p1();
    void thread_trunc_ln647_fu_579_p1();
    void thread_txUdpDataOut_TDATA_blk_n();
    void thread_txUdpDataOut_TDATA_int();
    void thread_txUdpDataOut_TKEEP_int();
    void thread_txUdpDataOut_TLAST_int();
    void thread_txUdpDataOut_TVALID();
    void thread_txUdpDataOut_TVALID_int();
    void thread_txthMetaData_V_blk_n();
    void thread_txthMetaData_V_read();
    void thread_ute_state_load_load_fu_304_p1();
    void thread_zext_ln355_fu_364_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
