/*
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

#include "asctile/Dialect/AscTile/IR/AscTile.h"
#include "asctile/Dialect/AscTile/Transforms/Passes.h"
#include "asctile/Dialect/AscTile/Utils/Attributes.h"

#include "ascir/Dialect/Asc/Utils/Constants.h"
#include "ascir/Dialect/Asc/Utils/Utils.h"

#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Transforms/GreedyPatternRewriteDriver.h"

namespace mlir {
namespace asctile {
#define GEN_PASS_DEF_VECTORTRANSPOSETOLOADSTORE
#include "asctile/Dialect/AscTile/Transforms/Passes.h.inc"
} // namespace asctile
} // namespace mlir

using namespace mlir;
using namespace mlir::asctile;

namespace {

struct VectorTransposeToLoad : OpRewritePattern<asctile::TransposeOp> {
    using OpRewritePattern<asctile::TransposeOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(TransposeOp op, PatternRewriter& rewriter) const override
    {
        auto loadOp = op.getOperand().getDefiningOp<asctile::LoadOp>();
        if (!loadOp || op.getType().getLoc() != TensorLocation::UB || !op.getOperand().hasOneUse()) {
            return failure();
        }
        auto shape = op.getOperand().getType().getShape();
        auto newLoadOp = rewriter.replaceOpWithNewOp<asctile::LoadOp>(
            op, op.getType(), loadOp.getBase(), loadOp.getOffsets(), loadOp.getPadValue(), loadOp.getRealShape());
        rewriter.startOpModification(newLoadOp);
        SmallVector<int32_t> dimOrder;
        for (auto value : op.getDims().getAsValueRange<IntegerAttr>()) {
            dimOrder.push_back(static_cast<int32_t>(value.getSExtValue()));
        }
        newLoadOp->setAttr(asctile::attr::transposeDims, rewriter.getDenseI32ArrayAttr(dimOrder));
        rewriter.finalizeOpModification(newLoadOp);
        return success();
    }
};

struct VectorTransposeToStore : OpRewritePattern<asctile::TransposeOp> {
    using OpRewritePattern<asctile::TransposeOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(TransposeOp op, PatternRewriter& rewriter) const override
    {
        if (op.getType().getLoc() != TensorLocation::UB || !op.getResult().hasOneUse() ||
            op.getType().getShape().size() < 3) {
            return failure();
        }
        SmallVector<int32_t> dimOrder;
        for (auto value : op.getDims().getAsValueRange<IntegerAttr>()) {
            dimOrder.push_back(static_cast<int32_t>(value.getSExtValue()));
        }
        if (dimOrder.back() != dimOrder.size() - 1) {
            return failure();
        }
        if (op.getType().getShape().back() * ascendc::getElementTypeSize(op.getType()) <= ascendc::ubBlockSize * 2) {
            return failure();
        }
        auto storeOp = dyn_cast<asctile::StoreOp>(*op.getResult().getUsers().begin());
        if (!storeOp)
            return failure();
        rewriter.setInsertionPointAfter(storeOp);
        auto newStoreOp = rewriter.replaceOpWithNewOp<asctile::StoreOp>(
            storeOp, op.getOperand(), storeOp.getBase(), storeOp.getOffsets(), storeOp.getRealShape());

        rewriter.startOpModification(newStoreOp);
        newStoreOp->setAttr(asctile::attr::transposeDims, rewriter.getDenseI32ArrayAttr(dimOrder));
        rewriter.finalizeOpModification(newStoreOp);
        return success();
    }
};

struct VectorTransposeToLoadStorePass
    : public asctile::impl::VectorTransposeToLoadStoreBase<VectorTransposeToLoadStorePass> {
    void runOnOperation() override
    {
        auto op = getOperation();
        MLIRContext* context = &getContext();
        RewritePatternSet patterns(context);
        patterns.add<VectorTransposeToLoad>(context, 1);
        patterns.add<VectorTransposeToStore>(context, 2);
        if (applyPatternsAndFoldGreedily(op, std::move(patterns)).failed()) {
            signalPassFailure();
            return;
        }
    }
};

} // namespace

std::unique_ptr<Pass> mlir::asctile::createVectorTransposeToLoadStorePass()
{
    return std::make_unique<VectorTransposeToLoadStorePass>();
}
