// Seed: 2585599373
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_4;
  assign id_4 = 1 * id_2 - 1;
  assign id_1 = id_3;
  wire id_5;
endmodule
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 module_1,
    input supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wire id_12,
    output supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply0 id_16,
    output wire id_17
);
  id_19 :
  assert property (@(posedge (id_10)) id_3 + 1 && 1 - 1 || id_10 ==? id_3 + id_16)
  else $display(1);
  wire id_20;
  wire id_21 = 1, id_22;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_22
  );
endmodule
