# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_final.srcs/sources_1/new/Reg_3_B.vhd" \
"../../../../project_final.srcs/sim_1/new/TB_Reg_3_B.vhd" \

# Do not sort compile order
nosort
