-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cameraMatrix_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    cameraMatrix_ce0 : OUT STD_LOGIC;
    cameraMatrix_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    distCoeffs_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    distCoeffs_ce0 : OUT STD_LOGIC;
    distCoeffs_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ir_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ir_ce0 : OUT STD_LOGIC;
    ir_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mapxRMat_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    mapxRMat_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mapxRMat_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mapxRMat_data_full_n : IN STD_LOGIC;
    mapxRMat_data_write : OUT STD_LOGIC;
    mapyRMat_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    mapyRMat_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mapyRMat_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mapyRMat_data_full_n : IN STD_LOGIC;
    mapyRMat_data_write : OUT STD_LOGIC;
    rows : IN STD_LOGIC_VECTOR (15 downto 0);
    cols : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mul_ln163_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_idle : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_ready : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_ce0 : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_ce0 : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_idle : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_ready : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_ce0 : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out_ap_vld : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_idle : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_ready : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write : STD_LOGIC;
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal mul_ln163_fu_188_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln163_fu_188_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal mul_ln163_fu_188_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_fu_188_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cameraMatrix_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        cameraMatrix_ce0 : OUT STD_LOGIC;
        cameraMatrix_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ir_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ir_ce0 : OUT STD_LOGIC;
        ir_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010442_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010442_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010440_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010440_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010538_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010538_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010436_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010436_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010434_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010434_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010532_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010532_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010430_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010430_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010428_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010428_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010526_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010526_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010424_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010424_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010522_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010522_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010420_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010420_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010418_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010418_out_ap_vld : OUT STD_LOGIC );
    end component;


    component stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        distCoeffs_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        distCoeffs_ce0 : OUT STD_LOGIC;
        distCoeffs_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010316_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010316_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010314_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010314_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010312_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010312_out_ap_vld : OUT STD_LOGIC;
        p_0_0_010310_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010310_out_ap_vld : OUT STD_LOGIC;
        p_0_0_01038_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_01038_out_ap_vld : OUT STD_LOGIC );
    end component;


    component stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mapxRMat_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mapxRMat_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mapxRMat_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mapxRMat_data_full_n : IN STD_LOGIC;
        mapxRMat_data_write : OUT STD_LOGIC;
        mapyRMat_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mapyRMat_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mapyRMat_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mapyRMat_data_full_n : IN STD_LOGIC;
        mapyRMat_data_write : OUT STD_LOGIC;
        mul_ln163 : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_010436_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010440_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010434_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010428_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010430_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010424_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010418_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010420_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010442_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln131 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010312_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010314_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln136 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln136_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln136_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010532_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln137 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_010522_reload : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stereolbm_axis_cambm_mul_16ns_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120 : component stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start,
        ap_done => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done,
        ap_idle => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_idle,
        ap_ready => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_ready,
        cameraMatrix_address0 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_address0,
        cameraMatrix_ce0 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_ce0,
        cameraMatrix_q0 => cameraMatrix_q0,
        ir_address0 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_address0,
        ir_ce0 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_ce0,
        ir_q0 => ir_q0,
        p_0_0_010442_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out,
        p_0_0_010442_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out_ap_vld,
        p_0_0_010440_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out,
        p_0_0_010440_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out_ap_vld,
        p_0_0_010538_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out,
        p_0_0_010538_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out_ap_vld,
        p_0_0_010436_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out,
        p_0_0_010436_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out_ap_vld,
        p_0_0_010434_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out,
        p_0_0_010434_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out_ap_vld,
        p_0_0_010532_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out,
        p_0_0_010532_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out_ap_vld,
        p_0_0_010430_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out,
        p_0_0_010430_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out_ap_vld,
        p_0_0_010428_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out,
        p_0_0_010428_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out_ap_vld,
        p_0_0_010526_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out,
        p_0_0_010526_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out_ap_vld,
        p_0_0_010424_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out,
        p_0_0_010424_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out_ap_vld,
        p_0_0_010522_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out,
        p_0_0_010522_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out_ap_vld,
        p_0_0_010420_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out,
        p_0_0_010420_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out_ap_vld,
        p_0_0_010418_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out,
        p_0_0_010418_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out_ap_vld);

    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141 : component stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start,
        ap_done => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done,
        ap_idle => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_idle,
        ap_ready => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_ready,
        distCoeffs_address0 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_address0,
        distCoeffs_ce0 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_ce0,
        distCoeffs_q0 => distCoeffs_q0,
        p_0_0_010316_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out,
        p_0_0_010316_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out_ap_vld,
        p_0_0_010314_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out,
        p_0_0_010314_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out_ap_vld,
        p_0_0_010312_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out,
        p_0_0_010312_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out_ap_vld,
        p_0_0_010310_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out,
        p_0_0_010310_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out_ap_vld,
        p_0_0_01038_out => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out,
        p_0_0_01038_out_ap_vld => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out_ap_vld);

    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152 : component stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start,
        ap_done => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done,
        ap_idle => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_idle,
        ap_ready => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_ready,
        mapxRMat_data_din => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_din,
        mapxRMat_data_num_data_valid => ap_const_lv2_0,
        mapxRMat_data_fifo_cap => ap_const_lv2_0,
        mapxRMat_data_full_n => mapxRMat_data_full_n,
        mapxRMat_data_write => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write,
        mapyRMat_data_din => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_din,
        mapyRMat_data_num_data_valid => ap_const_lv2_0,
        mapyRMat_data_fifo_cap => ap_const_lv2_0,
        mapyRMat_data_full_n => mapyRMat_data_full_n,
        mapyRMat_data_write => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write,
        mul_ln163 => mul_ln163_reg_379,
        cols => cols,
        p_0_0_010436_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out,
        p_0_0_010440_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out,
        p_0_0_010434_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out,
        p_0_0_010428_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out,
        p_0_0_010430_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out,
        p_0_0_010424_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out,
        p_0_0_010418_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out,
        p_0_0_010420_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out,
        p_0_0_010442_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out,
        sext_ln131 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out,
        p_0_0_010312_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out,
        p_0_0_010314_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out,
        sext_ln136 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out,
        sext_ln136_1 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out,
        sext_ln136_2 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out,
        p_0_0_010532_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out,
        sext_ln137 => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out,
        p_0_0_010522_reload => grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out);

    mul_16ns_16ns_32_1_1_U203 : component stereolbm_axis_cambm_mul_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln163_fu_188_p0,
        din1 => mul_ln163_fu_188_p1,
        dout => mul_ln163_fu_188_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_ready = ap_const_logic_1)) then 
                    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                mul_ln163_reg_379 <= mul_ln163_fu_188_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done, ap_CS_fsm_state4, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done)
    begin
        if ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done, grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done = ap_const_logic_0) or (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done, ap_CS_fsm_state4)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cameraMatrix_address0 <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_address0;
    cameraMatrix_ce0 <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_ce0;
    distCoeffs_address0 <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_address0;
    distCoeffs_ce0 <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_ce0;
    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg;
    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg;
    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg;
    ir_address0 <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_address0;
    ir_ce0 <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_ce0;
    mapxRMat_data_din <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_din;

    mapxRMat_data_write_assign_proc : process(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mapxRMat_data_write <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write;
        else 
            mapxRMat_data_write <= ap_const_logic_0;
        end if; 
    end process;

    mapyRMat_data_din <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_din;

    mapyRMat_data_write_assign_proc : process(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mapyRMat_data_write <= grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write;
        else 
            mapyRMat_data_write <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln163_fu_188_p0 <= mul_ln163_fu_188_p00(16 - 1 downto 0);
    mul_ln163_fu_188_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rows),32));
    mul_ln163_fu_188_p1 <= mul_ln163_fu_188_p10(16 - 1 downto 0);
    mul_ln163_fu_188_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cols),32));
end behav;
