['text':' -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 2 -*-
 * vim: set ts=8 sts=2 et sw=2 tw=80:
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/. ','line_number':1,'multiline':True]
['text':' These enumerated values are following the Intel documentation Volume 2C [1],','line_number':19,'multiline':False]
['text':' Appendix A.2 and Appendix A.3.','line_number':20,'multiline':False]
['text':'','line_number':21,'multiline':False]
['text':' Operand size/types as listed in the Appendix A.2.  Tables of the instructions','line_number':22,'multiline':False]
['text':' and their operands can be found in the Appendix A.3.','line_number':23,'multiline':False]
['text':'','line_number':24,'multiline':False]
['text':' B = reg (VEX.vvvv of VEX prefix)','line_number':25,'multiline':False]
['text':' E = reg/mem','line_number':26,'multiline':False]
['text':' G = reg (reg field of ModR/M)','line_number':27,'multiline':False]
['text':' U = xmm (R/M field of ModR/M)','line_number':28,'multiline':False]
['text':' V = xmm (reg field of ModR/M)','line_number':29,'multiline':False]
['text':' W = xmm/mem64','line_number':30,'multiline':False]
['text':' I = immediate','line_number':31,'multiline':False]
['text':' O = offset','line_number':32,'multiline':False]
['text':'','line_number':33,'multiline':False]
['text':' b = byte (8-bit)','line_number':34,'multiline':False]
['text':' w = word (16-bit)','line_number':35,'multiline':False]
['text':' v = register size','line_number':36,'multiline':False]
['text':' d = double (32-bit)','line_number':37,'multiline':False]
['text':' dq = double-quad (128-bit) (xmm)','line_number':38,'multiline':False]
['text':' ss = scalar float 32 (xmm)','line_number':39,'multiline':False]
['text':' ps = packed float 32 (xmm)','line_number':40,'multiline':False]
['text':' sd = scalar double (xmm)','line_number':41,'multiline':False]
['text':' pd = packed double (xmm)','line_number':42,'multiline':False]
['text':' y = 32/64-bit','line_number':43,'multiline':False]
['text':' z = 16/32/64-bit','line_number':44,'multiline':False]
['text':' vqp = (*)','line_number':45,'multiline':False]
['text':'','line_number':46,'multiline':False]
['text':' (*) Some website [2] provides a convenient list of all instructions, but be','line_number':47,'multiline':False]
['text':' aware that they do not follow the Intel documentation naming, as the','line_number':48,'multiline':False]
['text':' following enumeration does. Do not use these names as a reference for adding','line_number':49,'multiline':False]
['text':' new instructions.','line_number':50,'multiline':False]
['text':'','line_number':51,'multiline':False]
['text':' [1]','line_number':52,'multiline':False]
['text':' http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html','line_number':53,'multiline':False]
['text':' [2] http://ref.x86asm.net/geek.html','line_number':54,'multiline':False]
['text':'','line_number':55,'multiline':False]
['text':' OPn_NAME_DstSrc','line_number':56,'multiline':False]
['text':' OP_GROUP3_Ev has an immediate, when instruction is a test.','line_number':160,'multiline':False]
['text':' CMPXCHG8B; CMPXCHG16B with REX','line_number':297,'multiline':False]
['text':' Test whether the given opcode should be printed with its operands reversed.','line_number':395,'multiline':False]
['text':' also OP2_MOVPS_WpsVps','line_number':398,'multiline':False]
['text':' namespace X86Encoding','line_number':483,'multiline':False]
['text':' namespace jit','line_number':485,'multiline':False]
['text':' namespace js','line_number':486,'multiline':False]
['text':' jit_x86_shared_Encoding_x86_shared_h ','line_number':488,'multiline':True]
