Analysis & Synthesis report for edge_detection
Wed Jan 25 17:06:44 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1
 16. Source assignments for sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1
 17. Source assignments for vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |edge_detection
 19. Parameter Settings for User Entity Instance: pll_ip:u0|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: uart_rx:u1
 21. Parameter Settings for User Entity Instance: sobel_algorithm:u2
 22. Parameter Settings for User Entity Instance: sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component
 23. Parameter Settings for User Entity Instance: sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component
 24. Parameter Settings for User Entity Instance: sobel_algorithm:u2|key_filter:key1
 25. Parameter Settings for User Entity Instance: sobel_algorithm:u2|key_filter:key2
 26. Parameter Settings for User Entity Instance: vga_ctrl:u3
 27. Parameter Settings for User Entity Instance: vga_pic:u4
 28. Parameter Settings for User Entity Instance: vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: uart_tx:u5
 30. Parameter Settings for User Entity Instance: dynamic_scanning_display:u6|sel_seg_ctrl:u2
 31. altpll Parameter Settings by Entity Instance
 32. scfifo Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "vga_ctrl:u3"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 25 17:06:44 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; edge_detection                              ;
; Top-level Entity Name              ; edge_detection                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 958                                         ;
;     Total combinational functions  ; 828                                         ;
;     Dedicated logic registers      ; 490                                         ;
; Total registers                    ; 490                                         ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 278,528                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; edge_detection     ; edge_detection     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+-------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                            ; Library ;
+-------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../Rtl/edge_detection.v                               ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v                               ;         ;
; ../Rtl/sobel_algorithm.v                              ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v                              ;         ;
; ../Rtl/uart_rs232/uart_tx.v                           ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_tx.v                           ;         ;
; ../Rtl/uart_rs232/uart_rx.v                           ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v                           ;         ;
; ../Rtl/vga_display/vga_pic.v                          ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_pic.v                          ;         ;
; ../Rtl/vga_display/vga_ctrl.v                         ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v                         ;         ;
; ../Rtl/dynamic_display_rtl/sel_seg_ctrl.v             ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v             ;         ;
; ../Rtl/dynamic_display_rtl/hc595_ctrl.v               ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/hc595_ctrl.v               ;         ;
; ../Rtl/dynamic_display_rtl/dynamic_scanning_display.v ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v ;         ;
; ../Rtl/dynamic_display_rtl/binary_bcd.v               ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/binary_bcd.v               ;         ;
; ../Rtl/key_filter/key_filter.v                        ; yes             ; User Verilog HDL File        ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/key_filter/key_filter.v                        ;         ;
; ip_core/fifo/fifo_ip.v                                ; yes             ; User Wizard-Generated File   ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v                         ;         ;
; ip_core/ram/ram_ip.v                                  ; yes             ; User Wizard-Generated File   ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v                           ;         ;
; ip_core/pll/pll_ip.v                                  ; yes             ; User Wizard-Generated File   ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v                           ;         ;
; altpll.tdf                                            ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; aglobal131.inc                                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/aglobal131.inc                        ;         ;
; stratix_pll.inc                                       ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                                     ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                                     ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
; db/pll_ip_altpll.v                                    ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v                             ;         ;
; scfifo.tdf                                            ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/scfifo.tdf                            ;         ;
; a_regfifo.inc                                         ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_regfifo.inc                         ;         ;
; a_dpfifo.inc                                          ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_dpfifo.inc                          ;         ;
; a_i2fifo.inc                                          ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_i2fifo.inc                          ;         ;
; a_fffifo.inc                                          ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_fffifo.inc                          ;         ;
; a_f2fifo.inc                                          ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_f2fifo.inc                          ;         ;
; db/scfifo_m521.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/scfifo_m521.tdf                             ;         ;
; db/a_dpfifo_tb21.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf                           ;         ;
; db/a_fefifo_kae.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_fefifo_kae.tdf                            ;         ;
; db/cntr_op7.tdf                                       ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/cntr_op7.tdf                                ;         ;
; db/dpram_d811.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/dpram_d811.tdf                              ;         ;
; db/altsyncram_c3k1.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_c3k1.tdf                         ;         ;
; db/cntr_cpb.tdf                                       ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/cntr_cpb.tdf                                ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                            ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                            ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_ico1.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf                         ;         ;
; db/decode_msa.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/decode_msa.tdf                              ;         ;
; db/mux_6nb.tdf                                        ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/mux_6nb.tdf                                 ;         ;
+-------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 958                                                                             ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 828                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 252                                                                             ;
;     -- 3 input functions                    ; 193                                                                             ;
;     -- <=2 input functions                  ; 383                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 422                                                                             ;
;     -- arithmetic mode                      ; 406                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 490                                                                             ;
;     -- Dedicated logic registers            ; 490                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 30                                                                              ;
; Total memory bits                           ; 278528                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 532                                                                             ;
; Total fan-out                               ; 5359                                                                            ;
; Average fan-out                             ; 3.76                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |edge_detection                                    ; 828 (3)           ; 490 (0)      ; 278528      ; 0            ; 0       ; 0         ; 30   ; 0            ; |edge_detection                                                                                                                                                          ; work         ;
;    |dynamic_scanning_display:u6|                   ; 102 (0)           ; 41 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|dynamic_scanning_display:u6                                                                                                                              ; work         ;
;       |binary_bcd:u1|                              ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|dynamic_scanning_display:u6|binary_bcd:u1                                                                                                                ; work         ;
;       |hc595_ctrl:u3|                              ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|dynamic_scanning_display:u6|hc595_ctrl:u3                                                                                                                ; work         ;
;       |sel_seg_ctrl:u2|                            ; 58 (58)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|dynamic_scanning_display:u6|sel_seg_ctrl:u2                                                                                                              ; work         ;
;    |pll_ip:u0|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll_ip:u0                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll_ip:u0|altpll:altpll_component                                                                                                                        ; work         ;
;          |pll_ip_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated                                                                                           ; work         ;
;    |sobel_algorithm:u2|                            ; 338 (196)         ; 286 (180)    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2                                                                                                                                       ; work         ;
;       |fifo_ip:fifo_1|                             ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_m521:auto_generated|           ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated                                                                     ; work         ;
;                |a_dpfifo_tb21:dpfifo|              ; 43 (2)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo                                                ; work         ;
;                   |a_fefifo_kae:fifo_state|        ; 21 (11)           ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state                        ; work         ;
;                      |cntr_op7:count_usedw|        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw   ; work         ;
;                   |cntr_cpb:rd_ptr_count|          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count                          ; work         ;
;                   |cntr_cpb:wr_ptr|                ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr                                ; work         ;
;                   |dpram_d811:FIFOram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram                             ; work         ;
;                      |altsyncram_c3k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ; work         ;
;       |fifo_ip:fifo_2|                             ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_m521:auto_generated|           ; 43 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated                                                                     ; work         ;
;                |a_dpfifo_tb21:dpfifo|              ; 43 (2)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo                                                ; work         ;
;                   |a_fefifo_kae:fifo_state|        ; 21 (11)           ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state                        ; work         ;
;                      |cntr_op7:count_usedw|        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw   ; work         ;
;                   |cntr_cpb:rd_ptr_count|          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count                          ; work         ;
;                   |cntr_cpb:wr_ptr|                ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr                                ; work         ;
;                   |dpram_d811:FIFOram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram                             ; work         ;
;                      |altsyncram_c3k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ; work         ;
;       |key_filter:key1|                            ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|key_filter:key1                                                                                                                       ; work         ;
;       |key_filter:key2|                            ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel_algorithm:u2|key_filter:key2                                                                                                                       ; work         ;
;    |uart_rx:u1|                                    ; 153 (153)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|uart_rx:u1                                                                                                                                               ; work         ;
;    |uart_tx:u5|                                    ; 32 (32)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|uart_tx:u5                                                                                                                                               ; work         ;
;    |vga_ctrl:u3|                                   ; 101 (101)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_ctrl:u3                                                                                                                                              ; work         ;
;    |vga_pic:u4|                                    ; 99 (80)           ; 35 (31)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_pic:u4                                                                                                                                               ; work         ;
;       |ram_ip:u0|                                  ; 19 (0)            ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_pic:u4|ram_ip:u0                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|         ; 19 (0)            ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component                                                                                                     ; work         ;
;             |altsyncram_ico1:auto_generated|       ; 19 (0)            ; 4 (4)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated                                                                      ; work         ;
;                |decode_msa:decode2|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|decode_msa:decode2                                                   ; work         ;
;                |mux_6nb:mux3|                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|mux_6nb:mux3                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |edge_detection|pll_ip:u0                         ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v   ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_1 ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |edge_detection|sobel_algorithm:u2|fifo_ip:fifo_2 ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |edge_detection|vga_pic:u4|ram_ip:u0              ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; vga_ctrl:u3|pix_y[9]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[9]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[8]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[5]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[6]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[7]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[3]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[4]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[1]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_x[2]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[8]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[7]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[5]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[6]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[4]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[3]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[2]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[1]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; vga_ctrl:u3|pix_y[0]                                ; vga_ctrl:u3|vga_blk ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+----------------------------------------------------+--------------------------------------------+
; Register name                                      ; Reason for Removal                         ;
+----------------------------------------------------+--------------------------------------------+
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[7] ; Stuck at VCC due to stuck port data_in     ;
; sobel_algorithm:u2|data_out[0..6]                  ; Merged with sobel_algorithm:u2|data_out[7] ;
; Total Number of Removed Registers = 8              ;                                            ;
+----------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 490   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 422   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 140   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; sobel_algorithm:u2|threshold[3]                        ; 7       ;
; sobel_algorithm:u2|threshold[2]                        ; 6       ;
; uart_tx:u5|tx                                          ; 2       ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; 1       ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; 5       ;
; uart_rx:u1|rx_reg3                                     ; 9       ;
; uart_rx:u1|rx_reg2                                     ; 2       ;
; uart_rx:u1|rx_reg1                                     ; 1       ;
; Total number of inverted registers = 8                 ;         ;
+--------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection|vga_ctrl:u3|v_cnt[0]                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |edge_detection|vga_pic:u4|rd_addr[4]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_detection|dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_detection|uart_tx:u5|bit_cnt[1]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |edge_detection|sobel_algorithm:u2|threshold[7]                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |edge_detection|sobel_algorithm:u2|key_filter:key1|cnt_20ms[7]        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |edge_detection|sobel_algorithm:u2|key_filter:key2|cnt_20ms[9]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection|sobel_algorithm:u2|din_1[7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection|sobel_algorithm:u2|row_cnt[0]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection|sobel_algorithm:u2|gxy[4]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |edge_detection|sobel_algorithm:u2|threshold[3]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |edge_detection|vga_ctrl:u3|vga_rgb[6]                                ;
; 258:1              ; 2 bits    ; 344 LEs       ; 6 LEs                ; 338 LEs                ; No         ; |edge_detection|dynamic_scanning_display:u6|sel_seg_ctrl:u2|Selector1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |edge_detection ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; baud_rate      ; 9600     ; Signed Integer                                     ;
; system_clock   ; 50000000 ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_ip:u0|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_ip ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; pll_ip_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:u1 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; baud_rate      ; 9600     ; Signed Integer              ;
; system_clock   ; 50000000 ; Signed Integer              ;
; baud_cnt_max   ; 5208     ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_algorithm:u2 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; row            ; 10110100 ; Unsigned Binary                     ;
; column         ; 10110100 ; Unsigned Binary                     ;
; black          ; 00000000 ; Unsigned Binary                     ;
; white          ; 11111111 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                          ;
+-------------------------+--------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                ;
; lpm_width               ; 8            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_m521  ; Untyped                                                       ;
+-------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                          ;
+-------------------------+--------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                ;
; lpm_width               ; 8            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_m521  ; Untyped                                                       ;
+-------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_algorithm:u2|key_filter:key1 ;
+----------------+----------------------+-----------------------------------------+
; Parameter Name ; Value                ; Type                                    ;
+----------------+----------------------+-----------------------------------------+
; cnt_max        ; 11110100001000111111 ; Unsigned Binary                         ;
+----------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_algorithm:u2|key_filter:key2 ;
+----------------+----------------------+-----------------------------------------+
; Parameter Name ; Value                ; Type                                    ;
+----------------+----------------------+-----------------------------------------+
; cnt_max        ; 11110100001000111111 ; Unsigned Binary                         ;
+----------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:u3 ;
+----------------+------------+----------------------------+
; Parameter Name ; Value      ; Type                       ;
+----------------+------------+----------------------------+
; h_sync         ; 0001100000 ; Unsigned Binary            ;
; h_back         ; 0000101000 ; Unsigned Binary            ;
; h_left         ; 0000001000 ; Unsigned Binary            ;
; h_valid        ; 1010000000 ; Unsigned Binary            ;
; h_right        ; 0000001000 ; Unsigned Binary            ;
; h_front        ; 0000001000 ; Unsigned Binary            ;
; h_total        ; 1100100000 ; Unsigned Binary            ;
; v_sync         ; 0000000010 ; Unsigned Binary            ;
; v_back         ; 0000011001 ; Unsigned Binary            ;
; v_top          ; 0000001000 ; Unsigned Binary            ;
; v_valid        ; 0111100000 ; Unsigned Binary            ;
; v_bottom       ; 0000001000 ; Unsigned Binary            ;
; v_front        ; 0000000010 ; Unsigned Binary            ;
; v_total        ; 1000001101 ; Unsigned Binary            ;
+----------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:u4 ;
+----------------+----------------------+-----------------+
; Parameter Name ; Value                ; Type            ;
+----------------+----------------------+-----------------+
; h_valid        ; 1010000000           ; Unsigned Binary ;
; v_valid        ; 0111100000           ; Unsigned Binary ;
; pic_v          ; 0010110010           ; Unsigned Binary ;
; pic_h          ; 0010110010           ; Unsigned Binary ;
; pic_size       ; 00000111101111000100 ; Unsigned Binary ;
+----------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                        ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ico1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:u5 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; baud_rate      ; 9600     ; Signed Integer              ;
; system_clock   ; 50000000 ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dynamic_scanning_display:u6|sel_seg_ctrl:u2 ;
+----------------+------------------+------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                 ;
+----------------+------------------+------------------------------------------------------+
; div_constant   ; 0110000110101000 ; Unsigned Binary                                      ;
+----------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll_ip:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                           ;
+----------------------------+-----------------------------------------------------------+
; Name                       ; Value                                                     ;
+----------------------------+-----------------------------------------------------------+
; Number of entity instances ; 2                                                         ;
; Entity Instance            ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                              ;
;     -- lpm_width           ; 8                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                       ;
;     -- USE_EAB             ; ON                                                        ;
; Entity Instance            ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                              ;
;     -- lpm_width           ; 8                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                       ;
;     -- USE_EAB             ; ON                                                        ;
+----------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:u3"                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; driver_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jan 25 17:06:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/edge_detection.v
    Info (12023): Found entity 1: edge_detection
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/sobel_algorithm.v
    Info (12023): Found entity 1: sobel_algorithm
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_pic.v
    Info (12023): Found entity 1: vga_pic
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/sel_seg_ctrl.v
    Info (12023): Found entity 1: sel_seg_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/hc595_ctrl.v
    Info (12023): Found entity 1: hc595_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/dynamic_scanning_display.v
    Info (12023): Found entity 1: dynamic_scanning_display
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/binary_bcd.v
    Info (12023): Found entity 1: binary_bcd
Info (12021): Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/key_filter/key_filter.v
    Info (12023): Found entity 1: key_filter
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo_ip.v
    Info (12023): Found entity 1: fifo_ip
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ram/ram_ip.v
    Info (12023): Found entity 1: ram_ip
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll/pll_ip.v
    Info (12023): Found entity 1: pll_ip
Info (12127): Elaborating entity "edge_detection" for the top level hierarchy
Info (12128): Elaborating entity "pll_ip" for hierarchy "pll_ip:u0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_ip:u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_ip:u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_ip:u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v
    Info (12023): Found entity 1: pll_ip_altpll
Info (12128): Elaborating entity "pll_ip_altpll" for hierarchy "pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:u1"
Info (12128): Elaborating entity "sobel_algorithm" for hierarchy "sobel_algorithm:u2"
Info (12128): Elaborating entity "fifo_ip" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1"
Info (12128): Elaborating entity "scfifo" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_m521.tdf
    Info (12023): Found entity 1: scfifo_m521
Info (12128): Elaborating entity "scfifo_m521" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tb21.tdf
    Info (12023): Found entity 1: a_dpfifo_tb21
Info (12128): Elaborating entity "a_dpfifo_tb21" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf
    Info (12023): Found entity 1: a_fefifo_kae
Info (12128): Elaborating entity "a_fefifo_kae" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7
Info (12128): Elaborating entity "cntr_op7" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_d811.tdf
    Info (12023): Found entity 1: dpram_d811
Info (12128): Elaborating entity "dpram_d811" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3k1.tdf
    Info (12023): Found entity 1: altsyncram_c3k1
Info (12128): Elaborating entity "altsyncram_c3k1" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf
    Info (12023): Found entity 1: cntr_cpb
Info (12128): Elaborating entity "cntr_cpb" for hierarchy "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count"
Info (12128): Elaborating entity "key_filter" for hierarchy "sobel_algorithm:u2|key_filter:key1"
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:u3"
Info (10041): Inferred latch for "pix_y[0]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[1]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[2]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[3]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[4]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[5]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[6]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[7]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[8]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_y[9]" at vga_ctrl.v(63)
Info (10041): Inferred latch for "pix_x[0]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[1]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[2]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[3]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[4]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[5]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[6]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[7]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[8]" at vga_ctrl.v(61)
Info (10041): Inferred latch for "pix_x[9]" at vga_ctrl.v(61)
Info (12128): Elaborating entity "vga_pic" for hierarchy "vga_pic:u4"
Info (12128): Elaborating entity "ram_ip" for hierarchy "vga_pic:u4|ram_ip:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ico1.tdf
    Info (12023): Found entity 1: altsyncram_ico1
Info (12128): Elaborating entity "altsyncram_ico1" for hierarchy "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12128): Elaborating entity "decode_msa" for hierarchy "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|decode_msa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb
Info (12128): Elaborating entity "mux_6nb" for hierarchy "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|mux_6nb:mux3"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:u5"
Info (12128): Elaborating entity "dynamic_scanning_display" for hierarchy "dynamic_scanning_display:u6"
Info (12128): Elaborating entity "binary_bcd" for hierarchy "dynamic_scanning_display:u6|binary_bcd:u1"
Info (12128): Elaborating entity "sel_seg_ctrl" for hierarchy "dynamic_scanning_display:u6|sel_seg_ctrl:u2"
Warning (10230): Verilog HDL assignment warning at sel_seg_ctrl.v(35): truncated value with size 16 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at sel_seg_ctrl.v(56): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "hc595_ctrl" for hierarchy "dynamic_scanning_display:u6|hc595_ctrl:u3"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch vga_ctrl:u3|pix_y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_ctrl:u3|v_cnt[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rgb_red[0]" is stuck at GND
    Warning (13410): Pin "rgb_red[1]" is stuck at GND
    Warning (13410): Pin "rgb_green[0]" is stuck at GND
    Warning (13410): Pin "rgb_green[1]" is stuck at GND
    Warning (13410): Pin "rgb_green[2]" is stuck at GND
    Warning (13410): Pin "rgb_blue[0]" is stuck at GND
    Warning (13410): Pin "rgb_blue[1]" is stuck at GND
    Warning (13410): Pin "rgb_blue[2]" is stuck at GND
    Warning (13410): Pin "oe" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 960 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Wed Jan 25 17:06:44 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


