

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Wed Dec 19 15:48:42 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     10.59|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  266|  266|  266|  266|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  265|  265|       265|          -|          -|  inf |    no    |
        | + mutateChild1  |  128|  128|         2|          2|          2|    64|    yes   |
        | + mutateChild2  |  128|  128|         2|          2|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    558|    705|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    170|
|Register         |        -|      -|    416|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    974|    875|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |j_1_fu_342_p2           |     +    |      0|  26|   12|           7|           1|
    |j_2_fu_408_p2           |     +    |      0|  26|   12|           7|           1|
    |tmp_15_fu_425_p2        |     +    |      0|  77|   29|          24|           1|
    |tmp_1_fu_363_p2         |     +    |      0|  77|   29|          24|           1|
    |tmp_4_fu_301_p2         |     +    |      0|  77|   29|          24|           1|
    |tmp_7_fu_321_p2         |     +    |      0|  77|   29|          24|           1|
    |exitcond1_fu_336_p2     |   icmp   |      0|   0|    4|           7|           8|
    |exitcond_fu_402_p2      |   icmp   |      0|   0|    4|           7|           8|
    |grp_fu_284_p2           |   icmp   |      0|   0|   13|          24|          24|
    |tmp_14_fu_419_p2        |   icmp   |      0|   0|   13|          24|           5|
    |tmp_3_fu_295_p2         |   icmp   |      0|   0|   13|          24|           5|
    |tmp_6_fu_315_p2         |   icmp   |      0|   0|   13|          24|           5|
    |tmp_s_fu_357_p2         |   icmp   |      0|   0|   13|          24|           5|
    |child1_V_1_fu_384_p3    |  select  |      0|   0|   32|           1|          32|
    |child2_V_1_fu_450_p3    |  select  |      0|   0|   32|           1|          32|
    |p_tmp_1_fu_369_p3       |  select  |      0|   0|   24|           1|           1|
    |p_tmp_2_fu_431_p3       |  select  |      0|   0|   24|           1|           1|
    |p_tmp_s_fu_327_p3       |  select  |      0|   0|   24|           1|           1|
    |storemerge_i_fu_307_p3  |  select  |      0|   0|   24|           1|           1|
    |op2_assign_1_fu_444_p2  |    shl   |      0|  99|  101|           1|          32|
    |op2_assign_fu_378_p2    |    shl   |      0|  99|  101|           1|          32|
    |child1_V_2_fu_396_p2    |    xor   |      0|   0|   64|          64|          64|
    |child2_V_2_fu_462_p2    |    xor   |      0|   0|   64|          64|          64|
    |tmp_11_fu_468_p2        |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0| 558|  705|         381|         328|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |GenerationGenerator_1_reg_218                 |   9|          2|   24|         48|
    |GenerationGenerator_4_reg_251                 |   9|          2|   24|         48|
    |GenerationGenerator_randomNumbers_V_address0  |  15|          3|    8|         24|
    |GenerationGenerator_trueRandomIndex_V_o       |  21|          4|   24|         96|
    |ap_NS_fsm                                     |  65|         12|    1|         12|
    |generatingDone                                |  15|          3|    1|          3|
    |j1_reg_272                                    |   9|          2|    7|         14|
    |j_reg_239                                     |   9|          2|    7|         14|
    |v_V_1_reg_261                                 |   9|          2|   64|        128|
    |v_V_reg_228                                   |   9|          2|   64|        128|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 170|         34|  224|        515|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |GenerationGenerator_1_reg_218  |  24|   0|   24|          0|
    |GenerationGenerator_4_reg_251  |  24|   0|   24|          0|
    |ap_CS_fsm                      |  12|   0|   12|          0|
    |j1_reg_272                     |   7|   0|    7|          0|
    |j_1_reg_503                    |   7|   0|    7|          0|
    |j_2_reg_526                    |   7|   0|    7|          0|
    |j_reg_239                      |   7|   0|    7|          0|
    |p_tmp_2_reg_536                |  24|   0|   24|          0|
    |p_tmp_s_reg_490                |  24|   0|   24|          0|
    |v_V_1_reg_261                  |  64|   0|   64|          0|
    |v_V_reg_228                    |  64|   0|   64|          0|
    |val_V_3_reg_480                |  64|   0|   64|          0|
    |val_V_4_reg_485                |  64|   0|   64|          0|
    |val_V_reg_495                  |  24|   0|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 416|   0|  416|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|ap_rst                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|startGenerating                                 |  in |    1|   ap_none  |             startGenerating             |    pointer   |
|generatingDone                                  | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generatingDone_ap_vld                           | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generation_parent1                              |  in |   64|   ap_none  |            generation_parent1           |    pointer   |
|generation_parent2                              |  in |   64|   ap_none  |            generation_parent2           |    pointer   |
|generation_child1                               | out |   64|   ap_vld   |            generation_child1            |    pointer   |
|generation_child1_ap_vld                        | out |    1|   ap_vld   |            generation_child1            |    pointer   |
|generation_child2                               | out |   64|   ap_vld   |            generation_child2            |    pointer   |
|generation_child2_ap_vld                        | out |    1|   ap_vld   |            generation_child2            |    pointer   |
|mutation_probability                            |  in |   24|   ap_none  |           mutation_probability          |    pointer   |
|GenerationGenerator_trueRandomIndex_V_i         |  in |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o         | out |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o_ap_vld  | out |    1|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_randomNumbers_V_address0    | out |    8|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_ce0         | out |    1|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_q0          |  in |   24|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 2
  Pipeline-0: II = 2, D = 2, States = { 6 7 }
  Pipeline-1: II = 2, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	11  / (exitcond)
	10  / (!exitcond)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_13 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_14 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_15 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_16 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_17 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_18 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_19 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_20 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_21 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_22 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_23 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_24 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_25 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_26 (27)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_27 (28)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:46
:14  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_28 (29)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:47
:15  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_29 (30)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:48
:16  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_30 (31)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:49
:17  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_31 (32)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:50
:18  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_32 (33)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:51
:19  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_33 (34)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:52
:20  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_34 (35)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:21  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_35 (36)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:54
:22  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_36 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:55
:23  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_37 (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:24  call void (...)* @_ssdm_op_SpecProcessDef([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str23) nounwind

ST_1: tmp_2 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:25  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str15)

ST_1: StgValue_39 (40)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:26  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str16) nounwind

ST_1: p_ssdm_reset_v (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:27  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_41 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:46
:28  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_42 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:47
:29  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_43 (44)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:48
:30  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_44 (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:49
:31  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_45 (46)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:50
:32  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_46 (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:51
:33  call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_47 (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:52
:34  call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_48 (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:35  call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: empty (50)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:36  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (51)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:37  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str15, i32 %tmp_2)

ST_1: StgValue_51 (52)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:38  br label %_ZN7_ap_sc_7sc_core4waitEi.exit8


 <State 2>: 0.00ns
ST_2: StgValue_52 (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit8:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: tmp (56)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit8:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)

ST_2: StgValue_54 (57)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit8:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_2: StgValue_55 (58)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit8:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 false)

ST_2: val_V_3 (59)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit8:5  %val_V_3 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent1)

ST_2: val_V_4 (60)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:62
_ZN7_ap_sc_7sc_core4waitEi.exit8:6  %val_V_4 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent2)


 <State 3>: 10.59ns
ST_3: StgValue_58 (61)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:63
_ZN7_ap_sc_7sc_core4waitEi.exit8:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: GenerationGenerator_s (62)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:73
_ZN7_ap_sc_7sc_core4waitEi.exit8:8  %GenerationGenerator_s = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V)

ST_3: tmp_3 (63)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:73
_ZN7_ap_sc_7sc_core4waitEi.exit8:9  %tmp_3 = icmp eq i24 %GenerationGenerator_s, 23

ST_3: tmp_4 (64)  [1/1] 2.60ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:40->../GenerationGenerator/GenerationGenerator.cpp:73
_ZN7_ap_sc_7sc_core4waitEi.exit8:10  %tmp_4 = add i24 %GenerationGenerator_s, 1

ST_3: storemerge_i (65)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:73
_ZN7_ap_sc_7sc_core4waitEi.exit8:11  %storemerge_i = select i1 %tmp_3, i24 0, i24 %tmp_4

ST_3: tmp_6 (66)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:74
_ZN7_ap_sc_7sc_core4waitEi.exit8:12  %tmp_6 = icmp eq i24 %storemerge_i, 23

ST_3: tmp_7 (67)  [1/1] 2.60ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:40->../GenerationGenerator/GenerationGenerator.cpp:74
_ZN7_ap_sc_7sc_core4waitEi.exit8:13  %tmp_7 = add i24 %storemerge_i, 1

ST_3: p_tmp_s (68)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:74
_ZN7_ap_sc_7sc_core4waitEi.exit8:14  %p_tmp_s = select i1 %tmp_6, i24 0, i24 %tmp_7

ST_3: StgValue_66 (69)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:37->../GenerationGenerator/GenerationGenerator.cpp:74
_ZN7_ap_sc_7sc_core4waitEi.exit8:15  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 %p_tmp_s)


 <State 4>: 0.00ns
ST_4: StgValue_67 (70)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:81
_ZN7_ap_sc_7sc_core4waitEi.exit8:16  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: val_V (71)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:104
_ZN7_ap_sc_7sc_core4waitEi.exit8:17  %val_V = call i24 @_ssdm_op_Read.ap_auto.volatile.i24P(i24* %mutation_probability)


 <State 5>: 1.59ns
ST_5: loop_begin (54)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit8:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_5: StgValue_70 (72)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:105
_ZN7_ap_sc_7sc_core4waitEi.exit8:18  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: StgValue_71 (73)  [1/1] 1.59ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
_ZN7_ap_sc_7sc_core4waitEi.exit8:19  br label %1


 <State 6>: 4.98ns
ST_6: GenerationGenerator_1 (75)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:74
:0  %GenerationGenerator_1 = phi i24 [ %p_tmp_s, %_ZN7_ap_sc_7sc_core4waitEi.exit8 ], [ %p_tmp_1, %trueRandom.exit447_ifconv ]

ST_6: v_V (76)  [1/1] 0.00ns
:1  %v_V = phi i64 [ %val_V_4, %_ZN7_ap_sc_7sc_core4waitEi.exit8 ], [ %child1_V_2, %trueRandom.exit447_ifconv ]

ST_6: j (77)  [1/1] 0.00ns
:2  %j = phi i7 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit8 ], [ %j_1, %trueRandom.exit447_ifconv ]

ST_6: exitcond1 (78)  [1/1] 2.91ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
:3  %exitcond1 = icmp eq i7 %j, -64

ST_6: j_1 (79)  [1/1] 2.32ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
:4  %j_1 = add i7 %j, 1

ST_6: StgValue_77 (80)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
:5  br i1 %exitcond1, label %.preheader.preheader, label %trueRandom.exit447_ifconv

ST_6: tmp_9 (87)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:5  %tmp_9 = zext i24 %GenerationGenerator_1 to i32

ST_6: GenerationGenerator_2 (88)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:6  %GenerationGenerator_2 = getelementptr [160 x i24]* %GenerationGenerator_randomNumbers_V, i32 0, i32 %tmp_9

ST_6: GenerationGenerator_3 (89)  [2/2] 3.25ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:7  %GenerationGenerator_3 = load i24* %GenerationGenerator_2, align 4


 <State 7>: 9.53ns
ST_7: j_cast2 (82)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108 (grouped into LUT with out node child1_V_2)
trueRandom.exit447_ifconv:0  %j_cast2 = zext i7 %j to i32

ST_7: empty_3 (83)  [1/1] 0.00ns
trueRandom.exit447_ifconv:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_7: StgValue_83 (84)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
trueRandom.exit447_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind

ST_7: tmp_8 (85)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
trueRandom.exit447_ifconv:3  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

ST_7: StgValue_85 (86)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:109
trueRandom.exit447_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_7: GenerationGenerator_3 (89)  [1/2] 3.25ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:7  %GenerationGenerator_3 = load i24* %GenerationGenerator_2, align 4

ST_7: tmp_s (90)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:8  %tmp_s = icmp eq i24 %GenerationGenerator_1, 23

ST_7: tmp_1 (91)  [1/1] 2.60ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:40->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:9  %tmp_1 = add i24 %GenerationGenerator_1, 1

ST_7: p_tmp_1 (92)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:10  %p_tmp_1 = select i1 %tmp_s, i24 0, i24 %tmp_1

ST_7: StgValue_90 (93)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:37->../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:11  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 %p_tmp_1)

ST_7: tmp_5 (94)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:110
trueRandom.exit447_ifconv:12  %tmp_5 = icmp ult i24 %GenerationGenerator_3, %val_V

ST_7: op2_assign (95)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:111 (grouped into LUT with out node child1_V_2)
trueRandom.exit447_ifconv:13  %op2_assign = shl i32 1, %j_cast2

ST_7: child1_V_1 (96)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:110 (grouped into LUT with out node child1_V_2)
trueRandom.exit447_ifconv:14  %child1_V_1 = select i1 %tmp_5, i32 %op2_assign, i32 0

ST_7: child1_V_1_cast (97)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:110 (grouped into LUT with out node child1_V_2)
trueRandom.exit447_ifconv:15  %child1_V_1_cast = sext i32 %child1_V_1 to i64

ST_7: child1_V_2 (98)  [1/1] 3.04ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:110 (out node of the LUT)
trueRandom.exit447_ifconv:16  %child1_V_2 = xor i64 %child1_V_1_cast, %v_V

ST_7: empty_4 (99)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:113
trueRandom.exit447_ifconv:17  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_8)

ST_7: StgValue_97 (100)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
trueRandom.exit447_ifconv:18  br label %1


 <State 8>: 1.59ns
ST_8: StgValue_98 (102)  [1/1] 1.59ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
.preheader.preheader:0  br label %.preheader


 <State 9>: 5.30ns
ST_9: GenerationGenerator_4 (104)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:118
.preheader:0  %GenerationGenerator_4 = phi i24 [ %p_tmp_2, %trueRandom.exit449_ifconv ], [ %GenerationGenerator_1, %.preheader.preheader ]

ST_9: v_V_1 (105)  [1/1] 0.00ns
.preheader:1  %v_V_1 = phi i64 [ %child2_V_2, %trueRandom.exit449_ifconv ], [ %val_V_3, %.preheader.preheader ]

ST_9: j1 (106)  [1/1] 0.00ns
.preheader:2  %j1 = phi i7 [ %j_2, %trueRandom.exit449_ifconv ], [ 0, %.preheader.preheader ]

ST_9: exitcond (107)  [1/1] 2.91ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
.preheader:3  %exitcond = icmp eq i7 %j1, -64

ST_9: j_2 (108)  [1/1] 2.32ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
.preheader:4  %j_2 = add i7 %j1, 1

ST_9: StgValue_104 (109)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
.preheader:5  br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit, label %trueRandom.exit449_ifconv

ST_9: tmp_13 (116)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:5  %tmp_13 = zext i24 %GenerationGenerator_4 to i32

ST_9: GenerationGenerator_5 (117)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:6  %GenerationGenerator_5 = getelementptr [160 x i24]* %GenerationGenerator_randomNumbers_V, i32 0, i32 %tmp_13

ST_9: GenerationGenerator_6 (118)  [2/2] 3.25ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:7  %GenerationGenerator_6 = load i24* %GenerationGenerator_5, align 4

ST_9: tmp_14 (119)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:8  %tmp_14 = icmp eq i24 %GenerationGenerator_4, 23

ST_9: tmp_15 (120)  [1/1] 2.60ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:40->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:9  %tmp_15 = add i24 %GenerationGenerator_4, 1

ST_9: p_tmp_2 (121)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:36->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:10  %p_tmp_2 = select i1 %tmp_14, i24 0, i24 %tmp_15

ST_9: StgValue_111 (122)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:37->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:11  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 %p_tmp_2)


 <State 10>: 9.53ns
ST_10: j1_cast1 (111)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116 (grouped into LUT with out node child2_V_2)
trueRandom.exit449_ifconv:0  %j1_cast1 = zext i7 %j1 to i32

ST_10: empty_5 (112)  [1/1] 0.00ns
trueRandom.exit449_ifconv:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_10: StgValue_114 (113)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
trueRandom.exit449_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind

ST_10: tmp_12 (114)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
trueRandom.exit449_ifconv:3  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

ST_10: StgValue_116 (115)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:117
trueRandom.exit449_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_10: GenerationGenerator_6 (118)  [1/2] 3.25ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:35->../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:7  %GenerationGenerator_6 = load i24* %GenerationGenerator_5, align 4

ST_10: tmp_16 (123)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:118
trueRandom.exit449_ifconv:12  %tmp_16 = icmp ult i24 %GenerationGenerator_6, %val_V

ST_10: op2_assign_1 (124)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:119 (grouped into LUT with out node child2_V_2)
trueRandom.exit449_ifconv:13  %op2_assign_1 = shl i32 1, %j1_cast1

ST_10: child2_V_1 (125)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:118 (grouped into LUT with out node child2_V_2)
trueRandom.exit449_ifconv:14  %child2_V_1 = select i1 %tmp_16, i32 %op2_assign_1, i32 0

ST_10: child2_V_1_cast (126)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:118 (grouped into LUT with out node child2_V_2)
trueRandom.exit449_ifconv:15  %child2_V_1_cast = sext i32 %child2_V_1 to i64

ST_10: child2_V_2 (127)  [1/1] 3.04ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:118 (out node of the LUT)
trueRandom.exit449_ifconv:16  %child2_V_2 = xor i64 %child2_V_1_cast, %v_V_1

ST_10: empty_6 (128)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:121
trueRandom.exit449_ifconv:17  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_12)

ST_10: StgValue_124 (129)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:116
trueRandom.exit449_ifconv:18  br label %.preheader


 <State 11>: 0.00ns
ST_11: StgValue_125 (131)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:122
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: StgValue_126 (132)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:125
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child1, i64 %v_V)

ST_11: StgValue_127 (133)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:126
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child2, i64 %v_V_1)

ST_11: StgValue_128 (134)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:127
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 true)


 <State 12>: 2.07ns
ST_12: StgValue_129 (135)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: tmp_10 (136)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %tmp_10 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)

ST_12: tmp_11 (137)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %tmp_11 = xor i1 %tmp_10, true

ST_12: StgValue_132 (138)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_Poll(i1 %tmp_11)

ST_12: StgValue_133 (139)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:129
_ZN7_ap_sc_7sc_core4waitEi.exit:8  br label %_ZN7_ap_sc_7sc_core4waitEi.exit8



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startGenerating]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generatingDone]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_parent1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_parent2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_child1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_child2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mutation_probability]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_randomNumberIndex_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_trueRandomIndex_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GenerationGenerator_randomNumbers_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13           (specifcore       ) [ 0000000000000]
StgValue_14           (specbitsmap      ) [ 0000000000000]
StgValue_15           (specbitsmap      ) [ 0000000000000]
StgValue_16           (specbitsmap      ) [ 0000000000000]
StgValue_17           (specbitsmap      ) [ 0000000000000]
StgValue_18           (specbitsmap      ) [ 0000000000000]
StgValue_19           (specbitsmap      ) [ 0000000000000]
StgValue_20           (specbitsmap      ) [ 0000000000000]
StgValue_21           (specbitsmap      ) [ 0000000000000]
StgValue_22           (specbitsmap      ) [ 0000000000000]
StgValue_23           (specbitsmap      ) [ 0000000000000]
StgValue_24           (specbitsmap      ) [ 0000000000000]
StgValue_25           (specbitsmap      ) [ 0000000000000]
StgValue_26           (specbitsmap      ) [ 0000000000000]
StgValue_27           (specport         ) [ 0000000000000]
StgValue_28           (specport         ) [ 0000000000000]
StgValue_29           (specport         ) [ 0000000000000]
StgValue_30           (specport         ) [ 0000000000000]
StgValue_31           (specport         ) [ 0000000000000]
StgValue_32           (specport         ) [ 0000000000000]
StgValue_33           (specport         ) [ 0000000000000]
StgValue_34           (specport         ) [ 0000000000000]
StgValue_35           (specport         ) [ 0000000000000]
StgValue_36           (specport         ) [ 0000000000000]
StgValue_37           (specprocessdef   ) [ 0000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000]
StgValue_39           (specprotocol     ) [ 0000000000000]
p_ssdm_reset_v        (specstatebegin   ) [ 0000000000000]
StgValue_41           (specifcore       ) [ 0000000000000]
StgValue_42           (specifcore       ) [ 0000000000000]
StgValue_43           (specifcore       ) [ 0000000000000]
StgValue_44           (specifcore       ) [ 0000000000000]
StgValue_45           (specifcore       ) [ 0000000000000]
StgValue_46           (specifcore       ) [ 0000000000000]
StgValue_47           (specifcore       ) [ 0000000000000]
StgValue_48           (specifcore       ) [ 0000000000000]
empty                 (specstateend     ) [ 0000000000000]
empty_2               (specregionend    ) [ 0000000000000]
StgValue_51           (br               ) [ 0000000000000]
StgValue_52           (wait             ) [ 0000000000000]
tmp                   (read             ) [ 0000000000000]
StgValue_54           (poll             ) [ 0000000000000]
StgValue_55           (write            ) [ 0000000000000]
val_V_3               (read             ) [ 0001111111100]
val_V_4               (read             ) [ 0001111100000]
StgValue_58           (wait             ) [ 0000000000000]
GenerationGenerator_s (read             ) [ 0000000000000]
tmp_3                 (icmp             ) [ 0000000000000]
tmp_4                 (add              ) [ 0000000000000]
storemerge_i          (select           ) [ 0000000000000]
tmp_6                 (icmp             ) [ 0000000000000]
tmp_7                 (add              ) [ 0000000000000]
p_tmp_s               (select           ) [ 0000111100000]
StgValue_66           (write            ) [ 0000000000000]
StgValue_67           (wait             ) [ 0000000000000]
val_V                 (read             ) [ 0000011111100]
loop_begin            (specloopbegin    ) [ 0000000000000]
StgValue_70           (wait             ) [ 0000000000000]
StgValue_71           (br               ) [ 0011111111111]
GenerationGenerator_1 (phi              ) [ 0000001111100]
v_V                   (phi              ) [ 0000001111110]
j                     (phi              ) [ 0000001100000]
exitcond1             (icmp             ) [ 0011111111111]
j_1                   (add              ) [ 0011111111111]
StgValue_77           (br               ) [ 0000000000000]
tmp_9                 (zext             ) [ 0000000000000]
GenerationGenerator_2 (getelementptr    ) [ 0000000100000]
j_cast2               (zext             ) [ 0000000000000]
empty_3               (speclooptripcount) [ 0000000000000]
StgValue_83           (specloopname     ) [ 0000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000000]
StgValue_85           (specpipeline     ) [ 0000000000000]
GenerationGenerator_3 (load             ) [ 0000000000000]
tmp_s                 (icmp             ) [ 0000000000000]
tmp_1                 (add              ) [ 0000000000000]
p_tmp_1               (select           ) [ 0011111111111]
StgValue_90           (write            ) [ 0000000000000]
tmp_5                 (icmp             ) [ 0000000000000]
op2_assign            (shl              ) [ 0000000000000]
child1_V_1            (select           ) [ 0000000000000]
child1_V_1_cast       (sext             ) [ 0000000000000]
child1_V_2            (xor              ) [ 0011111111111]
empty_4               (specregionend    ) [ 0000000000000]
StgValue_97           (br               ) [ 0011111111111]
StgValue_98           (br               ) [ 0011111111111]
GenerationGenerator_4 (phi              ) [ 0000000001000]
v_V_1                 (phi              ) [ 0000000001110]
j1                    (phi              ) [ 0000000001100]
exitcond              (icmp             ) [ 0011111111111]
j_2                   (add              ) [ 0011111111111]
StgValue_104          (br               ) [ 0000000000000]
tmp_13                (zext             ) [ 0000000000000]
GenerationGenerator_5 (getelementptr    ) [ 0000000000100]
tmp_14                (icmp             ) [ 0000000000000]
tmp_15                (add              ) [ 0000000000000]
p_tmp_2               (select           ) [ 0011111111111]
StgValue_111          (write            ) [ 0000000000000]
j1_cast1              (zext             ) [ 0000000000000]
empty_5               (speclooptripcount) [ 0000000000000]
StgValue_114          (specloopname     ) [ 0000000000000]
tmp_12                (specregionbegin  ) [ 0000000000000]
StgValue_116          (specpipeline     ) [ 0000000000000]
GenerationGenerator_6 (load             ) [ 0000000000000]
tmp_16                (icmp             ) [ 0000000000000]
op2_assign_1          (shl              ) [ 0000000000000]
child2_V_1            (select           ) [ 0000000000000]
child2_V_1_cast       (sext             ) [ 0000000000000]
child2_V_2            (xor              ) [ 0011111111111]
empty_6               (specregionend    ) [ 0000000000000]
StgValue_124          (br               ) [ 0011111111111]
StgValue_125          (wait             ) [ 0000000000000]
StgValue_126          (write            ) [ 0000000000000]
StgValue_127          (write            ) [ 0000000000000]
StgValue_128          (write            ) [ 0000000000000]
StgValue_129          (wait             ) [ 0000000000000]
tmp_10                (read             ) [ 0000000000000]
tmp_11                (xor              ) [ 0000000000000]
StgValue_132          (poll             ) [ 0000000000000]
StgValue_133          (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="startGenerating">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startGenerating"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="generatingDone">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generatingDone"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="generation_parent1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="generation_parent2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="generation_child1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="generation_child2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mutation_probability">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mutation_probability"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="random">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="random"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="GenerationGenerator_randomNumberIndex_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumberIndex_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="GenerationGenerator_trueRandomIndex_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_trueRandomIndex_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="GenerationGenerator_randomNumbers_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumbers_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_10/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/2 StgValue_128/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="val_V_3_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="val_V_4_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="GenerationGenerator_s_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GenerationGenerator_s/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="0" index="2" bw="24" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/3 StgValue_90/7 StgValue_111/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="val_V_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="0"/>
<pin id="179" dir="0" index="1" bw="24" slack="0"/>
<pin id="180" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="StgValue_126_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="64" slack="3"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_126/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_127_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="64" slack="1"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_127/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="GenerationGenerator_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="24" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GenerationGenerator_2/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GenerationGenerator_3/6 GenerationGenerator_6/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="GenerationGenerator_5_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="24" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GenerationGenerator_5/9 "/>
</bind>
</comp>

<comp id="218" class="1005" name="GenerationGenerator_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="1"/>
<pin id="220" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="GenerationGenerator_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="GenerationGenerator_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="3"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="24" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="GenerationGenerator_1/6 "/>
</bind>
</comp>

<comp id="228" class="1005" name="v_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="v_V_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="4"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="64" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="GenerationGenerator_4_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="253" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="GenerationGenerator_4 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="GenerationGenerator_4_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="24" slack="2"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="GenerationGenerator_4/9 "/>
</bind>
</comp>

<comp id="261" class="1005" name="v_V_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_V_1 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="v_V_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="64" slack="6"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V_1/9 "/>
</bind>
</comp>

<comp id="272" class="1005" name="j1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="1"/>
<pin id="274" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="j1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="3"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 tmp_16/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_54_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="0"/>
<pin id="297" dir="0" index="1" bw="24" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="storemerge_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="24" slack="0"/>
<pin id="310" dir="0" index="2" bw="24" slack="0"/>
<pin id="311" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="24" slack="0"/>
<pin id="330" dir="0" index="2" bw="24" slack="0"/>
<pin id="331" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="j_cast2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="1"/>
<pin id="359" dir="0" index="1" bw="24" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="1"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_tmp_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="24" slack="0"/>
<pin id="372" dir="0" index="2" bw="24" slack="0"/>
<pin id="373" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_1/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="op2_assign_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="op2_assign/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="child1_V_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="child1_V_1/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="child1_V_1_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="child1_V_1_cast/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="child1_V_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="1"/>
<pin id="399" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="child1_V_2/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="exitcond_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="j_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_14_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="0" index="1" bw="24" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_15_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_tmp_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="0" index="2" bw="24" slack="0"/>
<pin id="435" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_2/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="j1_cast1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j1_cast1/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="op2_assign_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="op2_assign_1/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="child2_V_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="child2_V_1/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="child2_V_1_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="child2_V_1_cast/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="child2_V_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="1"/>
<pin id="465" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="child2_V_2/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_11_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="StgValue_132_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="0" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_132/12 "/>
</bind>
</comp>

<comp id="480" class="1005" name="val_V_3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="6"/>
<pin id="482" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="val_V_3 "/>
</bind>
</comp>

<comp id="485" class="1005" name="val_V_4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="4"/>
<pin id="487" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="val_V_4 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_tmp_s_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="24" slack="3"/>
<pin id="492" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="495" class="1005" name="val_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="24" slack="3"/>
<pin id="497" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="503" class="1005" name="j_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="GenerationGenerator_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="GenerationGenerator_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_tmp_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="1"/>
<pin id="515" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="child1_V_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="child1_V_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="j_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="GenerationGenerator_5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="GenerationGenerator_5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_tmp_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="24" slack="0"/>
<pin id="538" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_tmp_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="child2_V_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="child2_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="92" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="96" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="98" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="100" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="100" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="110" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="112" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="134" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="134" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="136" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="227"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="238"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="242"><net_src comp="116" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="260"><net_src comp="218" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="271"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="275"><net_src comp="116" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="288"><net_src comp="205" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="94" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="138" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="164" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="104" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="164" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="106" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="295" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="108" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="301" pin="2"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="104" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="307" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="106" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="108" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="340"><net_src comp="243" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="118" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="243" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="120" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="221" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="356"><net_src comp="239" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="218" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="104" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="218" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="106" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="357" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="108" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="363" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="369" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="353" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="284" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="228" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="276" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="118" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="276" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="120" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="254" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="423"><net_src comp="254" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="254" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="106" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="108" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="443"><net_src comp="272" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="284" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="261" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="138" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="136" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="152" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="488"><net_src comp="158" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="493"><net_src comp="327" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="498"><net_src comp="177" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="506"><net_src comp="342" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="511"><net_src comp="198" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="516"><net_src comp="369" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="521"><net_src comp="396" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="529"><net_src comp="408" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="534"><net_src comp="210" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="539"><net_src comp="431" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="544"><net_src comp="462" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: generatingDone | {2 11 }
	Port: generation_child1 | {11 }
	Port: generation_child2 | {11 }
	Port: GenerationGenerator_trueRandomIndex_V | {3 7 9 }
 - Input state : 
	Port: GenerationGenerator::generateGeneration : startGenerating | {2 12 }
	Port: GenerationGenerator::generateGeneration : generation_parent1 | {2 }
	Port: GenerationGenerator::generateGeneration : generation_parent2 | {2 }
	Port: GenerationGenerator::generateGeneration : mutation_probability | {4 }
	Port: GenerationGenerator::generateGeneration : GenerationGenerator_trueRandomIndex_V | {3 }
	Port: GenerationGenerator::generateGeneration : GenerationGenerator_randomNumbers_V | {6 7 9 10 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
		storemerge_i : 1
		tmp_6 : 2
		tmp_7 : 2
		p_tmp_s : 3
		StgValue_66 : 4
	State 4
	State 5
	State 6
		exitcond1 : 1
		j_1 : 1
		StgValue_77 : 2
		tmp_9 : 1
		GenerationGenerator_2 : 2
		GenerationGenerator_3 : 3
	State 7
		p_tmp_1 : 1
		StgValue_90 : 2
		tmp_5 : 1
		op2_assign : 1
		child1_V_1 : 2
		child1_V_1_cast : 3
		child1_V_2 : 4
		empty_4 : 1
	State 8
	State 9
		exitcond : 1
		j_2 : 1
		StgValue_104 : 2
		tmp_13 : 1
		GenerationGenerator_5 : 2
		GenerationGenerator_6 : 3
		tmp_14 : 1
		tmp_15 : 1
		p_tmp_2 : 2
		StgValue_111 : 3
	State 10
		tmp_16 : 1
		op2_assign_1 : 1
		child2_V_1 : 2
		child2_V_1_cast : 3
		child2_V_2 : 4
		empty_6 : 1
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |            tmp_4_fu_301           |    77   |    29   |
|          |            tmp_7_fu_321           |    77   |    29   |
|    add   |             j_1_fu_342            |    26   |    12   |
|          |            tmp_1_fu_363           |    77   |    29   |
|          |             j_2_fu_408            |    26   |    12   |
|          |           tmp_15_fu_425           |    77   |    29   |
|----------|-----------------------------------|---------|---------|
|          |        storemerge_i_fu_307        |    0    |    24   |
|          |           p_tmp_s_fu_327          |    0    |    24   |
|  select  |           p_tmp_1_fu_369          |    0    |    24   |
|          |         child1_V_1_fu_384         |    0    |    32   |
|          |           p_tmp_2_fu_431          |    0    |    24   |
|          |         child2_V_1_fu_450         |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|          |         child1_V_2_fu_396         |    0    |    64   |
|    xor   |         child2_V_2_fu_462         |    0    |    64   |
|          |           tmp_11_fu_468           |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    shl   |         op2_assign_fu_378         |    24   |    17   |
|          |        op2_assign_1_fu_444        |    24   |    17   |
|----------|-----------------------------------|---------|---------|
|          |             grp_fu_284            |    0    |    13   |
|          |            tmp_3_fu_295           |    0    |    13   |
|          |            tmp_6_fu_315           |    0    |    13   |
|   icmp   |          exitcond1_fu_336         |    0    |    4    |
|          |            tmp_s_fu_357           |    0    |    13   |
|          |          exitcond_fu_402          |    0    |    4    |
|          |           tmp_14_fu_419           |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|          |          grp_read_fu_138          |    0    |    0    |
|          |        val_V_3_read_fu_152        |    0    |    0    |
|   read   |        val_V_4_read_fu_158        |    0    |    0    |
|          | GenerationGenerator_s_read_fu_164 |    0    |    0    |
|          |         val_V_read_fu_177         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          grp_write_fu_144         |    0    |    0    |
|   write  |          grp_write_fu_170         |    0    |    0    |
|          |     StgValue_126_write_fu_183     |    0    |    0    |
|          |     StgValue_127_write_fu_190     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   poll   |         StgValue_54_fu_289        |    0    |    0    |
|          |        StgValue_132_fu_474        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            tmp_9_fu_348           |    0    |    0    |
|   zext   |           j_cast2_fu_353          |    0    |    0    |
|          |           tmp_13_fu_414           |    0    |    0    |
|          |          j1_cast1_fu_440          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |       child1_V_1_cast_fu_392      |    0    |    0    |
|          |       child2_V_1_cast_fu_458      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |   408   |   537   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|GenerationGenerator_1_reg_218|   24   |
|GenerationGenerator_2_reg_508|    8   |
|GenerationGenerator_4_reg_251|   24   |
|GenerationGenerator_5_reg_531|    8   |
|      child1_V_2_reg_518     |   64   |
|      child2_V_2_reg_541     |   64   |
|          j1_reg_272         |    7   |
|         j_1_reg_503         |    7   |
|         j_2_reg_526         |    7   |
|          j_reg_239          |    7   |
|       p_tmp_1_reg_513       |   24   |
|       p_tmp_2_reg_536       |   24   |
|       p_tmp_s_reg_490       |   24   |
|        v_V_1_reg_261        |   64   |
|         v_V_reg_228         |   64   |
|       val_V_3_reg_480       |   64   |
|       val_V_4_reg_485       |   64   |
|        val_V_reg_495        |   24   |
+-----------------------------+--------+
|            Total            |   572  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_144 |  p2  |   2  |   1  |    2   |
|  grp_write_fu_170 |  p2  |   3  |  24  |   72   ||    15   |
| grp_access_fu_205 |  p0  |   4  |   8  |   32   ||    21   |
|     j_reg_239     |  p0  |   2  |   7  |   14   ||    9    |
|     j1_reg_272    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  ||  8.495  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   408  |   537  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   54   |
|  Register |    -   |   572  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   980  |   591  |
+-----------+--------+--------+--------+
