{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 22:30:27 2013 " "Info: Processing started: Sun Oct 06 22:30:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Hometrainer EP2C70F896C6 " "Info (119006): Selected device EP2C70F896C6 for design \"Hometrainer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info (169125): Pin ~ASDO~ is reserved at location G7" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1969 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info (169125): Pin ~nCSO~ is reserved at location K9" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1970 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info (169125): Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1971 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 146 " "Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 146 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Info (169086): Pin SW\[7\] not assigned to an exact location on the device" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { SW[7] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 26 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 55 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hometrainer.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Hometrainer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info (332127): Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info (332111): Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "Info (332111):    1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 prescaler:ClockScaler\|clkint " "Info (332111):    1.000 prescaler:ClockScaler\|clkint" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info (176353): Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 24 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:ClockScaler\|clkint  " "Info (176353): Automatically promoted node prescaler:ClockScaler\|clkint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:ClockScaler\|clkint~0 " "Info (176357): Destination node prescaler:ClockScaler\|clkint~0" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 51 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { prescaler:ClockScaler|clkint~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 898 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 51 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { prescaler:ClockScaler|clkint } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 559 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info (223000): Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info (223001): Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 81 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 33 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 32 53 " "Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 59 " "Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 32 40 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info (223000): Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info (223001): Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y26 X23_Y38 " "Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y26 to location X23_Y38" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "123 " "Warning (306006): Found 123 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[25\] 0 " "Info (306007): Pin \"IO_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[26\] 0 " "Info (306007): Pin \"IO_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[27\] 0 " "Info (306007): Pin \"IO_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[28\] 0 " "Info (306007): Pin \"IO_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[29\] 0 " "Info (306007): Pin \"IO_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[30\] 0 " "Info (306007): Pin \"IO_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[31\] 0 " "Info (306007): Pin \"IO_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[0\] 0 " "Info (306007): Pin \"IO_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[1\] 0 " "Info (306007): Pin \"IO_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[2\] 0 " "Info (306007): Pin \"IO_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[3\] 0 " "Info (306007): Pin \"IO_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[4\] 0 " "Info (306007): Pin \"IO_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[5\] 0 " "Info (306007): Pin \"IO_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[6\] 0 " "Info (306007): Pin \"IO_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[7\] 0 " "Info (306007): Pin \"IO_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[8\] 0 " "Info (306007): Pin \"IO_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[9\] 0 " "Info (306007): Pin \"IO_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[10\] 0 " "Info (306007): Pin \"IO_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[11\] 0 " "Info (306007): Pin \"IO_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[12\] 0 " "Info (306007): Pin \"IO_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[13\] 0 " "Info (306007): Pin \"IO_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[14\] 0 " "Info (306007): Pin \"IO_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[15\] 0 " "Info (306007): Pin \"IO_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[16\] 0 " "Info (306007): Pin \"IO_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[17\] 0 " "Info (306007): Pin \"IO_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[18\] 0 " "Info (306007): Pin \"IO_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[19\] 0 " "Info (306007): Pin \"IO_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[20\] 0 " "Info (306007): Pin \"IO_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[21\] 0 " "Info (306007): Pin \"IO_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[22\] 0 " "Info (306007): Pin \"IO_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[23\] 0 " "Info (306007): Pin \"IO_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[24\] 0 " "Info (306007): Pin \"IO_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Info (306007): Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Info (306007): Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Info (306007): Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Info (306007): Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Info (306007): Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Info (306007): Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Info (306007): Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Info (306007): Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Info (306007): Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Info (306007): Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Info (306007): Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Info (306007): Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Info (306007): Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Info (306007): Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Info (306007): Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Info (306007): Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Info (306007): Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Info (306007): Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Info (306007): Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Info (306007): Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Info (306007): Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Info (306007): Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Info (306007): Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Info (306007): Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Info (306007): Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Info (306007): Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Info (306007): Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Info (306007): Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Info (306007): Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Info (306007): Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Info (306007): Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Info (306007): Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Info (306007): Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Info (306007): Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Info (306007): Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Info (306007): Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Info (306007): Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Info (306007): Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Info (306007): Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Info (306007): Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Info (306007): Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Info (306007): Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Info (306007): Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Info (306007): Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Info (306007): Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Info (306007): Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Info (306007): Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Info (306007): Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Info (306007): Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Info (306007): Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Info (306007): Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Info (306007): Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Info (306007): Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Info (306007): Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Info (306007): Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Info (306007): Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Info (306007): Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Info (306007): Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Info (306007): Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Info (306007): Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Info (306007): Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Info (306007): Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Info (306007): Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Info (306007): Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Warning (169064): Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[25\] a permanently disabled " "Info (169065): Pin IO_A\[25\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[25] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[25\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 103 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[26\] a permanently disabled " "Info (169065): Pin IO_A\[26\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[26] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[26\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 104 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[27\] a permanently disabled " "Info (169065): Pin IO_A\[27\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[27] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[27\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 105 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[28\] a permanently disabled " "Info (169065): Pin IO_A\[28\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[28] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[28\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 106 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[29\] a permanently disabled " "Info (169065): Pin IO_A\[29\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[29] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[29\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 107 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[30\] a permanently disabled " "Info (169065): Pin IO_A\[30\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[30] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[30\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 108 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[31\] a permanently disabled " "Info (169065): Pin IO_A\[31\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[31] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[31\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 109 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[0\] a permanently enabled " "Info (169065): Pin IO_A\[0\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[0] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[0\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 29 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[1\] a permanently enabled " "Info (169065): Pin IO_A\[1\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[1] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[1\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 30 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[2\] a permanently enabled " "Info (169065): Pin IO_A\[2\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[2] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[2\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 31 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[3\] a permanently enabled " "Info (169065): Pin IO_A\[3\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[3] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[3\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 39 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[4\] a permanently enabled " "Info (169065): Pin IO_A\[4\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[4] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[4\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 38 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[5\] a permanently enabled " "Info (169065): Pin IO_A\[5\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[5] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[5\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 37 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[6\] a permanently enabled " "Info (169065): Pin IO_A\[6\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[6] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[6\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 36 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[7\] a permanently enabled " "Info (169065): Pin IO_A\[7\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[7] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[7\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 35 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[8\] a permanently enabled " "Info (169065): Pin IO_A\[8\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[8] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[8\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 34 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[9\] a permanently enabled " "Info (169065): Pin IO_A\[9\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[9] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[9\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 33 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[10\] a permanently enabled " "Info (169065): Pin IO_A\[10\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[10] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[10\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 32 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[11\] a permanently enabled " "Info (169065): Pin IO_A\[11\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[11] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[11\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 40 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[12\] a permanently enabled " "Info (169065): Pin IO_A\[12\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[12] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[12\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 41 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[13\] a permanently disabled " "Info (169065): Pin IO_A\[13\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[13] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[13\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 93 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[14\] a permanently enabled " "Info (169065): Pin IO_A\[14\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[14] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[14\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 42 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[15\] a permanently enabled " "Info (169065): Pin IO_A\[15\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[15] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[15\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 43 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[16\] a permanently disabled " "Info (169065): Pin IO_A\[16\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[16] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[16\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[17\] a permanently disabled " "Info (169065): Pin IO_A\[17\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[17] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[17\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 95 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[18\] a permanently disabled " "Info (169065): Pin IO_A\[18\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[18] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[18\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 96 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[19\] a permanently disabled " "Info (169065): Pin IO_A\[19\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[19] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[19\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 97 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[20\] a permanently disabled " "Info (169065): Pin IO_A\[20\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[20] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[20\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 98 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[21\] a permanently disabled " "Info (169065): Pin IO_A\[21\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[21] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[21\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 99 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[22\] a permanently disabled " "Info (169065): Pin IO_A\[22\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[22] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[22\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 100 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[23\] a permanently disabled " "Info (169065): Pin IO_A\[23\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[23] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[23\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 101 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[24\] a permanently disabled " "Info (169065): Pin IO_A\[24\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[24] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[24\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 102 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Info: Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 22:30:46 2013 " "Info: Processing ended: Sun Oct 06 22:30:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
