
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035918                       # Number of seconds simulated
sim_ticks                                 35917657824                       # Number of ticks simulated
final_tick                               562884021009                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52802                       # Simulator instruction rate (inst/s)
host_op_rate                                    66625                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 861755                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915624                       # Number of bytes of host memory used
host_seconds                                 41679.67                       # Real time elapsed on the host
sim_insts                                  2200784119                       # Number of instructions simulated
sim_ops                                    2776899907                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1276928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       206720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1487360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       876928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            876928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11620                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6851                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6851                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35551539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5755386                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41410273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             103347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24414955                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24414955                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24414955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35551539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5755386                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65825228                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86133473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31084124                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25260562                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120313                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13037498                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12132463                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280875                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89665                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31196790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172400516                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31084124                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413338                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37919743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11387226                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6368298                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279250                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84704538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46784795     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336127      3.94%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689904      3.18%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546549      7.73%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767633      2.09%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2281365      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651422      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924518      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722225     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84704538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360883                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001551                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32634262                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6178231                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469181                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245245                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177617                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312078                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42431                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206137497                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82889                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177617                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35022757                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1309281                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1349288                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34269359                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3576234                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198869693                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        28511                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483266                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1111797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          678                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278427134                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928434797                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928434797                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107731585                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40922                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23053                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9808685                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18535233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9447889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148740                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2904325                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188060860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149394518                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290924                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64965906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198444894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84704538                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29375770     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18280476     21.58%     56.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11866431     14.01%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8854545     10.45%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7640939      9.02%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3944650      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384459      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634359      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722909      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84704538                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873569     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177467     14.44%     85.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178094     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124465297     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125900      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830229      9.93%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7956558      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149394518                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734454                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229134                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385013631                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253066739                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145586390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150623652                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559525                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7301265                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2901                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2422113                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177617                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         543974                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80711                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188100196                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411887                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18535233                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9447889                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22802                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459314                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147016050                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915891                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378467                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21658939                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20740184                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7743048                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706840                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145683260                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145586390                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94859944                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267848352                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690242                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65291609                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125027                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75526921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29282463     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20970658     27.77%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8539430     11.31%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798167      6.35%     84.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3913463      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1585428      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882722      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948628      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3605962      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75526921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3605962                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260022003                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385385616                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1428935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861335                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861335                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661378665                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201209531                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190201708                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86133473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31993360                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26084062                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2134024                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13581144                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12509511                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3448669                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94658                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31999720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175717735                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31993360                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15958180                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39039615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11341698                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5192411                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15796925                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1034974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85413066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46373451     54.29%     54.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2585026      3.03%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4832498      5.66%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4807770      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2985686      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2375757      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1485236      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1395662      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18571980     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85413066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371439                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040063                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33364913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5133510                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37502862                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       230701                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9181076                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5412069                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210827920                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9181076                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35788457                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1001375                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       812881                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35263494                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3365779                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203291641                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1400397                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1029777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    285465766                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    948401927                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    948401927                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176669078                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108796622                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36182                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17396                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9374735                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18801967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9601185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120025                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3223167                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         191672058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34792                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152737165                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       301040                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64739690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198004956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85413066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29037900     34.00%     34.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18659542     21.85%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12279795     14.38%     70.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8069281      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8514776      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4109619      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3247782      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       738669      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       755702      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85413066                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         951304     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180351     13.75%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       180051     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127748905     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2052251      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17396      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14779244      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8139369      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152737165                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773261                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1311706                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392500138                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256446890                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149243819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154048871                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       476914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7284731                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2305016                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9181076                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         508977                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90859                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    191706850                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       382688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18801967                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9601185                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17396                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1335725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1184299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2520024                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150716059                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14102110                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2021102                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22047159                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21370577                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7945049                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.749797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149290828                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149243819                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95131772                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272980920                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.732704                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348492                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102891456                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126690056                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65017249                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2159874                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76231990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661901                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28686659     37.63%     37.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21464102     28.16%     65.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8922932     11.70%     77.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4447693      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4430527      5.81%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1792143      2.35%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1793139      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       963006      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3731789      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76231990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102891456                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126690056                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18813405                       # Number of memory references committed
system.switch_cpus1.commit.loads             11517236                       # Number of loads committed
system.switch_cpus1.commit.membars              17396                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18286390                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114138114                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2613077                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3731789                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264207506                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          392601565                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 720407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102891456                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126690056                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102891456                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837129                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837129                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194558                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194558                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677052057                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207312604                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193682745                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34792                       # number of misc regfile writes
system.l20.replacements                          9990                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          987427                       # Total number of references to valid blocks.
system.l20.sampled_refs                         75526                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.074001                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        36837.971489                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.818832                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5136.031793                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23437.177886                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.562103                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.078370                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.357623                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        62724                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  62724                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           26358                       # number of Writeback hits
system.l20.Writeback_hits::total                26358                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        62724                       # number of demand (read+write) hits
system.l20.demand_hits::total                   62724                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        62724                       # number of overall hits
system.l20.overall_hits::total                  62724                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9976                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9990                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9976                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9990                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9976                       # number of overall misses
system.l20.overall_misses::total                 9990                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1312752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    972661336                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      973974088                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1312752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    972661336                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       973974088                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1312752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    972661336                       # number of overall miss cycles
system.l20.overall_miss_latency::total      973974088                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        26358                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            26358                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.137221                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.137388                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.137221                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.137388                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.137221                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.137388                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        93768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97500.133921                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97494.903704                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97500.133921                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97494.903704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97500.133921                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97494.903704                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5222                       # number of writebacks
system.l20.writebacks::total                     5222                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9976                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9990                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9976                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9990                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9976                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9990                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    898173358                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    899383212                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    898173358                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    899383212                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    898173358                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    899383212                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.137221                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.137388                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.137221                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.137388                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.137221                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.137388                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90033.415998                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90028.349550                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90033.415998                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90028.349550                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90033.415998                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90028.349550                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1630                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          485823                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67166                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.233169                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42387.513531                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.997311                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   829.337785                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22109.151373                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.646782                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000229                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012655                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.337359                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38253                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38253                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12059                       # number of Writeback hits
system.l21.Writeback_hits::total                12059                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38253                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38253                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38253                       # number of overall hits
system.l21.overall_hits::total                  38253                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1615                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1630                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1615                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1630                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1615                       # number of overall misses
system.l21.overall_misses::total                 1630                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1001108                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    155477366                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      156478474                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1001108                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    155477366                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       156478474                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1001108                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    155477366                       # number of overall miss cycles
system.l21.overall_miss_latency::total      156478474                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39868                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39883                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12059                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12059                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39868                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39883                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39868                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39883                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.040509                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.040870                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.040509                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040870                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.040509                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040870                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 96270.814861                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95999.063804                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 96270.814861                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95999.063804                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 96270.814861                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95999.063804                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1629                       # number of writebacks
system.l21.writebacks::total                     1629                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1615                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1630                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1615                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1630                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1615                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1630                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       884523                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    143018563                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    143903086                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       884523                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    143018563                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    143903086                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       884523                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    143018563                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    143903086                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040509                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.040870                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.040509                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040870                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.040509                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040870                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58968.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88556.385759                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88284.101840                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 58968.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88556.385759                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88284.101840                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 58968.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88556.385759                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88284.101840                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995733                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286851                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.686117                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995733                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279234                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279234                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279234                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279234                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1521022                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1521022                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279250                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279250                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279250                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279250                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564236                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.974450                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900434                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099566                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10572068                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10572068                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22445                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22445                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564773                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564773                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564773                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564773                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154737                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154737                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154737                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154737                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154737                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5321406683                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5321406683                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5321406683                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5321406683                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5321406683                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5321406683                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10726805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10726805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719510                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719510                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719510                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719510                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014425                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014425                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008733                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008733                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008733                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008733                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34390.008098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34390.008098                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34390.008098                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34390.008098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34390.008098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34390.008098                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26358                       # number of writebacks
system.cpu0.dcache.writebacks::total            26358                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82037                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82037                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82037                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1473714321                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1473714321                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1473714321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1473714321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1473714321                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1473714321                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20271.173604                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20271.173604                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20271.173604                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20271.173604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20271.173604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20271.173604                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997308                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013697216                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184692.275862                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997308                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15796907                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15796907                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15796907                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15796907                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15796907                       # number of overall hits
system.cpu1.icache.overall_hits::total       15796907                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1300531                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1300531                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15796925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15796925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15796925                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15796925                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15796925                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15796925                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39868                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169385898                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40124                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4221.560612                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.771803                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.228197                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905359                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094641                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10761471                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10761471                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7261937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7261937                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17396                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17396                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17396                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18023408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18023408                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18023408                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18023408                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102979                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102979                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102979                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102979                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102979                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102979                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2920074882                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2920074882                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2920074882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2920074882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2920074882                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2920074882                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10864450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10864450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7261937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7261937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17396                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17396                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18126387                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18126387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18126387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18126387                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009479                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009479                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005681                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28356.022898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28356.022898                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28356.022898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28356.022898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28356.022898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28356.022898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12059                       # number of writebacks
system.cpu1.dcache.writebacks::total            12059                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63111                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63111                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63111                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63111                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63111                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63111                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39868                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39868                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39868                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39868                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39868                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    418303722                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    418303722                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    418303722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    418303722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    418303722                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    418303722                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10492.217367                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10492.217367                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10492.217367                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10492.217367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10492.217367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10492.217367                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
