Task 3 Notes

# Step 1 - Implement ram2ports design
>> Lecture 4 Slide 25

# Step 2 - Change the sinegen.sv logic init

# Step 3 - Change the testbench details
>> mic_signal -- change to --> din
>> delayed_signal -- change to --> dout

# Step 4 - Change doit.sh file