#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 15:36:23 2024
# Process ID: 2036
# Current directory: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964 C:\Users\Ahmed Atef\OneDrive\Desktop\Kasas\VERILOG\8_bit_computer\8_bit_computer.xpr
# Log file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/vivado.log
# Journal file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 853.445 ; gain = 111.145
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Computer_tp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.227 ; gain = 112.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Computer_tp' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Computer' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-6104] Input port 'CLK' has an internal driver [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:85]
WARNING: [Synth 8-6104] Input port 'INPR' has an internal driver [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:86]
INFO: [Synth 8-6157] synthesizing module 'Secounce_Counter' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Secounce_Counter' (1#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (2#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (3#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:75]
INFO: [Synth 8-6155] done synthesizing module 'CommonBus' (6#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'AR' does not match port width (4) of module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:224]
WARNING: [Synth 8-689] width (3) of port connection 'PC' does not match port width (4) of module 'CommonBus' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:225]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (7#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (8#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'PC' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:259]
INFO: [Synth 8-6157] synthesizing module 'TR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TR' (9#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AR' (10#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'AR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:285]
INFO: [Synth 8-6157] synthesizing module 'Interrupt' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt' (11#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6157] synthesizing module 'OUTPR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OUTPR' (12#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6157] synthesizing module 'INPR' [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INPR' (13#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
WARNING: [Synth 8-3848] Net wire_clk in module/entity Computer does not have driver. [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Computer' (14#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v:74]
INFO: [Synth 8-6155] done synthesizing module 'Computer_tp' (15#1) [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v:23]
WARNING: [Synth 8-3331] design PC has unconnected port D6
WARNING: [Synth 8-3331] design PC has unconnected port T6
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.398 ; gain = 167.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.398 ; gain = 167.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.398 ; gain = 167.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1583.066 ; gain = 690.020
38 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1583.066 ; gain = 690.020
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Computer_tp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Computer_tp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommonBus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Computer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OUTPR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Secounce_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Computer_tp
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ebee017320c41ac89e55e395a246618 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Computer_tp_behav xil_defaultlib.Computer_tp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port AR [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:224]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port PC [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:225]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port comm_bus [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:259]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port comm_bus [C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:285]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Secounce_Counter
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.CommonBus
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.Interrupt
Compiling module xil_defaultlib.OUTPR
Compiling module xil_defaultlib.INPR
Compiling module xil_defaultlib.Computer
Compiling module xil_defaultlib.Computer_tp
Compiling module xil_defaultlib.glbl
Built simulation snapshot Computer_tp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Computer_tp_behav -key {Behavioral:sim_1:Functional:Computer_tp} -tclbatch {Computer_tp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Computer_tp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Computer_tp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1583.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 15:40:56 2024...
