Execute     source -notrace -encoding utf-8 /apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /ecel/apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls opened at Sun Feb 23 14:49:22 EST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11)
Execute     add_files -tb /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10)
Execute     set_top top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1)
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: /apps/xilinx24/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /apps/xilinx24/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
Command       create_platform done; 5.54 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.83 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7)
Execute     create_clock -period 5 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 5.89 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5.24 seconds. CPU system time: 0.8 seconds. Elapsed time: 9.45 seconds; current allocated memory: 768.359 MB.
Execute       set_directive_top top -name=top 
Execute       source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fir.cpp as C++
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang fir.cpp -foptimization-record-file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/ecel/apps/xilinx24/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /apps/xilinx24/Vitis/2024.2/common/technology/autopilot -I /apps/xilinx24/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -hls-platform-db-name=/apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu48dr-ffvg1517-2-e > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.cpp.clang.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -hls-platform-db-name=/apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu48dr-ffvg1517-2-e > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/clang.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/.systemc_flag -fix-errors /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/all.directive.json -fix-errors /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.02 sec.
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /apps/xilinx24/Vitis/2024.2/common/technology/autopilot -I /apps/xilinx24/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.bc -hls-platform-db-name=/apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu48dr-ffvg1517-2-e > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.clang.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.28 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.4 seconds; current allocated memory: 768.359 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc -args  "/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.g.bc"  
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.g.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /apps/xilinx24/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /apps/xilinx24/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /apps/xilinx24/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /apps/xilinx24/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.2.m1.bc > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.97 sec.
Execute       run_link_or_opt -opt -out /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /apps/xilinx24/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /apps/xilinx24/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.4.m2.bc > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu48dr-ffvg1517-2-e 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,435 Compile/Link /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,435 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 311 Unroll/Inline (step 1) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.11 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 219 Unroll/Inline (step 2) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 221 Unroll/Inline (step 3) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 213 Unroll/Inline (step 4) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 289 Array/Struct (step 1) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 288 Array/Struct (step 2) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 288 Array/Struct (step 3) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 288 Array/Struct (step 4) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 360 Array/Struct (step 5) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 318 Performance (step 1) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 371 Performance (step 2) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 367 Performance (step 3) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 340 Performance (step 4) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 341 HW Transforms (step 1) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 352 HW Transforms (step 2) /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'reg': Complete partitioning on dimension 1. (fir.cpp:9:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_1> at fir.cpp:54:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at fir.cpp:9:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< sample_loop> at fir.cpp:12:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_1> at fir.cpp:43:22 
INFO: [HLS 214-291] Loop 'shift_loop' is marked as complete unroll implied by the pipeline pragma (fir.cpp:14:14)
INFO: [HLS 214-291] Loop 'fir_loop' is marked as complete unroll implied by the pipeline pragma (fir.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'shift_loop' (fir.cpp:14:14) in function 'fir' completely with a factor of 9 (fir.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'fir_loop' (fir.cpp:25:12) in function 'fir' completely with a factor of 10 (fir.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fir.cpp:43:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fir.cpp:54:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml -> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.53 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 768.359 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.0.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.1.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.2.prechk.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 768.359 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.g.1.bc to /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.1.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'top' (fir.cpp:62:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_task'
	 'fir'
	 'write_task'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.1.tmp.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:54:37) to (fir.cpp:58:9) in function 'write_task'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:47:13) to (fir.cpp:43:22) in function 'read_task'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 768.359 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.2.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.3.bc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.359 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.29 sec.
Command     elaborate done; 14.26 sec.
Execute     ap_eval exec zip -j /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model write_task 
Execute       preproc_iomode -model write_task_Pipeline_VITIS_LOOP_54_1 
Execute       preproc_iomode -model fir 
Execute       preproc_iomode -model read_task 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_task fir write_task_Pipeline_VITIS_LOOP_54_1 write_task top
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_task ...
Execute       set_default_model read_task 
Execute       apply_spec_resource_limit read_task 
INFO-FLOW: Configuring Module : fir ...
Execute       set_default_model fir 
Execute       apply_spec_resource_limit fir 
INFO-FLOW: Configuring Module : write_task_Pipeline_VITIS_LOOP_54_1 ...
Execute       set_default_model write_task_Pipeline_VITIS_LOOP_54_1 
Execute       apply_spec_resource_limit write_task_Pipeline_VITIS_LOOP_54_1 
INFO-FLOW: Configuring Module : write_task ...
Execute       set_default_model write_task 
Execute       apply_spec_resource_limit write_task 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: entry_proc read_task fir write_task_Pipeline_VITIS_LOOP_54_1 write_task top
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_task ...
Execute       set_default_model read_task 
Execute       cdfg_preprocess -model read_task 
Execute       rtl_gen_preprocess read_task 
INFO-FLOW: Preprocessing Module: fir ...
Execute       set_default_model fir 
Execute       cdfg_preprocess -model fir 
Execute       rtl_gen_preprocess fir 
INFO-FLOW: Preprocessing Module: write_task_Pipeline_VITIS_LOOP_54_1 ...
Execute       set_default_model write_task_Pipeline_VITIS_LOOP_54_1 
Execute       cdfg_preprocess -model write_task_Pipeline_VITIS_LOOP_54_1 
Execute       rtl_gen_preprocess write_task_Pipeline_VITIS_LOOP_54_1 
INFO-FLOW: Preprocessing Module: write_task ...
Execute       set_default_model write_task 
Execute       cdfg_preprocess -model write_task 
Execute       rtl_gen_preprocess write_task 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: entry_proc read_task fir write_task_Pipeline_VITIS_LOOP_54_1 write_task top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_task 
Execute       schedule -model read_task 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-876] Unable to schedule the whole 71 cycles bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.verbose.sched.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.sched.adb -f 
INFO-FLOW: Finish scheduling read_task.
Execute       set_default_model read_task 
Execute       bind -model read_task 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.verbose.bind.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.bind.adb -f 
INFO-FLOW: Finish binding read_task.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir 
Execute       schedule -model fir 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'sample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.verbose.sched.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.sched.adb -f 
INFO-FLOW: Finish scheduling fir.
Execute       set_default_model fir 
Execute       bind -model fir 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.verbose.bind.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.bind.adb -f 
INFO-FLOW: Finish binding fir.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_task_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_task_Pipeline_VITIS_LOOP_54_1 
Execute       schedule -model write_task_Pipeline_VITIS_LOOP_54_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.verbose.sched.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_task_Pipeline_VITIS_LOOP_54_1.
Execute       set_default_model write_task_Pipeline_VITIS_LOOP_54_1 
Execute       bind -model write_task_Pipeline_VITIS_LOOP_54_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.verbose.bind.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.bind.adb -f 
INFO-FLOW: Finish binding write_task_Pipeline_VITIS_LOOP_54_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_task 
Execute       schedule -model write_task 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.verbose.sched.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.sched.adb -f 
INFO-FLOW: Finish scheduling write_task.
Execute       set_default_model write_task 
Execute       bind -model write_task 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.verbose.bind.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.bind.adb -f 
INFO-FLOW: Finish binding write_task.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.verbose.sched.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 832.359 MB.
Execute       syn_report -verbosereport -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.verbose.bind.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_task 
Execute       rtl_gen_preprocess fir 
Execute       rtl_gen_preprocess write_task_Pipeline_VITIS_LOOP_54_1 
Execute       rtl_gen_preprocess write_task 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: entry_proc read_task fir write_task_Pipeline_VITIS_LOOP_54_1 write_task top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix top_ -sub_prefix top_ -mg_file /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 832.359 MB.
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/vhdl/top_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/verilog/top_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model entry_proc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model entry_proc -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -model entry_proc -f -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_task -top_prefix top_ -sub_prefix top_ -mg_file /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_task' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_task'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 832.359 MB.
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_task -style xilinx -f -lang vhdl -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/vhdl/top_read_task 
Execute       gen_rtl read_task -style xilinx -f -lang vlog -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/verilog/top_read_task 
Execute       syn_report -csynth -model read_task -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/read_task_csynth.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model read_task -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/read_task_csynth.xml 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model read_task -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.verbose.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -model read_task -f -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.adb 
Execute       db_write -model read_task -bindview -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_task -p /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir -top_prefix top_ -sub_prefix top_ -mg_file /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir' pipeline 'sample_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_12ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 832.359 MB.
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir -style xilinx -f -lang vhdl -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/vhdl/top_fir 
Execute       gen_rtl fir -style xilinx -f -lang vlog -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/verilog/top_fir 
Execute       syn_report -csynth -model fir -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/fir_csynth.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model fir -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/fir_csynth.xml 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model fir -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.verbose.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -model fir -f -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.adb 
Execute       db_write -model fir -bindview -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir -p /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_task_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_task_Pipeline_VITIS_LOOP_54_1 -top_prefix top_ -sub_prefix top_ -mg_file /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_task_Pipeline_VITIS_LOOP_54_1' pipeline 'VITIS_LOOP_54_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'ctlz_19_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_task_Pipeline_VITIS_LOOP_54_1'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 832.359 MB.
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_task_Pipeline_VITIS_LOOP_54_1 -style xilinx -f -lang vhdl -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/vhdl/top_write_task_Pipeline_VITIS_LOOP_54_1 
Execute       gen_rtl write_task_Pipeline_VITIS_LOOP_54_1 -style xilinx -f -lang vlog -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/verilog/top_write_task_Pipeline_VITIS_LOOP_54_1 
Execute       syn_report -csynth -model write_task_Pipeline_VITIS_LOOP_54_1 -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/write_task_Pipeline_VITIS_LOOP_54_1_csynth.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model write_task_Pipeline_VITIS_LOOP_54_1 -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/write_task_Pipeline_VITIS_LOOP_54_1_csynth.xml 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model write_task_Pipeline_VITIS_LOOP_54_1 -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.verbose.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -model write_task_Pipeline_VITIS_LOOP_54_1 -f -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.adb 
Execute       db_write -model write_task_Pipeline_VITIS_LOOP_54_1 -bindview -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_task_Pipeline_VITIS_LOOP_54_1 -p /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_task -top_prefix top_ -sub_prefix top_ -mg_file /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_task'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 832.359 MB.
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_task -style xilinx -f -lang vhdl -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/vhdl/top_write_task 
Execute       gen_rtl write_task -style xilinx -f -lang vlog -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/verilog/top_write_task 
Execute       syn_report -csynth -model write_task -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/write_task_csynth.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model write_task -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/write_task_csynth.xml 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model write_task -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.verbose.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -model write_task -f -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.adb 
Execute       db_write -model write_task -bindview -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_task -p /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'N' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process read_task is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-741] Implementing PIPO top_input_r_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_input_r_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO top_output_r_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_output_r_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(top_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c1_channel_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c_channel_U(top_fifo_w32_d2_S)' using Shift Registers.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 832.359 MB.
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/verilog/top 
Execute       syn_report -csynth -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/top_csynth.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/top_csynth.xml 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.verbose.rpt 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       db_write -model top -f -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.adb 
Execute       db_write -model top -bindview -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top -p /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.design.xml 
Execute       syn_report -csynthDesign -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth.rpt -MHOut /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu48dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu48dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu48dr-ffvg1517-2-e -data family 
Execute       syn_report -wcfg -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.protoinst 
Execute       sc_get_clocks top 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: entry_proc read_task fir write_task_Pipeline_VITIS_LOOP_54_1 write_task top
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_task] ... 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.compgen.tcl 
INFO-FLOW: Found component top_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component top_sparsemux_9_3_17_1_1.
INFO-FLOW: Append model top_sparsemux_9_3_17_1_1
INFO-FLOW: Found component top_flow_control_loop_delay_pipe.
INFO-FLOW: Append model top_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [fir] ... 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.compgen.tcl 
INFO-FLOW: Found component top_mul_17s_15s_32_1_1.
INFO-FLOW: Append model top_mul_17s_15s_32_1_1
INFO-FLOW: Found component top_mul_17s_15ns_32_1_1.
INFO-FLOW: Append model top_mul_17s_15ns_32_1_1
INFO-FLOW: Found component top_mul_17s_14s_31_1_1.
INFO-FLOW: Append model top_mul_17s_14s_31_1_1
INFO-FLOW: Found component top_mul_17s_12ns_29_1_1.
INFO-FLOW: Append model top_mul_17s_12ns_29_1_1
INFO-FLOW: Found component top_mul_17s_14ns_31_1_1.
INFO-FLOW: Append model top_mul_17s_14ns_31_1_1
INFO-FLOW: Found component top_mul_17s_13ns_30_1_1.
INFO-FLOW: Append model top_mul_17s_13ns_30_1_1
INFO-FLOW: Found component top_mul_17s_13s_30_1_1.
INFO-FLOW: Append model top_mul_17s_13s_30_1_1
INFO-FLOW: Found component top_flow_control_loop_delay_pipe.
INFO-FLOW: Append model top_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [write_task_Pipeline_VITIS_LOOP_54_1] ... 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
INFO-FLOW: Found component top_ctlz_19_19_1_1.
INFO-FLOW: Append model top_ctlz_19_19_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_task] ... 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.compgen.tcl 
INFO-FLOW: Handling components in module [top] ... 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_input_r_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model top_input_r_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component top_input_r_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_input_r_RAM_AUTO_1R1W
INFO-FLOW: Found component top_output_r_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model top_output_r_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component top_output_r_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_output_r_RAM_AUTO_1R1W
INFO-FLOW: Found component top_fifo_w64_d4_S.
INFO-FLOW: Append model top_fifo_w64_d4_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_gmem_m_axi.
INFO-FLOW: Append model top_gmem_m_axi
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_task
INFO-FLOW: Append model fir
INFO-FLOW: Append model write_task_Pipeline_VITIS_LOOP_54_1
INFO-FLOW: Append model write_task
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_fpext_32ns_64_2_no_dsp_1 top_sparsemux_9_3_17_1_1 top_flow_control_loop_delay_pipe top_mul_17s_15s_32_1_1 top_mul_17s_15ns_32_1_1 top_mul_17s_14s_31_1_1 top_mul_17s_12ns_29_1_1 top_mul_17s_14ns_31_1_1 top_mul_17s_13ns_30_1_1 top_mul_17s_13s_30_1_1 top_flow_control_loop_delay_pipe top_ctlz_19_19_1_1 top_flow_control_loop_pipe_sequential_init top_input_r_RAM_AUTO_1R1W_memcore top_input_r_RAM_AUTO_1R1W top_output_r_RAM_AUTO_1R1W_memcore top_output_r_RAM_AUTO_1R1W top_fifo_w64_d4_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_gmem_m_axi top_control_s_axi entry_proc read_task fir write_task_Pipeline_VITIS_LOOP_54_1 write_task top
INFO-FLOW: Generating /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model top_sparsemux_9_3_17_1_1
INFO-FLOW: To file: write model top_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model top_mul_17s_15s_32_1_1
INFO-FLOW: To file: write model top_mul_17s_15ns_32_1_1
INFO-FLOW: To file: write model top_mul_17s_14s_31_1_1
INFO-FLOW: To file: write model top_mul_17s_12ns_29_1_1
INFO-FLOW: To file: write model top_mul_17s_14ns_31_1_1
INFO-FLOW: To file: write model top_mul_17s_13ns_30_1_1
INFO-FLOW: To file: write model top_mul_17s_13s_30_1_1
INFO-FLOW: To file: write model top_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model top_ctlz_19_19_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_input_r_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model top_input_r_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_output_r_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model top_output_r_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_fifo_w64_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_gmem_m_axi
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_task
INFO-FLOW: To file: write model fir
INFO-FLOW: To file: write model write_task_Pipeline_VITIS_LOOP_54_1
INFO-FLOW: To file: write model write_task
INFO-FLOW: To file: write model top
INFO-FLOW: Generating /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/vhdl' dstVlogDir='/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/vlog' tclDir='/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db' modelList='top_fpext_32ns_64_2_no_dsp_1
top_sparsemux_9_3_17_1_1
top_flow_control_loop_delay_pipe
top_mul_17s_15s_32_1_1
top_mul_17s_15ns_32_1_1
top_mul_17s_14s_31_1_1
top_mul_17s_12ns_29_1_1
top_mul_17s_14ns_31_1_1
top_mul_17s_13ns_30_1_1
top_mul_17s_13s_30_1_1
top_flow_control_loop_delay_pipe
top_ctlz_19_19_1_1
top_flow_control_loop_pipe_sequential_init
top_input_r_RAM_AUTO_1R1W_memcore
top_input_r_RAM_AUTO_1R1W
top_output_r_RAM_AUTO_1R1W_memcore
top_output_r_RAM_AUTO_1R1W
top_fifo_w64_d4_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_gmem_m_axi
top_control_s_axi
entry_proc
read_task
fir
write_task_Pipeline_VITIS_LOOP_54_1
write_task
top
' expOnly='0'
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.compgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.compgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.compgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 832.359 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_fpext_32ns_64_2_no_dsp_1
top_sparsemux_9_3_17_1_1
top_flow_control_loop_delay_pipe
top_mul_17s_15s_32_1_1
top_mul_17s_15ns_32_1_1
top_mul_17s_14s_31_1_1
top_mul_17s_12ns_29_1_1
top_mul_17s_14ns_31_1_1
top_mul_17s_13ns_30_1_1
top_mul_17s_13s_30_1_1
top_flow_control_loop_delay_pipe
top_ctlz_19_19_1_1
top_flow_control_loop_pipe_sequential_init
top_input_r_RAM_AUTO_1R1W_memcore
top_input_r_RAM_AUTO_1R1W
top_output_r_RAM_AUTO_1R1W_memcore
top_output_r_RAM_AUTO_1R1W
top_fifo_w64_d4_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_gmem_m_axi
top_control_s_axi
entry_proc
read_task
fir
write_task_Pipeline_VITIS_LOOP_54_1
write_task
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute       source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top MODULE2INSTS {top top entry_proc entry_proc_U0 read_task read_task_U0 fir fir_U0 write_task write_task_U0 write_task_Pipeline_VITIS_LOOP_54_1 grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79} INST2MODULE {top top entry_proc_U0 entry_proc read_task_U0 read_task fir_U0 fir write_task_U0 write_task grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79 write_task_Pipeline_VITIS_LOOP_54_1} INSTDATA {top {DEPTH 1 CHILDREN {entry_proc_U0 read_task_U0 fir_U0 write_task_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_task_U0 {DEPTH 2 CHILDREN {}} fir_U0 {DEPTH 2 CHILDREN {}} write_task_U0 {DEPTH 2 CHILDREN grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79} grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79 {DEPTH 3 CHILDREN {}}} MODULEDATA {read_task {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln43_fu_186_p2 SOURCE fir.cpp:43 VARIABLE icmp_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_50_fu_202_p3 SOURCE fir.cpp:43 VARIABLE empty_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_227_p2 SOURCE fir.cpp:43 VARIABLE first_iter_0 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_1_fu_237_p2 SOURCE fir.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_243_p2 SOURCE fir.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_277_p2 SOURCE fir.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U3 SOURCE fir.cpp:47 VARIABLE pf LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_fu_384_p2 SOURCE fir.cpp:47 VARIABLE sub_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_390_p3 SOURCE fir.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_1_fu_347_p2 SOURCE fir.cpp:47 VARIABLE icmp_ln47_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_1_fu_353_p2 SOURCE fir.cpp:47 VARIABLE sub_ln47_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln47_2_fu_397_p2 SOURCE fir.cpp:47 VARIABLE icmp_ln47_2 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_402_p2 SOURCE fir.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_2_fu_407_p2 SOURCE fir.cpp:47 VARIABLE sub_ln47_2 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_1_fu_412_p3 SOURCE fir.cpp:47 VARIABLE select_ln47_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_3_fu_420_p2 SOURCE fir.cpp:47 VARIABLE icmp_ln47_3 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln47_4_fu_429_p2 SOURCE fir.cpp:47 VARIABLE icmp_ln47_4 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_4_fu_435_p3 SOURCE fir.cpp:47 VARIABLE select_ln47_4 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln47_fu_446_p2 SOURCE fir.cpp:47 VARIABLE ashr_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_2_fu_456_p3 SOURCE fir.cpp:47 VARIABLE select_ln47_2 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln47_5_fu_496_p2 SOURCE fir.cpp:47 VARIABLE icmp_ln47_5 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln47_fu_504_p2 SOURCE fir.cpp:47 VARIABLE shl_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i_fu_524_p8 SOURCE fir.cpp:47 VARIABLE select_ln47_3 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln47_fu_464_p2 SOURCE fir.cpp:47 VARIABLE xor_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln47_fu_469_p2 SOURCE fir.cpp:47 VARIABLE and_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln47_fu_475_p2 SOURCE fir.cpp:47 VARIABLE or_ln47 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln47_1_fu_480_p2 SOURCE fir.cpp:47 VARIABLE xor_ln47_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln47_1_fu_486_p2 SOURCE fir.cpp:47 VARIABLE and_ln47_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_17_1_1_U4 SOURCE fir.cpp:47 VARIABLE storemerge4_i LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} fir {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln12_fu_229_p2 SOURCE fir.cpp:12 VARIABLE icmp_ln12 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_235_p2 SOURCE fir.cpp:12 VARIABLE add_ln12 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_15s_32_1_1_U11 SOURCE fir.cpp:29 VARIABLE mul_ln29 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_fu_285_p2 SOURCE fir.cpp:29 VARIABLE add_ln29 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_15ns_32_1_1_U12 SOURCE fir.cpp:29 VARIABLE mul_ln29_1 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_1_fu_361_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_1 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_14s_31_1_1_U13 SOURCE fir.cpp:29 VARIABLE mul_ln29_2 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_2_fu_388_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_2 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_12ns_29_1_1_U14 SOURCE fir.cpp:29 VARIABLE mul_ln29_3 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_3_fu_425_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_3 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_15ns_32_1_1_U15 SOURCE fir.cpp:29 VARIABLE mul_ln29_4 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_4_fu_489_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_4 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_15s_32_1_1_U16 SOURCE fir.cpp:29 VARIABLE mul_ln29_5 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_5_fu_516_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_5 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_14ns_31_1_1_U17 SOURCE fir.cpp:29 VARIABLE mul_ln29_6 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_6_fu_554_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_6 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_13ns_30_1_1_U18 SOURCE fir.cpp:29 VARIABLE mul_ln29_7 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_7_fu_614_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_7 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_17s_13s_30_1_1_U19 SOURCE fir.cpp:29 VARIABLE mul_ln29_8 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_ln29_8_fu_641_p2 SOURCE fir.cpp:29 VARIABLE add_ln29_8 LOOP sample_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} write_task_Pipeline_VITIS_LOOP_54_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln54_fu_164_p2 SOURCE fir.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_170_p2 SOURCE fir.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln58_fu_196_p2 SOURCE fir.cpp:58 VARIABLE icmp_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_210_p2 SOURCE fir.cpp:58 VARIABLE sub_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_1_fu_224_p1 SOURCE fir.cpp:58 VARIABLE select_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_19_19_1_1_U30 SOURCE fir.cpp:58 VARIABLE tmp_1 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_239_p2 SOURCE fir.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln58_fu_248_p2 SOURCE fir.cpp:58 VARIABLE shl_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_1_fu_276_p3 SOURCE fir.cpp:58 VARIABLE select_ln58_1 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_284_p2 SOURCE fir.cpp:58 VARIABLE sub_ln58_1 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_293_p2 SOURCE fir.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_322_p3 SOURCE fir.cpp:58 VARIABLE empty LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln58_1_fu_185_p2 SOURCE fir.cpp:58 VARIABLE icmp_ln58_1 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_2_fu_366_p3 SOURCE fir.cpp:58 VARIABLE select_ln58_2 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} write_task {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln54_fu_89_p2 SOURCE fir.cpp:54 VARIABLE icmp_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_47_fu_115_p3 SOURCE fir.cpp:54 VARIABLE empty_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_r_c_U SOURCE fir.cpp:70 VARIABLE out_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_r_U SOURCE fir.cpp:68 VARIABLE input_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {17 1000 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_c1_channel_U SOURCE fir.cpp:71 VARIABLE N_c1_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_r_U SOURCE fir.cpp:69 VARIABLE output_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {19 1000 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_c_channel_U SOURCE fir.cpp:76 VARIABLE N_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 35 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 832.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command     autosyn done; 4.95 sec.
Command   csynth_design done; 19.38 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /ecel/apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls opened at Sun Feb 23 14:50:02 EST 2025
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: /apps/xilinx24/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /apps/xilinx24/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
Command       create_platform done; 3.92 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 4.25 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11)
Execute     add_files -tb /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10)
Execute     set_top top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1)
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
Command       create_platform done; 0.45 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.7 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7)
Execute     create_clock -period 5 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.77 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I /apps/xilinx24/Vitis/2024.2/include -I include /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir_test.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/ecel/apps/xilinx24/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir_test.cpp.clang.autosim-tb.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir_test.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir_test.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir_test.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.48 sec.
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
INFO-FLOW: run_clang exec: /apps/xilinx24/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I /apps/xilinx24/Vitis/2024.2/include -I include /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp -o /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/ecel/apps/xilinx24/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.cpp.clang.autosim-tb.out.log 2> /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /apps/xilinx24/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.87 sec.
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.16 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.DependenceCheck.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 20.01 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 84.35 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /ecel/apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls opened at Sun Feb 23 14:52:00 EST 2025
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: /apps/xilinx24/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /apps/xilinx24/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
Command       create_platform done; 4.11 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 4.41 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11)
Execute     add_files -tb /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10)
Execute     set_top top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1)
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
Command       create_platform done; 0.44 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.65 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7)
Execute     create_clock -period 5 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.72 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top xml_exists=0
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/kernel.internal.xml top=top
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=28 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='top_fpext_32ns_64_2_no_dsp_1
top_sparsemux_9_3_17_1_1
top_flow_control_loop_delay_pipe
top_mul_17s_15s_32_1_1
top_mul_17s_15ns_32_1_1
top_mul_17s_14s_31_1_1
top_mul_17s_12ns_29_1_1
top_mul_17s_14ns_31_1_1
top_mul_17s_13ns_30_1_1
top_mul_17s_13s_30_1_1
top_flow_control_loop_delay_pipe
top_ctlz_19_19_1_1
top_flow_control_loop_pipe_sequential_init
top_input_r_RAM_AUTO_1R1W_memcore
top_input_r_RAM_AUTO_1R1W
top_output_r_RAM_AUTO_1R1W_memcore
top_output_r_RAM_AUTO_1R1W
top_fifo_w64_d4_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_gmem_m_axi
top_control_s_axi
entry_proc
read_task
fir
write_task_Pipeline_VITIS_LOOP_54_1
write_task
top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top-io-be.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute     sc_get_clocks top 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s fir1/top.xo 
INFO: [HLS 200-802] Generated output file fir1/top.xo
Command   export_design done; 36.2 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /ecel/apps/xilinx24/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls opened at Sun Feb 23 14:53:09 EST 2025
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: /apps/xilinx24/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /apps/xilinx24/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
Command       create_platform done; 4.34 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 4.58 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9)
Execute     add_files /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp 
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11)
Execute     add_files -tb /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10)
Execute     set_top top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1)
Execute     set_part xczu48dr-ffvg1517-2-e 
Execute       create_platform xczu48dr-ffvg1517-2-e -board  
Command       create_platform done; 0.45 sec.
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu48dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.64 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7)
Execute     create_clock -period 5 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.72 sec.
Execute   apply_ini /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format xo -rtl verilog
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top xml_exists=1
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/kernel.internal.xml top=top
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=28 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='top_fpext_32ns_64_2_no_dsp_1
top_sparsemux_9_3_17_1_1
top_flow_control_loop_delay_pipe
top_mul_17s_15s_32_1_1
top_mul_17s_15ns_32_1_1
top_mul_17s_14s_31_1_1
top_mul_17s_12ns_29_1_1
top_mul_17s_14ns_31_1_1
top_mul_17s_13ns_30_1_1
top_mul_17s_13s_30_1_1
top_flow_control_loop_delay_pipe
top_ctlz_19_19_1_1
top_flow_control_loop_pipe_sequential_init
top_input_r_RAM_AUTO_1R1W_memcore
top_input_r_RAM_AUTO_1R1W
top_output_r_RAM_AUTO_1R1W_memcore
top_output_r_RAM_AUTO_1R1W
top_fifo_w64_d4_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_gmem_m_axi
top_control_s_axi
entry_proc
read_task
fir
write_task_Pipeline_VITIS_LOOP_54_1
write_task
top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top-io-be.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/read_task.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/fir.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task_Pipeline_VITIS_LOOP_54_1.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/write_task.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute     sc_get_clocks top 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/kernel.internal.xml top=top
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.constraint.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /apps/xilinx24/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu48dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_ TopModuleNoPrefix top TopModuleWithPrefix top' export_design_flow='impl' impl_dir='/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xczu48dr-ffvg1517-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8fa0baf238' export_design_flow='impl' export_rpt='/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xczu48dr-ffvg1517-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8fa0ae76a8' export_design_flow='syn' export_rpt='/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s fir1/top.xo 
INFO: [HLS 200-802] Generated output file fir1/top.xo
Command   export_design done; 602.62 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
