OSVVM Verification Component Library
###################################################

OSVVM Verification Component Library
====================================================
OSVVM's growing verification component library 
is tabulated below.  


.. list-table:: 
    :widths: 40 10 10 10
    :header-rows: 1
    
    * - Verification Component(s)
      - User Guide
      - Source
      - Repository
    * - Axi4 Full (Manager, Memory, and Subordinate) VCs
      - :pdfdoc:`UG <Axi4_VC_user_guide.pdf>`
      - :AXI4:`Axi4`
      - :gh:`AXI4`
    * - Axi4 Lite (Manager, Memory, and Subordinate) VCs
      - :pdfdoc:`UG <Axi4_VC_user_guide.pdf>`
      - :AXI4:`Axi4Lite`
      - :gh:`AXI4`
    * - AxiStream Transmitter and Receiver VCs
      - :pdfdoc:`UG <AxiStream_user_guide.pdf>`
      - :AXI4:`AxiStream`
      - :gh:`AXI4`
    * - UART Transmitter and Receiver VCs
      - None
      - :UART:`UART <>`
      - :gh:`UART`
    * - DpRam behavioral model and DpRam controller
      - None
      - :DpRam:`DpRam <>`
      - :gh:`DpRam`

Note all of the OSVVM verification components use the model independent 
transaction interfaces which are defined in :gh:`OSVVM-Common`. 
It is required to be in the directory `OsvvmLibraries/Common`.


