module partsel_00758(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [29:5] x4;
  wire signed [24:0] x5;
  wire signed [31:4] x6;
  wire signed [31:4] x7;
  wire signed [31:5] x8;
  wire signed [5:26] x9;
  wire [27:3] x10;
  wire [1:28] x11;
  wire signed [29:7] x12;
  wire signed [3:30] x13;
  wire signed [3:30] x14;
  wire [6:26] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [2:29] p0 = 422880228;
  localparam [25:7] p1 = 885915454;
  localparam signed [27:7] p2 = 253410391;
  localparam signed [26:4] p3 = 204879931;
  assign x4 = x0;
  assign x5 = {2{x0[25 + s3 -: 8]}};
  assign x6 = ((!ctrl[0] && !ctrl[2] && !ctrl[1] ? {((p0[17 +: 2] - (x2[13 + s3 -: 3] | p3)) | p0), ((p0[23] + (x0[7 + s1] ^ x5[12 + s0 -: 7])) + (p3 - x1[4 + s2]))} : (({2{x5[27 + s1 -: 1]}} & p0[19 +: 2]) & x3[20 -: 3])) ^ ((p1 | x3[13 +: 1]) ^ x0));
  assign x7 = p3[18 + s3 +: 4];
  assign x8 = x6[19 +: 2];
  assign x9 = p0[14 -: 2];
  assign x10 = {2{x9}};
  assign x11 = x7[24 + s2 +: 8];
  assign x12 = ({((p0 + (p2[12 + s3 -: 7] & x1[19 +: 2])) ^ ({2{p1}} | (x6[22 -: 4] | p3))), p1[15 + s3]} & p1[19 -: 1]);
  assign x13 = ({2{{x9[17 -: 1], p3[6 + s2 -: 1]}}} | x8[14 +: 3]);
  assign x14 = ({2{p3[0 + s1 -: 4]}} + x6[8 +: 3]);
  assign x15 = p1[3 + s0 +: 4];
  assign y0 = (p3[15 + s1] | (x5 | (((x0 + x15[21 -: 4]) + (x11 + p1)) - ({(x13[9 +: 3] - x8[21 + s0 -: 5]), p1} ^ {2{p2[23]}}))));
  assign y1 = p2[21];
  assign y2 = x10[22 -: 2];
  assign y3 = (ctrl[0] || !ctrl[0] || !ctrl[2] ? p1[18 -: 1] : {(ctrl[1] && !ctrl[3] && ctrl[3] ? ((p1[13 + s2] & p2[23]) | x13[2 + s1 -: 5]) : {{2{x8[14 -: 2]}}, (!ctrl[1] && !ctrl[2] || !ctrl[3] ? p0[20 + s2 -: 7] : x1[13 -: 4])}), x12[8 + s0]});
endmodule
