module and32(S, A, B);

	output[31:0] S;
	input[31:0] A, B;
	
	and s31 (S[31], A[31], B[31]);
	and s30 (S[30], A[30], B[30]);
	and s29 (S[29], A[29], B[29]);
	and s28 (S[28], A[28], B[28]);
	
	and s27 (S[27], A[27], B[27]);
	and s26 (S[26], A[26], B[26]);
	and s25 (S[25], A[25], B[25]);
	and s24 (S[24], A[24], B[24]);
	
	and s23 (S[23], A[23], B[23]);
	and s22 (S[22], A[22], B[22]);
	and s21 (S[21], A[21], B[21]);
	and s20 (S[20], A[20], B[20]);
	
	and s19 (S[19], A[19], B[19]);
	and s18 (S[18], A[18], B[18]);
	and s17 (S[17], A[17], B[17]);
	and s16 (S[16], A[16], B[16]);
	
	and s15 (S[15], A[15], B[15]);
	and s14 (S[14], A[14], B[14]);
	and s13 (S[13], A[13], B[13]);
	and s12 (S[12], A[12], B[12]);
	
	and s11 (S[11], A[11], B[11]);
	and s10 (S[10], A[10], B[10]);
	and s9 (S[9], A[9], B[9]);
	and s8 (S[8], A[8], B[8]);
	
	and s7 (S[7], A[7], B[7]);
	and s6 (S[6], A[6], B[6]);
	and s5 (S[5], A[5], B[5]);
	and s4 (S[4], A[4], B[4]);
	
	and s3 (S[3], A[3], B[3]);
	and s2 (S[2], A[2], B[2]);
	and s1 (S[1], A[1], B[1]);
	and s0 (S[0], A[0], B[0]);

endmodule 