// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_patch_embed_accumulate_16u_128u_8u_s (
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        x,
        patches31_address0,
        patches31_ce0,
        patches31_d0,
        patches31_q0,
        patches31_we0,
        patches31_address1,
        patches31_ce1,
        patches31_d1,
        patches31_q1,
        patches31_we1,
        y_block,
        patch_embed_bias_address0,
        patch_embed_bias_ce0,
        patch_embed_bias_d0,
        patch_embed_bias_q0,
        patch_embed_bias_we0,
        patch_embed_bias_address1,
        patch_embed_bias_ce1,
        patch_embed_bias_d1,
        patch_embed_bias_q1,
        patch_embed_bias_we1,
        patch_embed_weights_address0,
        patch_embed_weights_ce0,
        patch_embed_weights_d0,
        patch_embed_weights_q0,
        patch_embed_weights_we0,
        patch_embed_weights_address1,
        patch_embed_weights_ce1,
        patch_embed_weights_d1,
        patch_embed_weights_q1,
        patch_embed_weights_we1,
        ap_clk,
        ap_rst,
        y_block_ap_vld,
        ap_start,
        x_ap_vld,
        patches31_full_n,
        patches31_write,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] x;
output  [7:0] patches31_address0;
output   patches31_ce0;
output  [511:0] patches31_d0;
input  [511:0] patches31_q0;
output   patches31_we0;
output  [7:0] patches31_address1;
output   patches31_ce1;
output  [511:0] patches31_d1;
input  [511:0] patches31_q1;
output   patches31_we1;
input  [2:0] y_block;
output  [4:0] patch_embed_bias_address0;
output   patch_embed_bias_ce0;
output  [127:0] patch_embed_bias_d0;
input  [127:0] patch_embed_bias_q0;
output   patch_embed_bias_we0;
output  [4:0] patch_embed_bias_address1;
output   patch_embed_bias_ce1;
output  [127:0] patch_embed_bias_d1;
input  [127:0] patch_embed_bias_q1;
output   patch_embed_bias_we1;
output  [10:0] patch_embed_weights_address0;
output   patch_embed_weights_ce0;
output  [2047:0] patch_embed_weights_d0;
input  [2047:0] patch_embed_weights_q0;
output   patch_embed_weights_we0;
output  [10:0] patch_embed_weights_address1;
output   patch_embed_weights_ce1;
output  [2047:0] patch_embed_weights_d1;
input  [2047:0] patch_embed_weights_q1;
output   patch_embed_weights_we1;
input   ap_clk;
input   ap_rst;
input   y_block_ap_vld;
input   ap_start;
input   x_ap_vld;
input   patches31_full_n;
output   patches31_write;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start;
wire    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_done;
wire    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_continue;
wire    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_idle;
wire    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready;
wire   [6:0] patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_return;
wire    tmp_full_n;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_ap_start;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_ap_done;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_ap_continue;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_ap_idle;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWVALID;
wire   [63:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWADDR;
wire   [0:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWID;
wire   [31:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLEN;
wire   [2:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWSIZE;
wire   [1:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWBURST;
wire   [1:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLOCK;
wire   [3:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWCACHE;
wire   [2:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWPROT;
wire   [3:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWQOS;
wire   [3:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWREGION;
wire   [0:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWUSER;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WVALID;
wire   [255:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WDATA;
wire   [31:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WSTRB;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WLAST;
wire   [0:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WID;
wire   [0:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WUSER;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARVALID;
wire   [63:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARADDR;
wire   [0:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARID;
wire   [31:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLEN;
wire   [2:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARSIZE;
wire   [1:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARBURST;
wire   [1:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLOCK;
wire   [3:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARCACHE;
wire   [2:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARPROT;
wire   [3:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARQOS;
wire   [3:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARREGION;
wire   [0:0] patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARUSER;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_RREADY;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_BREADY;
wire   [255:0] patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_din;
wire    patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_write;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_done;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_continue;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_idle;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_image_stream_read;
wire   [7:0] patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address0;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce0;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we0;
wire   [511:0] patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d0;
wire   [7:0] patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address1;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce1;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we1;
wire   [511:0] patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d1;
wire   [4:0] patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_address0;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_ce0;
wire   [10:0] patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_address0;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_ce0;
wire    patch_embed_accumulate_compute_16u_128u_8u_U0_patches_write;
wire   [6:0] tmp_dout;
wire   [1:0] tmp_num_data_valid;
wire   [1:0] tmp_fifo_cap;
wire    tmp_empty_n;
wire    image_stream_i_full_n;
wire   [255:0] image_stream_i_dout;
wire   [1:0] image_stream_i_num_data_valid;
wire   [1:0] image_stream_i_fifo_cap;
wire    image_stream_i_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready;
wire    ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready;
reg    ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready;
wire    ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready;
reg    ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready;
wire    ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready = 1'b0;
#0 ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready = 1'b0;
#0 ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready = 1'b0;
end

ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start),
    .ap_done(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_done),
    .ap_continue(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_continue),
    .ap_idle(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_idle),
    .ap_ready(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready),
    .y_block(y_block),
    .ap_return(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_return)
);

ViT_act_patch_embed_accumulate_read_16u_128u_8u_s patch_embed_accumulate_read_16u_128u_8u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(patch_embed_accumulate_read_16u_128u_8u_U0_ap_start),
    .ap_done(patch_embed_accumulate_read_16u_128u_8u_U0_ap_done),
    .ap_continue(patch_embed_accumulate_read_16u_128u_8u_U0_ap_continue),
    .ap_idle(patch_embed_accumulate_read_16u_128u_8u_U0_ap_idle),
    .ap_ready(patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready),
    .m_axi_inout1_AWVALID(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWVALID),
    .m_axi_inout1_AWREADY(1'b0),
    .m_axi_inout1_AWADDR(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWADDR),
    .m_axi_inout1_AWID(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWID),
    .m_axi_inout1_AWLEN(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLEN),
    .m_axi_inout1_AWSIZE(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWSIZE),
    .m_axi_inout1_AWBURST(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWBURST),
    .m_axi_inout1_AWLOCK(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLOCK),
    .m_axi_inout1_AWCACHE(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWCACHE),
    .m_axi_inout1_AWPROT(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWPROT),
    .m_axi_inout1_AWQOS(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWQOS),
    .m_axi_inout1_AWREGION(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWREGION),
    .m_axi_inout1_AWUSER(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWUSER),
    .m_axi_inout1_WVALID(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WVALID),
    .m_axi_inout1_WREADY(1'b0),
    .m_axi_inout1_WDATA(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WDATA),
    .m_axi_inout1_WSTRB(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WSTRB),
    .m_axi_inout1_WLAST(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WLAST),
    .m_axi_inout1_WID(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WID),
    .m_axi_inout1_WUSER(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WUSER),
    .m_axi_inout1_ARVALID(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARVALID),
    .m_axi_inout1_ARREADY(m_axi_inout1_ARREADY),
    .m_axi_inout1_ARADDR(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARADDR),
    .m_axi_inout1_ARID(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARID),
    .m_axi_inout1_ARLEN(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLEN),
    .m_axi_inout1_ARSIZE(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARSIZE),
    .m_axi_inout1_ARBURST(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARBURST),
    .m_axi_inout1_ARLOCK(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLOCK),
    .m_axi_inout1_ARCACHE(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARCACHE),
    .m_axi_inout1_ARPROT(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARPROT),
    .m_axi_inout1_ARQOS(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARQOS),
    .m_axi_inout1_ARREGION(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARREGION),
    .m_axi_inout1_ARUSER(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARUSER),
    .m_axi_inout1_RVALID(m_axi_inout1_RVALID),
    .m_axi_inout1_RREADY(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_RREADY),
    .m_axi_inout1_RDATA(m_axi_inout1_RDATA),
    .m_axi_inout1_RLAST(m_axi_inout1_RLAST),
    .m_axi_inout1_RID(m_axi_inout1_RID),
    .m_axi_inout1_RFIFONUM(m_axi_inout1_RFIFONUM),
    .m_axi_inout1_RUSER(m_axi_inout1_RUSER),
    .m_axi_inout1_RRESP(m_axi_inout1_RRESP),
    .m_axi_inout1_BVALID(1'b0),
    .m_axi_inout1_BREADY(patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_BREADY),
    .m_axi_inout1_BRESP(2'd0),
    .m_axi_inout1_BID(1'd0),
    .m_axi_inout1_BUSER(1'd0),
    .image_r(x),
    .image_stream_din(patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_din),
    .image_stream_num_data_valid(image_stream_i_num_data_valid),
    .image_stream_fifo_cap(image_stream_i_fifo_cap),
    .image_stream_full_n(image_stream_i_full_n),
    .image_stream_write(patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_write),
    .p_read(tmp_dout)
);

ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s patch_embed_accumulate_compute_16u_128u_8u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start),
    .ap_done(patch_embed_accumulate_compute_16u_128u_8u_U0_ap_done),
    .ap_continue(patch_embed_accumulate_compute_16u_128u_8u_U0_ap_continue),
    .ap_idle(patch_embed_accumulate_compute_16u_128u_8u_U0_ap_idle),
    .ap_ready(patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready),
    .image_stream_dout(image_stream_i_dout),
    .image_stream_num_data_valid(image_stream_i_num_data_valid),
    .image_stream_fifo_cap(image_stream_i_fifo_cap),
    .image_stream_empty_n(image_stream_i_empty_n),
    .image_stream_read(patch_embed_accumulate_compute_16u_128u_8u_U0_image_stream_read),
    .patches_address0(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address0),
    .patches_ce0(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce0),
    .patches_we0(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we0),
    .patches_d0(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d0),
    .patches_q0(patches31_q0),
    .patches_address1(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address1),
    .patches_ce1(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce1),
    .patches_we1(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we1),
    .patches_d1(patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d1),
    .patch_embed_bias_address0(patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_address0),
    .patch_embed_bias_ce0(patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_ce0),
    .patch_embed_bias_q0(patch_embed_bias_q0),
    .patch_embed_weights_address0(patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_address0),
    .patch_embed_weights_ce0(patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_ce0),
    .patch_embed_weights_q0(patch_embed_weights_q0)
);

ViT_act_fifo_w7_d2_S tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_return),
    .if_full_n(tmp_full_n),
    .if_write(patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_done),
    .if_dout(tmp_dout),
    .if_num_data_valid(tmp_num_data_valid),
    .if_fifo_cap(tmp_fifo_cap),
    .if_empty_n(tmp_empty_n),
    .if_read(patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready)
);

ViT_act_fifo_w256_d2_S image_stream_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_din),
    .if_full_n(image_stream_i_full_n),
    .if_write(patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_write),
    .if_dout(image_stream_i_dout),
    .if_num_data_valid(image_stream_i_num_data_valid),
    .if_fifo_cap(image_stream_i_fifo_cap),
    .if_empty_n(image_stream_i_empty_n),
    .if_read(patch_embed_accumulate_compute_16u_128u_8u_U0_image_stream_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready;
        end
    end
end

assign ap_done = patch_embed_accumulate_compute_16u_128u_8u_U0_ap_done;

assign ap_idle = (patch_embed_accumulate_read_16u_128u_8u_U0_ap_idle & patch_embed_accumulate_compute_16u_128u_8u_U0_ap_idle & patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_idle & (tmp_empty_n ^ 1'b1));

assign ap_ready = ap_sync_ready;

assign ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready = (patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready | ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready);

assign ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready = (patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready | ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready);

assign ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready = (patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready | ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready);

assign ap_sync_ready = (ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready & ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready & ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready);

assign m_axi_inout1_ARADDR = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARADDR;

assign m_axi_inout1_ARBURST = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARBURST;

assign m_axi_inout1_ARCACHE = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARCACHE;

assign m_axi_inout1_ARID = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARID;

assign m_axi_inout1_ARLEN = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLEN;

assign m_axi_inout1_ARLOCK = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLOCK;

assign m_axi_inout1_ARPROT = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARPROT;

assign m_axi_inout1_ARQOS = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARQOS;

assign m_axi_inout1_ARREGION = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARREGION;

assign m_axi_inout1_ARSIZE = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARSIZE;

assign m_axi_inout1_ARUSER = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARUSER;

assign m_axi_inout1_ARVALID = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARVALID;

assign m_axi_inout1_AWADDR = 64'd0;

assign m_axi_inout1_AWBURST = 2'd0;

assign m_axi_inout1_AWCACHE = 4'd0;

assign m_axi_inout1_AWID = 1'd0;

assign m_axi_inout1_AWLEN = 32'd0;

assign m_axi_inout1_AWLOCK = 2'd0;

assign m_axi_inout1_AWPROT = 3'd0;

assign m_axi_inout1_AWQOS = 4'd0;

assign m_axi_inout1_AWREGION = 4'd0;

assign m_axi_inout1_AWSIZE = 3'd0;

assign m_axi_inout1_AWUSER = 1'd0;

assign m_axi_inout1_AWVALID = 1'b0;

assign m_axi_inout1_BREADY = 1'b0;

assign m_axi_inout1_RREADY = patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_RREADY;

assign m_axi_inout1_WDATA = 256'd0;

assign m_axi_inout1_WID = 1'd0;

assign m_axi_inout1_WLAST = 1'b0;

assign m_axi_inout1_WSTRB = 32'd0;

assign m_axi_inout1_WUSER = 1'd0;

assign m_axi_inout1_WVALID = 1'b0;

assign patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_continue = tmp_full_n;

assign patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start = ((ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready ^ 1'b1) & ap_start);

assign patch_embed_accumulate_compute_16u_128u_8u_U0_ap_continue = ap_continue;

assign patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start = ((ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready ^ 1'b1) & ap_start);

assign patch_embed_accumulate_compute_16u_128u_8u_U0_patches_write = 1'b0;

assign patch_embed_accumulate_read_16u_128u_8u_U0_ap_continue = 1'b1;

assign patch_embed_accumulate_read_16u_128u_8u_U0_ap_start = (tmp_empty_n & (ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready ^ 1'b1) & ap_start);

assign patch_embed_bias_address0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_address0;

assign patch_embed_bias_address1 = 5'd0;

assign patch_embed_bias_ce0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_ce0;

assign patch_embed_bias_ce1 = 1'b0;

assign patch_embed_bias_d0 = 128'd0;

assign patch_embed_bias_d1 = 128'd0;

assign patch_embed_bias_we0 = 1'b0;

assign patch_embed_bias_we1 = 1'b0;

assign patch_embed_weights_address0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_address0;

assign patch_embed_weights_address1 = 11'd0;

assign patch_embed_weights_ce0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_ce0;

assign patch_embed_weights_ce1 = 1'b0;

assign patch_embed_weights_d0 = 2048'd0;

assign patch_embed_weights_d1 = 2048'd0;

assign patch_embed_weights_we0 = 1'b0;

assign patch_embed_weights_we1 = 1'b0;

assign patches31_address0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address0;

assign patches31_address1 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address1;

assign patches31_ce0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce0;

assign patches31_ce1 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce1;

assign patches31_d0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d0;

assign patches31_d1 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d1;

assign patches31_we0 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we0;

assign patches31_we1 = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we1;

assign patches31_write = patch_embed_accumulate_compute_16u_128u_8u_U0_patches_write;

endmodule //ViT_act_patch_embed_accumulate_16u_128u_8u_s
