
*** Running vivado
    with args -log design_1_rgb_to_yuv422_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rgb_to_yuv422_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_rgb_to_yuv422_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_rgb_to_yuv422_0, cache-ID = 4313dfe4c4106775.
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 11:27:17 2022...
