through cache
read p
write through
the parent
simulation proofs
write through cache
read p v
atomic write through
seq consistent register
i o automaton
