# Multicycle-Processor
Implementation of a complete MIPS Multicycle processor using Verilog
## Multicycle MIPS processor
![Main-Processor](https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/f4a9920d-16f9-4066-9999-e18cfddfcefc)
## Control Unit Internal Structure
<img width="219" alt="Control" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/6a8e0c1c-6075-42a2-bf28-5a3930c23884">
## ALUOp Encoding
<img width="228" alt="Encoding" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/b6a0d814-ce8d-415a-a508-b6911ca5d52e">
## ALU Decoder Table
<img width="354" alt="TT" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/b4b199b2-e527-45ea-adf6-6f3877c60df7">
# FSM State Diagram
<img width="551" alt="FSM" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/b5dd189b-d75e-4d32-9298-c7995cdf1127">
