{
  "name": "Zilog Z8000",
  "year": 1979,
  "clock_mhz": 4.0,
  "bus_width": 16,
  "transistors": 17500,
  "timing_categories": {
    "ld_r_r": {
      "cycles": 3,
      "weight": 0.22,
      "desc": "LD R,R"
    },
    "ld_r_im": {
      "cycles": 4,
      "weight": 0.15,
      "desc": "LD R,#imm"
    },
    "ld_r_mem": {
      "cycles": 7,
      "weight": 0.18,
      "desc": "LD R,@addr"
    },
    "alu_r": {
      "cycles": 4,
      "weight": 0.2,
      "desc": "ADD, SUB, etc."
    },
    "alu_mem": {
      "cycles": 8,
      "weight": 0.08,
      "desc": "ALU with memory"
    },
    "jp": {
      "cycles": 6,
      "weight": 0.08,
      "desc": "JP cc"
    },
    "call_ret": {
      "cycles": 12,
      "weight": 0.05,
      "desc": "CALL, RET"
    },
    "multiply": {
      "cycles": 70,
      "weight": 0.02,
      "desc": "MULT"
    },
    "divide": {
      "cycles": 107,
      "weight": 0.02,
      "desc": "DIV"
    }
  },
  "validation_targets": {
    "ips_range": [
      500000,
      1200000
    ],
    "cpi_range": [
      3,
      12
    ],
    "expected_bottlenecks": [
      "decode",
      "memory"
    ]
  },
  "source": "Z8000 CPU Users Manual"
}