Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -o adc_tb.exe --prj /opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.sim/sim_1/behav/adc_tb.prj -top work.adc_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.srcs/sources_1/new/pwm.vhd" into library work
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.srcs/sim_1/new/adc_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96588 KB
Fuse CPU Usage: 1150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity pwm [pwm_default]
Compiling architecture arch of entity adc_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable adc_tb.exe
Fuse Memory Usage: 111280 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 1610 ms
