INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-311] analyzing module TrafficController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sim_1/new/traffictestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffictestbench
