reg: 
logic: 
top: 
datapath__3: 
logic__2: 
reg__1: 
datapath__2: 
reg__2: 
datapath__1: 
datapath: 
logic__6: 
logic__1: 
muxpart: 
timer_ms: 
LED_blinker: 
logic__3: 
counter: 
