/*
 * Copyright (c) PyPTO Contributors.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 * -----------------------------------------------------------------------------------------------------------
 */
/**
 * Unit tests for SharedMemory layout from shared_memory.h
 *
 * Tests creation, validation, per-ring independence, alignment, size
 * calculation, and error handling under the DeviceArena-backed init model:
 *   - Wrapper and SM buffer both live in a caller-supplied DeviceArena.
 *   - handle->init(...) writes fields in place; arena.release() reclaims.
 */

#include <gtest/gtest.h>
#include <cstring>
#include <limits>
#include <vector>
#include "runtime_core.h"
#include "runtime_status.h"
#include "shared_memory.h"

namespace {

// Reserve + commit a fresh handle + sm_base on `arena` and run init.
// Returns the wrapper pointer (arena-owned) or nullptr on init failure.
SharedMemoryHandle *make_handle(DeviceArena &arena, uint64_t task_window_size, uint64_t heap_size) {
    const uint64_t sm_size = SharedMemoryHandle::calculate_size(task_window_size);
    const size_t off_handle = arena.reserve(sizeof(SharedMemoryHandle), alignof(SharedMemoryHandle));
    const size_t off_buffer = arena.reserve(static_cast<size_t>(sm_size), CHIP_ALIGN_SIZE);
    if (arena.commit() == nullptr) return nullptr;

    auto *handle = static_cast<SharedMemoryHandle *>(arena.region_ptr(off_handle));
    std::memset(handle, 0, sizeof(*handle));
    void *buffer = arena.region_ptr(off_buffer);
    std::memset(buffer, 0, static_cast<size_t>(sm_size));
    if (!handle->init(buffer, sm_size, task_window_size, heap_size)) return nullptr;
    return handle;
}

}  // namespace

// =============================================================================
// Fixture (default-sized, libc-backed arena)
// =============================================================================

class SharedMemoryTest : public ::testing::Test {
protected:
    DeviceArena arena;
    SharedMemoryHandle *handle = nullptr;

    void SetUp() override {
        handle = SharedMemoryHandle::create_and_init_default(arena);
        ASSERT_NE(handle, nullptr);
    }

    void TearDown() override {
        handle = nullptr;
        arena.release();
    }
};

// =============================================================================
// Normal path
// =============================================================================

TEST_F(SharedMemoryTest, CreateDefaultReturnsNonNull) {
    EXPECT_NE(handle->sm_base, nullptr);
    EXPECT_GT(handle->sm_size, 0u);
}

TEST_F(SharedMemoryTest, NotOwnerOfArenaBackedHandle) {
    // The arena owns both the wrapper and the SM buffer; the handle must
    // not try to free them in destroy().
    EXPECT_FALSE(handle->is_owner);
}

TEST_F(SharedMemoryTest, HeaderInitValues) {
    auto *hdr = handle->header;
    EXPECT_EQ(hdr->orchestrator_done.load(), 0);
    EXPECT_EQ(hdr->orch_error_code.load(), 0);
    EXPECT_EQ(hdr->sched_error_bitmap.load(), 0);
    EXPECT_EQ(hdr->sched_error_code.load(), 0);

    // Stall sub-classification fields start cleared; task_id/core are -1 (no S1
    // locator) so a stale read never points at a real task/core.
    EXPECT_EQ(hdr->sched_stall_detail.load(), SIMPLER_STALL_DETAIL_NONE);
    EXPECT_EQ(hdr->sched_stall_completed.load(), 0);
    EXPECT_EQ(hdr->sched_stall_total.load(), 0);
    EXPECT_EQ(hdr->sched_stall_cnt_running.load(), 0);
    EXPECT_EQ(hdr->sched_stall_cnt_ready.load(), 0);
    EXPECT_EQ(hdr->sched_stall_cnt_waiting.load(), 0);
    EXPECT_EQ(hdr->sched_stall_orch_done.load(), 0);
    EXPECT_EQ(hdr->sched_stall_task_id.load(), -1);
    EXPECT_EQ(hdr->sched_stall_core.load(), -1);

    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        auto &fc = hdr->rings[r].fc;
        EXPECT_EQ(fc.current_task_index.load(), 0);
        EXPECT_EQ(fc.last_task_alive.load(), 0);
    }
}

// =============================================================================
// Stall sub-classification (pure decision, no scheduler state)
// =============================================================================

TEST(StallClassificationTest, PriorityRunningOverEverything) {
    // RUNNING dominates regardless of ready/waiting/orch_done.
    EXPECT_EQ(classify_stall_detail(2, 5, 7, 0), SIMPLER_STALL_DETAIL_RUNNING_STALLED);
    EXPECT_EQ(classify_stall_detail(1, 0, 0, 1), SIMPLER_STALL_DETAIL_RUNNING_STALLED);
}

TEST(StallClassificationTest, PriorityReadyThenWaiting) {
    EXPECT_EQ(classify_stall_detail(0, 3, 4, 0), SIMPLER_STALL_DETAIL_READY_IDLE);
    EXPECT_EQ(classify_stall_detail(0, 0, 4, 1), SIMPLER_STALL_DETAIL_DEP_DEADLOCK);
}

TEST(StallClassificationTest, AllZeroSplitsOnOrchDone) {
    // No running/ready/waiting: orchestrator-not-done is starvation; done is the
    // accounting/corruption 'unknown' bucket.
    EXPECT_EQ(classify_stall_detail(0, 0, 0, 0), SIMPLER_STALL_DETAIL_ORCH_STARVATION);
    EXPECT_EQ(classify_stall_detail(0, 0, 0, 1), SIMPLER_STALL_DETAIL_UNKNOWN);
}

TEST(StallClassificationTest, NamesAreStableAndDistinct) {
    EXPECT_STREQ(stall_detail_name(SIMPLER_STALL_DETAIL_NONE), "none");
    EXPECT_STREQ(stall_detail_name(SIMPLER_STALL_DETAIL_RUNNING_STALLED), "S1:running-stalled");
    EXPECT_STREQ(stall_detail_name(SIMPLER_STALL_DETAIL_READY_IDLE), "S3:ready-but-all-idle");
    EXPECT_STREQ(stall_detail_name(SIMPLER_STALL_DETAIL_DEP_DEADLOCK), "S4:dependency-deadlock");
    EXPECT_STREQ(stall_detail_name(SIMPLER_STALL_DETAIL_ORCH_STARVATION), "S5:orchestrator-starvation");
    EXPECT_STREQ(stall_detail_name(SIMPLER_STALL_DETAIL_UNKNOWN), "unknown:accounting/corruption");
    EXPECT_STREQ(stall_detail_name(12345), "invalid");
}

TEST_F(SharedMemoryTest, Validate) { EXPECT_TRUE(handle->validate()); }

TEST_F(SharedMemoryTest, PerRingIndependence) {
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        EXPECT_NE(handle->header->rings[r].task_descriptors, nullptr) << "Ring " << r;
        EXPECT_NE(handle->header->rings[r].task_payloads, nullptr) << "Ring " << r;
    }
    for (int r = 1; r < CHIP_MAX_RING_DEPTH; r++) {
        EXPECT_NE(handle->header->rings[r].task_descriptors, handle->header->rings[0].task_descriptors) << "Ring " << r;
    }
}

TEST_F(SharedMemoryTest, PointerAlignment) {
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        auto addr = reinterpret_cast<uintptr_t>(handle->header->rings[r].task_descriptors);
        EXPECT_EQ(addr % CHIP_ALIGN_SIZE, 0u) << "Ring " << r << " descriptors not aligned";
    }
}

TEST_F(SharedMemoryTest, HeaderAlignment) {
    uintptr_t header_addr = (uintptr_t)handle->header;
    EXPECT_EQ(header_addr % CHIP_ALIGN_SIZE, 0u) << "Header must be cache-line aligned";
}

// Descriptor and payload regions don't overlap within or across rings.
TEST(SharedMemoryLayout, RegionsNonOverlapping) {
    DeviceArena arena;
    SharedMemoryHandle *h = make_handle(arena, /*ws=*/64, /*heap=*/4096);
    ASSERT_NE(h, nullptr);

    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        uintptr_t desc_start = (uintptr_t)h->header->rings[r].task_descriptors;
        uintptr_t desc_end = desc_start + 64 * sizeof(TaskDescriptor);
        uintptr_t payload_start = (uintptr_t)h->header->rings[r].task_payloads;

        EXPECT_GE(payload_start, desc_end) << "Ring " << r << ": payload region should not overlap descriptors";
    }

    for (int r = 0; r < CHIP_MAX_RING_DEPTH - 1; r++) {
        uintptr_t this_payload_end = (uintptr_t)h->header->rings[r].task_payloads + 64 * sizeof(TaskPayload);
        uintptr_t next_desc_start = (uintptr_t)h->header->rings[r + 1].task_descriptors;
        EXPECT_GE(next_desc_start, this_payload_end) << "Ring " << r << " and " << (r + 1) << " should not overlap";
    }
}

// =============================================================================
// Size calculation
// =============================================================================

TEST(SharedMemoryCalcSize, NonZero) {
    uint64_t size = SharedMemoryHandle::calculate_size(CHIP_TASK_WINDOW_SIZE);
    EXPECT_GT(size, 0u);
}

TEST(SharedMemoryCalcSize, LargerWindowGivesLargerSize) {
    uint64_t small_size = SharedMemoryHandle::calculate_size(64);
    uint64_t large_size = SharedMemoryHandle::calculate_size(256);
    EXPECT_GT(large_size, small_size);
}

TEST(SharedMemoryCalcSize, HeaderAligned) { EXPECT_EQ(sizeof(SharedMemoryHeader) % CHIP_ALIGN_SIZE, 0u); }

TEST(SharedMemoryCalcSize, PerRingDifferentSizes) {
    uint64_t ws[CHIP_MAX_RING_DEPTH] = {128, 256, 512, 1024, 128, 256, 512, 1024, 128, 256, 512, 1024};
    uint64_t size = SharedMemoryHandle::calculate_size_per_ring(ws);

    uint64_t uniform_size = SharedMemoryHandle::calculate_size(128);
    EXPECT_GT(size, uniform_size);
}

TEST(SharedMemoryLayout, InitPerRingWritesHeaderValues) {
    uint64_t ws[CHIP_MAX_RING_DEPTH] = {16, 32, 64, 128, 16, 32, 64, 128, 16, 32, 64, 128};
    uint64_t heaps[CHIP_MAX_RING_DEPTH] = {10 * 1024, 20 * 1024, 30 * 1024, 40 * 1024, 10 * 1024, 20 * 1024,
                                           30 * 1024, 40 * 1024, 10 * 1024, 20 * 1024, 30 * 1024, 40 * 1024};
    const uint64_t sm_size = SharedMemoryHandle::calculate_size_per_ring(ws);

    DeviceArena arena;
    const size_t off_handle = arena.reserve(sizeof(SharedMemoryHandle), alignof(SharedMemoryHandle));
    const size_t off_buffer = arena.reserve(static_cast<size_t>(sm_size), CHIP_ALIGN_SIZE);
    ASSERT_NE(arena.commit(), nullptr);

    auto *handle = static_cast<SharedMemoryHandle *>(arena.region_ptr(off_handle));
    std::memset(handle, 0, sizeof(*handle));
    void *buffer = arena.region_ptr(off_buffer);
    std::memset(buffer, 0, static_cast<size_t>(sm_size));
    ASSERT_TRUE(handle->init_per_ring(buffer, sm_size, ws, heaps));

    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        EXPECT_EQ(handle->header->rings[r].task_window_size, ws[r]);
        EXPECT_EQ(handle->header->rings[r].heap_size, heaps[r]);
        EXPECT_EQ(handle->header->rings[r].task_window_mask, static_cast<int32_t>(ws[r] - 1));
    }
}

TEST(RuntimeArenaLayout, PerRingConfigInitializesRuntimeComponents) {
    uint64_t ws[CHIP_MAX_RING_DEPTH] = {16, 32, 64, 128, 16, 32, 64, 128, 16, 32, 64, 128};
    uint64_t heaps[CHIP_MAX_RING_DEPTH] = {10 * 1024, 20 * 1024, 30 * 1024, 40 * 1024, 10 * 1024, 20 * 1024,
                                           30 * 1024, 40 * 1024, 10 * 1024, 20 * 1024, 30 * 1024, 40 * 1024};
    int32_t dep_caps[CHIP_MAX_RING_DEPTH] = {4, 8, 16, 32, 4, 8, 16, 32, 4, 8, 16, 32};
    const uint64_t sm_size = SharedMemoryHandle::calculate_size_per_ring(ws);
    uint64_t total_heap = 0;
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        total_heap += heaps[r];
    }

    DeviceArena runtime_arena;
    RuntimeArenaLayout layout = runtime_reserve_layout(runtime_arena, ws, heaps, dep_caps);
    ASSERT_NE(runtime_arena.commit(DeviceArena::kDefaultBaseAlign), nullptr);

    DeviceArena sm_arena;
    const size_t sm_off = sm_arena.reserve(static_cast<size_t>(sm_size), CHIP_ALIGN_SIZE);
    ASSERT_NE(sm_arena.commit(), nullptr);
    void *sm = sm_arena.region_ptr(sm_off);
    std::memset(sm, 0, static_cast<size_t>(sm_size));

    std::vector<char> gm(static_cast<size_t>(total_heap));
    RuntimeContext *rt =
        runtime_init_data_from_layout(runtime_arena, layout, MODE_EXECUTE, sm, sm_size, gm.data(), heaps);
    ASSERT_NE(rt, nullptr);
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        EXPECT_FALSE(rt->scheduler.ring_sched_states[r].publication_batching_enabled);
    }
    runtime_wire_arena_pointers(runtime_arena, layout, rt);

    EXPECT_EQ(rt->gm_heap_size, total_heap);
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        EXPECT_EQ(layout.sizing.task_window_sizes[r], ws[r]);
        EXPECT_EQ(layout.sizing.heap_sizes[r], heaps[r]);
        EXPECT_EQ(layout.sizing.dep_pool_capacities[r], dep_caps[r]);
        EXPECT_EQ(rt->orchestrator.rings[r].task_allocator.window_size(), static_cast<int32_t>(ws[r]));
        EXPECT_EQ(rt->orchestrator.rings[r].task_allocator.heap_capacity(), heaps[r]);
        EXPECT_EQ(rt->orchestrator.rings[r].fanin_pool.capacity, dep_caps[r]);
        EXPECT_EQ(rt->scheduler.ring_sched_states[r].dep_pool.capacity, dep_caps[r]);
        EXPECT_TRUE(rt->scheduler.ring_sched_states[r].publication_batching_enabled);
    }

    rt->sm_handle->sm_base = sm;
    ASSERT_TRUE(runtime_reset_for_reuse(runtime_arena, layout, rt));
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        EXPECT_TRUE(rt->scheduler.ring_sched_states[r].publication_batching_enabled);
    }
}

TEST(RuntimeArenaLayout, RewiresReclaimPublicationPointersAfterRelocation) {
    uint64_t ws[CHIP_MAX_RING_DEPTH] = {16, 32, 64, 128, 16, 32, 64, 128, 16, 32, 64, 128};
    uint64_t heaps[CHIP_MAX_RING_DEPTH] = {10 * 1024, 20 * 1024, 30 * 1024, 40 * 1024, 10 * 1024, 20 * 1024,
                                           30 * 1024, 40 * 1024, 10 * 1024, 20 * 1024, 30 * 1024, 40 * 1024};
    int32_t dep_caps[CHIP_MAX_RING_DEPTH] = {4, 8, 16, 32, 4, 8, 16, 32, 4, 8, 16, 32};
    const uint64_t sm_size = SharedMemoryHandle::calculate_size_per_ring(ws);

    DeviceArena source_arena;
    RuntimeArenaLayout layout = runtime_reserve_layout(source_arena, ws, heaps, dep_caps);
    ASSERT_NE(source_arena.commit(DeviceArena::kDefaultBaseAlign), nullptr);

    std::vector<char> sm(static_cast<size_t>(sm_size));
    std::vector<char> gm(300 * 1024);
    RuntimeContext *source_rt =
        runtime_init_data_from_layout(source_arena, layout, MODE_EXECUTE, sm.data(), sm_size, gm.data(), heaps);
    ASSERT_NE(source_rt, nullptr);
    runtime_wire_arena_pointers(source_arena, layout, source_rt);

    DeviceArena relocated_arena;
    RuntimeArenaLayout relocated_layout = runtime_reserve_layout(relocated_arena, ws, heaps, dep_caps);
    ASSERT_EQ(relocated_layout.offsets.off_runtime, layout.offsets.off_runtime);
    ASSERT_EQ(relocated_arena.total_size(), source_arena.total_size());
    ASSERT_NE(relocated_arena.commit(DeviceArena::kDefaultBaseAlign), nullptr);
    std::memcpy(relocated_arena.base(), source_arena.base(), source_arena.total_size());

    auto *relocated_rt = static_cast<RuntimeContext *>(relocated_arena.region_ptr(layout.offsets.off_runtime));
    runtime_wire_arena_pointers(relocated_arena, layout, relocated_rt);

    ASSERT_NE(&relocated_rt->scheduler, &source_rt->scheduler);
    for (int r = 0; r < CHIP_MAX_RING_DEPTH; r++) {
        auto &dep_pool = relocated_rt->scheduler.ring_sched_states[r].dep_pool;
        EXPECT_EQ(dep_pool.reclaim_request_mask, relocated_rt->scheduler.publication_request_mask_for_ring(r));
        EXPECT_EQ(dep_pool.reclaim_ack_mask, relocated_rt->scheduler.publication_ack_mask_for_ring(r));
        EXPECT_EQ(dep_pool.ring_id, r);
        EXPECT_TRUE(relocated_rt->scheduler.ring_sched_states[r].publication_batching_enabled);
    }
}

TEST(RuntimeArenaLayout, RejectsOverflowingPerRingHeapSum) {
    uint64_t ws[CHIP_MAX_RING_DEPTH] = {16, 32, 64, 128, 16, 32, 64, 128, 16, 32, 64, 128};
    uint64_t heaps[CHIP_MAX_RING_DEPTH] = {std::numeric_limits<uint64_t>::max(), 1};
    int32_t dep_caps[CHIP_MAX_RING_DEPTH] = {4, 8, 16, 32, 4, 8, 16, 32, 4, 8, 16, 32};

    DeviceArena runtime_arena;
    RuntimeArenaLayout layout = runtime_reserve_layout(runtime_arena, ws, heaps, dep_caps);
    ASSERT_NE(runtime_arena.commit(DeviceArena::kDefaultBaseAlign), nullptr);

    char sm = 0;
    char gm = 0;
    EXPECT_EQ(runtime_init_data_from_layout(runtime_arena, layout, MODE_EXECUTE, &sm, 0, &gm, heaps), nullptr);

    OrchestratorState orch{};
    EXPECT_FALSE(orch.init_data_from_layout(layout.offsets.orch, runtime_arena, &sm, &gm, heaps, ws));
}

// =============================================================================
// Boundary conditions
// =============================================================================

// Zero window size: all ring descriptor pointers collapse to the same address.
TEST(SharedMemoryBoundary, ZeroWindowSize) {
    uint64_t size = SharedMemoryHandle::calculate_size(0);
    uint64_t header_size = CHIP_ALIGN_UP(sizeof(SharedMemoryHeader), CHIP_ALIGN_SIZE);
    EXPECT_EQ(size, header_size);

    DeviceArena arena;
    SharedMemoryHandle *h = make_handle(arena, /*ws=*/0, /*heap=*/4096);
    if (h) {
        for (int r = 0; r < CHIP_MAX_RING_DEPTH - 1; r++) {
            EXPECT_EQ(h->header->rings[r].task_descriptors, h->header->rings[r + 1].task_descriptors)
                << "Zero window: all rings' descriptor pointers collapse to same address";
        }
    }
}

TEST(SharedMemoryBoundary, ValidateDetectsCorruption) {
    DeviceArena arena;
    SharedMemoryHandle *h = make_handle(arena, /*ws=*/256, /*heap=*/4096);
    ASSERT_NE(h, nullptr);
    EXPECT_TRUE(h->validate());

    h->header->rings[0].fc.current_task_index.store(-1);
    EXPECT_FALSE(h->validate());
}

TEST(SharedMemoryBoundary, InitRejectsUndersizedBuffer) {
    // init() must refuse an SM buffer smaller than calculate_size(window_size).
    SharedMemoryHandle handle{};
    char buf[64]{};
    EXPECT_FALSE(handle.init(buf, sizeof(buf), /*task_window_size=*/256, /*heap=*/4096));
}
