verilog xil_defaultlib  \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_xlconcat_0_0/sim/TIME_TAG_xlconcat_0_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_util_vector_logic_0_0/sim/TIME_TAG_util_vector_logic_0_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_util_vector_logic_1_0/sim/TIME_TAG_util_vector_logic_1_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_util_vector_logic_0_1/sim/TIME_TAG_util_vector_logic_0_1.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlconcat_0_0/sim/TT_AXI_PERIPH_xlconcat_0_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_0_0/sim/TT_AXI_PERIPH_xlslice_0_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_1_0/sim/TT_AXI_PERIPH_xlslice_1_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlconcat_1_0/sim/TT_AXI_PERIPH_xlconcat_1_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_2_0/sim/TT_AXI_PERIPH_xlslice_2_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_2_1/sim/TT_AXI_PERIPH_xlslice_2_1.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_LSB_T1_1/sim/TT_AXI_PERIPH_LSB_T1_1.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_MSB_T1_1/sim/TT_AXI_PERIPH_MSB_T1_1.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_LSB_T1_2/sim/TT_AXI_PERIPH_LSB_T1_2.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_MSB_T1_2/sim/TT_AXI_PERIPH_MSB_T1_2.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_LSB_T1_3/sim/TT_AXI_PERIPH_LSB_T1_3.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_MSB_T1_3/sim/TT_AXI_PERIPH_MSB_T1_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
