vendor_name = ModelSim
source_file = 1, E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf
source_file = 1, freqcalc/freqcalc.bdf
source_file = 1, E:/nios/chen/FPGACONTROL/freqcalc.bdf
source_file = 1, E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd
source_file = 1, E:/nios/chen/FPGACONTROL/PLL80M.qip
source_file = 1, E:/nios/chen/FPGACONTROL/PLL80M.vhd
source_file = 1, E:/nios/chen/FPGACONTROL/div10m.bdf
source_file = 1, E:/nios/chen/FPGACONTROL/FIFO12.qip
source_file = 1, E:/nios/chen/FPGACONTROL/FIFO12.vhd
source_file = 1, datacarry/WRREEQ.vhd
source_file = 1, E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd
source_file = 1, E:/nios/chen/FPGACONTROL/RAM2PORT.qip
source_file = 1, E:/nios/chen/FPGACONTROL/RAM2PORT.vhd
source_file = 1, E:/nios/chen/FPGACONTROL/FREW.bdf
source_file = 1, E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd
source_file = 1, E:/nios/chen/FPGACONTROL/db/FPGACONTROL.cbx.xml
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/aglobal100.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/a_graycounter_g86.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/a_graycounter_51c.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/altsyncram_1nu.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/dffpipe_c2e.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_8u7.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/dffpipe_2v8.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_9u7.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf
source_file = 1, E:/nios/chen/FPGACONTROL/db/cmpr_t16.tdf
source_file = 1, e:/nios/chen/fpgacontrol/select/decoder_addr.vhd
source_file = 1, e:/nios/chen/fpgacontrol/select/latch_addr.vhd
source_file = 1, e:/nios/chen/fpgacontrol/select/latch_data.vhd
source_file = 1, e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd
source_file = 1, e:/nios/chen/fpgacontrol/freqcalc/control.vhd
source_file = 1, e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd
source_file = 1, e:/nios/chen/fpgacontrol/div/getandchoose.vhd
source_file = 1, e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd
source_file = 1, e:/nios/chen/fpgacontrol/div/frediv_25.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, e:/nios/chen/fpgacontrol/datacarry/ts12.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf
source_file = 1, e:/nios/chen/fpgacontrol/select/latch_ad.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altram.inc
source_file = 1, E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf
source_file = 1, e:/nios/chen/fpgacontrol/dds/phase_acc.vhd
design_name = FPGACONTROL
instance = comp, \inst6|altpll_component|pll\, inst6|altpll_component|pll, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\, inst8|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0, FPGACONTROL, 1
instance = comp, \inst12|acc[22]\, inst12|acc[22], FPGACONTROL, 1
instance = comp, \inst12|acc[21]\, inst12|acc[21], FPGACONTROL, 1
instance = comp, \inst12|acc[19]\, inst12|acc[19], FPGACONTROL, 1
instance = comp, \inst12|acc[12]\, inst12|acc[12], FPGACONTROL, 1
instance = comp, \inst12|acc[10]\, inst12|acc[10], FPGACONTROL, 1
instance = comp, \inst12|acc[8]\, inst12|acc[8], FPGACONTROL, 1
instance = comp, \inst12|acc[6]\, inst12|acc[6], FPGACONTROL, 1
instance = comp, \inst12|acc[5]\, inst12|acc[5], FPGACONTROL, 1
instance = comp, \inst12|acc[3]\, inst12|acc[3], FPGACONTROL, 1
instance = comp, \inst12|acc[3]~38\, inst12|acc[3]~38, FPGACONTROL, 1
instance = comp, \inst12|acc[5]~42\, inst12|acc[5]~42, FPGACONTROL, 1
instance = comp, \inst12|acc[6]~44\, inst12|acc[6]~44, FPGACONTROL, 1
instance = comp, \inst12|acc[8]~48\, inst12|acc[8]~48, FPGACONTROL, 1
instance = comp, \inst12|acc[10]~52\, inst12|acc[10]~52, FPGACONTROL, 1
instance = comp, \inst12|acc[12]~56\, inst12|acc[12]~56, FPGACONTROL, 1
instance = comp, \inst12|acc[19]~70\, inst12|acc[19]~70, FPGACONTROL, 1
instance = comp, \inst12|acc[21]~74\, inst12|acc[21]~74, FPGACONTROL, 1
instance = comp, \inst12|acc[22]~76\, inst12|acc[22]~76, FPGACONTROL, 1
instance = comp, \inst7|inst4|s[3]\, inst7|inst4|s[3], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[13]\, inst3|inst5|qq[13], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[8]\, inst3|inst5|qq[8], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[8]~45\, inst3|inst5|qq[8]~45, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[13]~55\, inst3|inst5|qq[13]~55, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[24]\, inst3|inst5|qq[24], FPGACONTROL, 1
instance = comp, \inst7|inst4|s[2]\, inst7|inst4|s[2], FPGACONTROL, 1
instance = comp, \inst7|inst4|s[1]\, inst7|inst4|s[1], FPGACONTROL, 1
instance = comp, \inst7|inst4|s[0]\, inst7|inst4|s[0], FPGACONTROL, 1
instance = comp, \inst7|inst4|s[0]~4\, inst7|inst4|s[0]~4, FPGACONTROL, 1
instance = comp, \inst7|inst4|s[1]~6\, inst7|inst4|s[1]~6, FPGACONTROL, 1
instance = comp, \inst7|inst4|s[2]~8\, inst7|inst4|s[2]~8, FPGACONTROL, 1
instance = comp, \inst7|inst4|s[3]~10\, inst7|inst4|s[3]~10, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[24]~78\, inst3|inst5|qq[24]~78, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~0\, inst7|inst3|Add0~0, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~2\, inst7|inst3|Add0~2, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~4\, inst7|inst3|Add0~4, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~6\, inst7|inst3|Add0~6, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~8\, inst7|inst3|Add0~8, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~10\, inst7|inst3|Add0~10, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~12\, inst7|inst3|Add0~12, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~14\, inst7|inst3|Add0~14, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~16\, inst7|inst3|Add0~16, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~18\, inst7|inst3|Add0~18, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~20\, inst7|inst3|Add0~20, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~22\, inst7|inst3|Add0~22, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~24\, inst7|inst3|Add0~24, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~26\, inst7|inst3|Add0~26, FPGACONTROL, 1
instance = comp, \inst7|inst3|Add0~28\, inst7|inst3|Add0~28, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[2]\, inst7|inst|cnt1[2], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[3]\, inst7|inst|cnt1[3], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[4]\, inst7|inst|cnt1[4], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[2]\, inst7|inst|cnt2[2], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[3]\, inst7|inst|cnt2[3], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[4]\, inst7|inst|cnt2[4], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[1]\, inst7|inst|cnt1[1], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[0]\, inst7|inst|cnt1[0], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[0]~5\, inst7|inst|cnt1[0]~5, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[1]~7\, inst7|inst|cnt1[1]~7, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[2]~9\, inst7|inst|cnt1[2]~9, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[3]~11\, inst7|inst|cnt1[3]~11, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt1[4]~13\, inst7|inst|cnt1[4]~13, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[1]\, inst7|inst|cnt2[1], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[0]\, inst7|inst|cnt2[0], FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[0]~5\, inst7|inst|cnt2[0]~5, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[1]~7\, inst7|inst|cnt2[1]~7, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[2]~9\, inst7|inst|cnt2[2]~9, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[3]~11\, inst7|inst|cnt2[3]~11, FPGACONTROL, 1
instance = comp, \inst7|inst|cnt2[4]~13\, inst7|inst|cnt2[4]~13, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[8]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[7]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[4]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\, inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~0\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~1\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[8]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[7]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[4]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[4], FPGACONTROL, 1
instance = comp, \inst14~0\, inst14~0, FPGACONTROL, 1
instance = comp, \inst9|ADDR[10]\, inst9|ADDR[10], FPGACONTROL, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, FPGACONTROL, 1
instance = comp, \inst29|inst9|12\, inst29|inst9|12, FPGACONTROL, 1
instance = comp, \inst29|inst9|13\, inst29|inst9|13, FPGACONTROL, 1
instance = comp, \inst29|inst9|14\, inst29|inst9|14, FPGACONTROL, 1
instance = comp, \inst29|inst9|16\, inst29|inst9|16, FPGACONTROL, 1
instance = comp, \inst29|inst9|18\, inst29|inst9|18, FPGACONTROL, 1
instance = comp, \inst29|inst5|12\, inst29|inst5|12, FPGACONTROL, 1
instance = comp, \inst29|inst5|13\, inst29|inst5|13, FPGACONTROL, 1
instance = comp, \inst29|inst5|14\, inst29|inst5|14, FPGACONTROL, 1
instance = comp, \inst29|inst5|16\, inst29|inst5|16, FPGACONTROL, 1
instance = comp, \inst29|inst5|18\, inst29|inst5|18, FPGACONTROL, 1
instance = comp, \inst29|inst|12\, inst29|inst|12, FPGACONTROL, 1
instance = comp, \inst29|inst|15\, inst29|inst|15, FPGACONTROL, 1
instance = comp, \inst29|inst|17\, inst29|inst|17, FPGACONTROL, 1
instance = comp, \inst29|inst|18\, inst29|inst|18, FPGACONTROL, 1
instance = comp, \inst29|inst|19\, inst29|inst|19, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\, inst8|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2, FPGACONTROL, 1
instance = comp, \inst13~0\, inst13~0, FPGACONTROL, 1
instance = comp, \inst20~0\, inst20~0, FPGACONTROL, 1
instance = comp, \inst20~1\, inst20~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[3]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\, inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|p0addr\, inst8|dcfifo_component|auto_generated|p0addr, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[0]\, inst3|inst5|qq[0], FPGACONTROL, 1
instance = comp, \D[15]~26\, D[15]~26, FPGACONTROL, 1
instance = comp, \D[15]~27\, D[15]~27, FPGACONTROL, 1
instance = comp, \D[14]~28\, D[14]~28, FPGACONTROL, 1
instance = comp, \D[14]~29\, D[14]~29, FPGACONTROL, 1
instance = comp, \D[13]~30\, D[13]~30, FPGACONTROL, 1
instance = comp, \D[13]~31\, D[13]~31, FPGACONTROL, 1
instance = comp, \D[11]~34\, D[11]~34, FPGACONTROL, 1
instance = comp, \D[11]~35\, D[11]~35, FPGACONTROL, 1
instance = comp, \D[9]~38\, D[9]~38, FPGACONTROL, 1
instance = comp, \D[9]~39\, D[9]~39, FPGACONTROL, 1
instance = comp, \D[8]~40\, D[8]~40, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[3]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[0]~77\, inst3|inst5|qq[0]~77, FPGACONTROL, 1
instance = comp, \D[11]~47\, D[11]~47, FPGACONTROL, 1
instance = comp, \D[9]~51\, D[9]~51, FPGACONTROL, 1
instance = comp, \D[1]~67\, D[1]~67, FPGACONTROL, 1
instance = comp, \D[0]~69\, D[0]~69, FPGACONTROL, 1
instance = comp, \inst7|inst3|s[14]\, inst7|inst3|s[14], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\, inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1, FPGACONTROL, 1
instance = comp, \inst7|inst3|s[13]\, inst7|inst3|s[13], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[12]\, inst7|inst3|s[12], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[11]\, inst7|inst3|s[11], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[10]\, inst7|inst3|s[10], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[9]\, inst7|inst3|s[9], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[8]\, inst7|inst3|s[8], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[7]\, inst7|inst3|s[7], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[6]\, inst7|inst3|s[6], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[5]\, inst7|inst3|s[5], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[4]\, inst7|inst3|s[4], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[3]\, inst7|inst3|s[3], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[2]\, inst7|inst3|s[2], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[1]\, inst7|inst3|s[1], FPGACONTROL, 1
instance = comp, \inst7|inst3|s[0]\, inst7|inst3|s[0], FPGACONTROL, 1
instance = comp, \inst7|inst3|Equal0~0\, inst7|inst3|Equal0~0, FPGACONTROL, 1
instance = comp, \inst7|inst3|Equal0~1\, inst7|inst3|Equal0~1, FPGACONTROL, 1
instance = comp, \inst7|inst3|Equal0~2\, inst7|inst3|Equal0~2, FPGACONTROL, 1
instance = comp, \inst7|inst3|Equal0~3\, inst7|inst3|Equal0~3, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~0\, inst7|inst3|s~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~1\, inst7|inst3|s~1, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~2\, inst7|inst3|s~2, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~3\, inst7|inst3|s~3, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~4\, inst7|inst3|s~4, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~5\, inst7|inst3|s~5, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~6\, inst7|inst3|s~6, FPGACONTROL, 1
instance = comp, \inst7|inst3|s~7\, inst7|inst3|s~7, FPGACONTROL, 1
instance = comp, \inst7|inst|clk1\, inst7|inst|clk1, FPGACONTROL, 1
instance = comp, \inst7|inst|clk2\, inst7|inst|clk2, FPGACONTROL, 1
instance = comp, \inst7|inst|clk_out\, inst7|inst|clk_out, FPGACONTROL, 1
instance = comp, \inst7|inst|LessThan1~0\, inst7|inst|LessThan1~0, FPGACONTROL, 1
instance = comp, \inst7|inst|LessThan3~0\, inst7|inst|LessThan3~0, FPGACONTROL, 1
instance = comp, \inst7|inst|LessThan0~0\, inst7|inst|LessThan0~0, FPGACONTROL, 1
instance = comp, \inst7|inst|LessThan2~0\, inst7|inst|LessThan2~0, FPGACONTROL, 1
instance = comp, \inst3|inst3|DOUT[15]~4\, inst3|inst3|DOUT[15]~4, FPGACONTROL, 1
instance = comp, \inst15|START\, inst15|START, FPGACONTROL, 1
instance = comp, \inst1|DATA[6]$latch\, inst1|DATA[6]$latch, FPGACONTROL, 1
instance = comp, \inst1|DATA[2]$latch\, inst1|DATA[2]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[14]\, inst3|inst2|qq[14], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[29]\, inst3|inst2|qq[29], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[27]\, inst3|inst2|qq[27], FPGACONTROL, 1
instance = comp, \inst1|DATA[10]$latch\, inst1|DATA[10]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[25]\, inst3|inst2|qq[25], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[8]\, inst3|inst2|qq[8], FPGACONTROL, 1
instance = comp, \COUT~I\, COUT, FPGACONTROL, 1
instance = comp, \inst6|altpll_component|_clk0~clkctrl\, inst6|altpll_component|_clk0~clkctrl, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[8]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[8]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[4]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[4]~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst|12~feeder\, inst29|inst|12~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst|17~feeder\, inst29|inst|17~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst|18~feeder\, inst29|inst|18~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[4]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[4]~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst9|12~feeder\, inst29|inst9|12~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst5|13~feeder\, inst29|inst5|13~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst5|14~feeder\, inst29|inst5|14~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst5|16~feeder\, inst29|inst5|16~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst5|18~feeder\, inst29|inst5|18~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[0]~feeder\, inst3|inst5|qq[0]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[3]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[3]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder, FPGACONTROL, 1
instance = comp, \inst7|inst|clk2~feeder\, inst7|inst|clk2~feeder, FPGACONTROL, 1
instance = comp, \inst9|ADDR[10]~feeder\, inst9|ADDR[10]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|p0addr~feeder\, inst8|dcfifo_component|auto_generated|p0addr~feeder, FPGACONTROL, 1
instance = comp, \AD[15]~I\, AD[15], FPGACONTROL, 1
instance = comp, \AD[14]~I\, AD[14], FPGACONTROL, 1
instance = comp, \AD[13]~I\, AD[13], FPGACONTROL, 1
instance = comp, \AD[12]~I\, AD[12], FPGACONTROL, 1
instance = comp, \AD[11]~I\, AD[11], FPGACONTROL, 1
instance = comp, \AD[10]~I\, AD[10], FPGACONTROL, 1
instance = comp, \AD[9]~I\, AD[9], FPGACONTROL, 1
instance = comp, \AD[8]~I\, AD[8], FPGACONTROL, 1
instance = comp, \AD[7]~I\, AD[7], FPGACONTROL, 1
instance = comp, \AD[6]~I\, AD[6], FPGACONTROL, 1
instance = comp, \AD[5]~I\, AD[5], FPGACONTROL, 1
instance = comp, \AD[4]~I\, AD[4], FPGACONTROL, 1
instance = comp, \AD[3]~I\, AD[3], FPGACONTROL, 1
instance = comp, \AD[2]~I\, AD[2], FPGACONTROL, 1
instance = comp, \AD[1]~I\, AD[1], FPGACONTROL, 1
instance = comp, \AD[0]~I\, AD[0], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[1]~31\, inst3|inst5|qq[1]~31, FPGACONTROL, 1
instance = comp, \inst3|inst|Mux2~0\, inst3|inst|Mux2~0, FPGACONTROL, 1
instance = comp, \inst3|inst|current_state[1]\, inst3|inst|current_state[1], FPGACONTROL, 1
instance = comp, \inst3|inst|Mux1~0\, inst3|inst|Mux1~0, FPGACONTROL, 1
instance = comp, \inst3|inst|current_state[2]\, inst3|inst|current_state[2], FPGACONTROL, 1
instance = comp, \inst3|inst|Mux3~0\, inst3|inst|Mux3~0, FPGACONTROL, 1
instance = comp, \inst3|inst|current_state[0]\, inst3|inst|current_state[0], FPGACONTROL, 1
instance = comp, \inst3|inst|Mux4~0\, inst3|inst|Mux4~0, FPGACONTROL, 1
instance = comp, \inst3|inst|Mux5~0\, inst3|inst|Mux5~0, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[1]\, inst3|inst5|qq[1], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[2]~33\, inst3|inst5|qq[2]~33, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[2]\, inst3|inst5|qq[2], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[3]~35\, inst3|inst5|qq[3]~35, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[4]~37\, inst3|inst5|qq[4]~37, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[4]\, inst3|inst5|qq[4], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[5]~39\, inst3|inst5|qq[5]~39, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[6]~41\, inst3|inst5|qq[6]~41, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[7]~43\, inst3|inst5|qq[7]~43, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[7]\, inst3|inst5|qq[7], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[9]~47\, inst3|inst5|qq[9]~47, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[9]\, inst3|inst5|qq[9], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[10]~49\, inst3|inst5|qq[10]~49, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[11]~51\, inst3|inst5|qq[11]~51, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[11]\, inst3|inst5|qq[11], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[12]~53\, inst3|inst5|qq[12]~53, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[14]~57\, inst3|inst5|qq[14]~57, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[14]\, inst3|inst5|qq[14], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[15]~59\, inst3|inst5|qq[15]~59, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[15]\, inst3|inst5|qq[15], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[16]~61\, inst3|inst5|qq[16]~61, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[16]\, inst3|inst5|qq[16], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[17]~63\, inst3|inst5|qq[17]~63, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[17]\, inst3|inst5|qq[17], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[18]~65\, inst3|inst5|qq[18]~65, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[18]\, inst3|inst5|qq[18], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[19]~67\, inst3|inst5|qq[19]~67, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[20]~69\, inst3|inst5|qq[20]~69, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[20]\, inst3|inst5|qq[20], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[21]~71\, inst3|inst5|qq[21]~71, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[22]~73\, inst3|inst5|qq[22]~73, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[23]~75\, inst3|inst5|qq[23]~75, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[23]\, inst3|inst5|qq[23], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[25]~80\, inst3|inst5|qq[25]~80, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[25]\, inst3|inst5|qq[25], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[26]~82\, inst3|inst5|qq[26]~82, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[27]~84\, inst3|inst5|qq[27]~84, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[27]\, inst3|inst5|qq[27], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[28]~86\, inst3|inst5|qq[28]~86, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[29]~88\, inst3|inst5|qq[29]~88, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[29]\, inst3|inst5|qq[29], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[30]~90\, inst3|inst5|qq[30]~90, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[30]\, inst3|inst5|qq[30], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[31]~92\, inst3|inst5|qq[31]~92, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[31]\, inst3|inst5|qq[31], FPGACONTROL, 1
instance = comp, \inst3|inst|Mux0~0\, inst3|inst|Mux0~0, FPGACONTROL, 1
instance = comp, \inst3|inst|current_state[3]\, inst3|inst|current_state[3], FPGACONTROL, 1
instance = comp, \inst3|inst|Mux6~0\, inst3|inst|Mux6~0, FPGACONTROL, 1
instance = comp, \inst3|inst|Mux6~0clkctrl\, inst3|inst|Mux6~0clkctrl, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[31]\, inst3|inst2|qq[31], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[15]\, inst3|inst2|qq[15], FPGACONTROL, 1
instance = comp, \D[15]~42\, D[15]~42, FPGACONTROL, 1
instance = comp, \NOE~I\, NOE, FPGACONTROL, 1
instance = comp, \NWE~I\, NWE, FPGACONTROL, 1
instance = comp, \inst1|DATA[0]~0\, inst1|DATA[0]~0, FPGACONTROL, 1
instance = comp, \A16~I\, A16, FPGACONTROL, 1
instance = comp, \inst9|process_0~0\, inst9|process_0~0, FPGACONTROL, 1
instance = comp, \inst9|nCS\, inst9|nCS, FPGACONTROL, 1
instance = comp, \inst1|DATA[15]$latch\, inst1|DATA[15]$latch, FPGACONTROL, 1
instance = comp, \inst9|ADDR[5]\, inst9|ADDR[5], FPGACONTROL, 1
instance = comp, \inst9|ADDR[4]\, inst9|ADDR[4], FPGACONTROL, 1
instance = comp, \inst9|ADDR[0]\, inst9|ADDR[0], FPGACONTROL, 1
instance = comp, \inst|Equal1~0\, inst|Equal1~0, FPGACONTROL, 1
instance = comp, \inst9|ADDR[1]\, inst9|ADDR[1], FPGACONTROL, 1
instance = comp, \inst9|ADDR[7]~feeder\, inst9|ADDR[7]~feeder, FPGACONTROL, 1
instance = comp, \inst9|ADDR[7]\, inst9|ADDR[7], FPGACONTROL, 1
instance = comp, \inst9|ADDR[12]\, inst9|ADDR[12], FPGACONTROL, 1
instance = comp, \inst9|ADDR[11]\, inst9|ADDR[11], FPGACONTROL, 1
instance = comp, \inst14~2\, inst14~2, FPGACONTROL, 1
instance = comp, \inst9|ADDR[9]\, inst9|ADDR[9], FPGACONTROL, 1
instance = comp, \inst9|ADDR[3]\, inst9|ADDR[3], FPGACONTROL, 1
instance = comp, \inst9|ADDR[6]\, inst9|ADDR[6], FPGACONTROL, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, FPGACONTROL, 1
instance = comp, \inst9|ADDR[13]\, inst9|ADDR[13], FPGACONTROL, 1
instance = comp, \inst9|ADDR[14]\, inst9|ADDR[14], FPGACONTROL, 1
instance = comp, \inst9|ADDR[15]~feeder\, inst9|ADDR[15]~feeder, FPGACONTROL, 1
instance = comp, \inst9|ADDR[15]\, inst9|ADDR[15], FPGACONTROL, 1
instance = comp, \inst14~3\, inst14~3, FPGACONTROL, 1
instance = comp, \inst|Equal0~2\, inst|Equal0~2, FPGACONTROL, 1
instance = comp, \inst3|inst3|DOUT[15]~3\, inst3|inst3|DOUT[15]~3, FPGACONTROL, 1
instance = comp, \D[15]~71\, D[15]~71, FPGACONTROL, 1
instance = comp, \NADV~I\, NADV, FPGACONTROL, 1
instance = comp, \inst2|AD[0]~0\, inst2|AD[0]~0, FPGACONTROL, 1
instance = comp, \inst2|AD[0]~0clkctrl\, inst2|AD[0]~0clkctrl, FPGACONTROL, 1
instance = comp, \inst2|AD[15]$latch\, inst2|AD[15]$latch, FPGACONTROL, 1
instance = comp, \inst2|AD[0]_102\, inst2|AD[0]_102, FPGACONTROL, 1
instance = comp, \inst1|DATA[14]$latch\, inst1|DATA[14]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[30]\, inst3|inst2|qq[30], FPGACONTROL, 1
instance = comp, \inst5~0\, inst5~0, FPGACONTROL, 1
instance = comp, \D[14]~43\, D[14]~43, FPGACONTROL, 1
instance = comp, \D[14]~72\, D[14]~72, FPGACONTROL, 1
instance = comp, \inst2|AD[14]$latch\, inst2|AD[14]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[13]\, inst3|inst2|qq[13], FPGACONTROL, 1
instance = comp, \D[13]~44\, D[13]~44, FPGACONTROL, 1
instance = comp, \inst1|DATA[13]$latch\, inst1|DATA[13]$latch, FPGACONTROL, 1
instance = comp, \D[13]~73\, D[13]~73, FPGACONTROL, 1
instance = comp, \inst2|AD[13]$latch\, inst2|AD[13]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[12]\, inst3|inst5|qq[12], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[12]\, inst3|inst2|qq[12], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[28]\, inst3|inst5|qq[28], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[28]\, inst3|inst2|qq[28], FPGACONTROL, 1
instance = comp, \D[12]~45\, D[12]~45, FPGACONTROL, 1
instance = comp, \inst1|DATA[12]$latch\, inst1|DATA[12]$latch, FPGACONTROL, 1
instance = comp, \D[12]~74\, D[12]~74, FPGACONTROL, 1
instance = comp, \inst2|AD[12]$latch\, inst2|AD[12]$latch, FPGACONTROL, 1
instance = comp, \inst1|DATA[11]$latch\, inst1|DATA[11]$latch, FPGACONTROL, 1
instance = comp, \inst22~0\, inst22~0, FPGACONTROL, 1
instance = comp, \D[0]~46\, D[0]~46, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[11]\, inst3|inst2|qq[11], FPGACONTROL, 1
instance = comp, \D[11]~48\, D[11]~48, FPGACONTROL, 1
instance = comp, \inst2|AD[11]$latch\, inst2|AD[11]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[10]\, inst3|inst5|qq[10], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[10]\, inst3|inst2|qq[10], FPGACONTROL, 1
instance = comp, \inst1|DATA[0]_99\, inst1|DATA[0]_99, FPGACONTROL, 1
instance = comp, \D[0]~9\, D[0]~9, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[26]\, inst3|inst5|qq[26], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[26]\, inst3|inst2|qq[26], FPGACONTROL, 1
instance = comp, \D[10]~49\, D[10]~49, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~3\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~3, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~2\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~2, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0\, inst8|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~1\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~6\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~6, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\, inst8|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~5\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~5, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\, inst8|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~4\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~4, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|parity11\, inst8|dcfifo_component|auto_generated|wrptr_gp|parity11, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|_~3\, inst8|dcfifo_component|auto_generated|wrptr_gp|_~3, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~5\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~5, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\, inst8|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\, inst8|dcfifo_component|auto_generated|rdaclr|dffe16a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\, inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~6\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~6, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\, inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|parity5\, inst8|dcfifo_component|auto_generated|rdptr_g1p|parity5, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[3]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g[3]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~7\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~7, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[7]\, inst8|dcfifo_component|auto_generated|rdptr_g[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[7]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[7], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[4]\, inst8|dcfifo_component|auto_generated|rdptr_g[4], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\, inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[2]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[2]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[5]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[2]\, inst8|dcfifo_component|auto_generated|rdptr_g[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\, inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[8]\, inst8|dcfifo_component|auto_generated|rdptr_g[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~0\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[8]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[8]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[8]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[8], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\, inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\, inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]\, inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[3]\, inst8|dcfifo_component|auto_generated|rdptr_g[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[3]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[3]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[3], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[0]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g[0]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[0]\, inst8|dcfifo_component|auto_generated|rdptr_g[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[0]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[0]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[0]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[0]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\, inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[2]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[2]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[2]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[2]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[2], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4\, inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\, inst8|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[5]\, inst8|dcfifo_component|auto_generated|rdptr_g[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[5]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[5]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[5]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[5]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[5], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\, inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder\, inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[6]\, inst8|dcfifo_component|auto_generated|rdptr_g[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[6]~feeder\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[6]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[6]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[6]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[6], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\, inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\, inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdptr_g[1]\, inst8|dcfifo_component|auto_generated|rdptr_g[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[1]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe21a[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[1]\, inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe20|dffe22a[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|valid_wrreq~0\, inst8|dcfifo_component|auto_generated|valid_wrreq~0, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~7\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~7, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\, inst8|dcfifo_component|auto_generated|wrptr_gp|counter13a[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]\, inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[1]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[1]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[1]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[1]~feeder\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[1]~feeder, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[1]\, inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[1], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|rdcnt_addr_ena\, inst8|dcfifo_component|auto_generated|rdcnt_addr_ena, FPGACONTROL, 1
instance = comp, \inst22~clkctrl\, inst22~clkctrl, FPGACONTROL, 1
instance = comp, \CLK25M~I\, CLK25M, FPGACONTROL, 1
instance = comp, \CLK25M~clkctrl\, CLK25M~clkctrl, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ram_address_b[7]\, inst8|dcfifo_component|auto_generated|ram_address_b[7], FPGACONTROL, 1
instance = comp, \DIN[0]~I\, DIN[0], FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|ram_address_a[7]\, inst8|dcfifo_component|auto_generated|ram_address_a[7], FPGACONTROL, 1
instance = comp, \DIN[1]~I\, DIN[1], FPGACONTROL, 1
instance = comp, \DIN[2]~I\, DIN[2], FPGACONTROL, 1
instance = comp, \DIN[3]~I\, DIN[3], FPGACONTROL, 1
instance = comp, \DIN[4]~I\, DIN[4], FPGACONTROL, 1
instance = comp, \DIN[5]~I\, DIN[5], FPGACONTROL, 1
instance = comp, \DIN[6]~I\, DIN[6], FPGACONTROL, 1
instance = comp, \DIN[7]~I\, DIN[7], FPGACONTROL, 1
instance = comp, \DIN[8]~I\, DIN[8], FPGACONTROL, 1
instance = comp, \DIN[9]~I\, DIN[9], FPGACONTROL, 1
instance = comp, \DIN[10]~I\, DIN[10], FPGACONTROL, 1
instance = comp, \DIN[11]~I\, DIN[11], FPGACONTROL, 1
instance = comp, \D[10]~50\, D[10]~50, FPGACONTROL, 1
instance = comp, \inst2|AD[10]$latch\, inst2|AD[10]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[9]\, inst3|inst2|qq[9], FPGACONTROL, 1
instance = comp, \inst1|DATA[9]$latch\, inst1|DATA[9]$latch, FPGACONTROL, 1
instance = comp, \D[9]~52\, D[9]~52, FPGACONTROL, 1
instance = comp, \inst2|AD[9]$latch\, inst2|AD[9]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[24]\, inst3|inst2|qq[24], FPGACONTROL, 1
instance = comp, \D[8]~53\, D[8]~53, FPGACONTROL, 1
instance = comp, \inst1|DATA[8]$latch\, inst1|DATA[8]$latch, FPGACONTROL, 1
instance = comp, \D[8]~54\, D[8]~54, FPGACONTROL, 1
instance = comp, \inst2|AD[8]$latch\, inst2|AD[8]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[7]\, inst3|inst2|qq[7], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[23]\, inst3|inst2|qq[23], FPGACONTROL, 1
instance = comp, \D[7]~55\, D[7]~55, FPGACONTROL, 1
instance = comp, \inst1|DATA[7]$latch\, inst1|DATA[7]$latch, FPGACONTROL, 1
instance = comp, \D[7]~56\, D[7]~56, FPGACONTROL, 1
instance = comp, \inst2|AD[7]$latch\, inst2|AD[7]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[6]\, inst3|inst5|qq[6], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[6]\, inst3|inst2|qq[6], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[22]\, inst3|inst5|qq[22], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[22]\, inst3|inst2|qq[22], FPGACONTROL, 1
instance = comp, \D[6]~57\, D[6]~57, FPGACONTROL, 1
instance = comp, \D[6]~58\, D[6]~58, FPGACONTROL, 1
instance = comp, \inst2|AD[6]$latch\, inst2|AD[6]$latch, FPGACONTROL, 1
instance = comp, \D[5]~59\, D[5]~59, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[5]\, inst3|inst5|qq[5], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[5]\, inst3|inst2|qq[5], FPGACONTROL, 1
instance = comp, \inst1|DATA[5]$latch\, inst1|DATA[5]$latch, FPGACONTROL, 1
instance = comp, \D[5]~60\, D[5]~60, FPGACONTROL, 1
instance = comp, \inst2|AD[5]$latch\, inst2|AD[5]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[4]\, inst3|inst2|qq[4], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[20]\, inst3|inst2|qq[20], FPGACONTROL, 1
instance = comp, \D[4]~61\, D[4]~61, FPGACONTROL, 1
instance = comp, \inst1|DATA[4]$latch\, inst1|DATA[4]$latch, FPGACONTROL, 1
instance = comp, \D[4]~62\, D[4]~62, FPGACONTROL, 1
instance = comp, \inst2|AD[4]$latch\, inst2|AD[4]$latch, FPGACONTROL, 1
instance = comp, \D[3]~63\, D[3]~63, FPGACONTROL, 1
instance = comp, \inst1|DATA[3]$latch\, inst1|DATA[3]$latch, FPGACONTROL, 1
instance = comp, \D[3]~64\, D[3]~64, FPGACONTROL, 1
instance = comp, \inst2|AD[3]$latch\, inst2|AD[3]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[18]\, inst3|inst2|qq[18], FPGACONTROL, 1
instance = comp, \D[2]~65\, D[2]~65, FPGACONTROL, 1
instance = comp, \D[2]~66\, D[2]~66, FPGACONTROL, 1
instance = comp, \inst2|AD[2]$latch\, inst2|AD[2]$latch, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[1]\, inst3|inst2|qq[1], FPGACONTROL, 1
instance = comp, \inst1|DATA[1]$latch\, inst1|DATA[1]$latch, FPGACONTROL, 1
instance = comp, \D[1]~68\, D[1]~68, FPGACONTROL, 1
instance = comp, \inst2|AD[1]$latch\, inst2|AD[1]$latch, FPGACONTROL, 1
instance = comp, \inst1|DATA[0]$latch\, inst1|DATA[0]$latch, FPGACONTROL, 1
instance = comp, \D[0]~70\, D[0]~70, FPGACONTROL, 1
instance = comp, \inst2|AD[0]$latch\, inst2|AD[0]$latch, FPGACONTROL, 1
instance = comp, \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]\, inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], FPGACONTROL, 1
instance = comp, \inst6|altpll_component|_clk2~clkctrl\, inst6|altpll_component|_clk2~clkctrl, FPGACONTROL, 1
instance = comp, \inst6|altpll_component|_clk1~clkctrl\, inst6|altpll_component|_clk1~clkctrl, FPGACONTROL, 1
instance = comp, \inst20~2\, inst20~2, FPGACONTROL, 1
instance = comp, \inst|Equal0~3\, inst|Equal0~3, FPGACONTROL, 1
instance = comp, \inst19~clkctrl\, inst19~clkctrl, FPGACONTROL, 1
instance = comp, \inst29|inst1|START~feeder\, inst29|inst1|START~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst1|START\, inst29|inst1|START, FPGACONTROL, 1
instance = comp, \inst14~1\, inst14~1, FPGACONTROL, 1
instance = comp, \inst14~4\, inst14~4, FPGACONTROL, 1
instance = comp, \inst9|ADDR[8]\, inst9|ADDR[8], FPGACONTROL, 1
instance = comp, \inst3|inst3|DOUT[15]~2\, inst3|inst3|DOUT[15]~2, FPGACONTROL, 1
instance = comp, \D[0]~8\, D[0]~8, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[16]\, inst3|inst2|qq[16], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[0]\, inst3|inst2|qq[0], FPGACONTROL, 1
instance = comp, \D[0]~24\, D[0]~24, FPGACONTROL, 1
instance = comp, \D[0]~25\, D[0]~25, FPGACONTROL, 1
instance = comp, \inst9|ADDR[2]\, inst9|ADDR[2], FPGACONTROL, 1
instance = comp, \D[8]~41\, D[8]~41, FPGACONTROL, 1
instance = comp, \inst29|inst9|19\, inst29|inst9|19, FPGACONTROL, 1
instance = comp, \D[6]~12\, D[6]~12, FPGACONTROL, 1
instance = comp, \D[6]~13\, D[6]~13, FPGACONTROL, 1
instance = comp, \inst29|inst7|13\, inst29|inst7|13, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[21]\, inst3|inst5|qq[21], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[21]\, inst3|inst2|qq[21], FPGACONTROL, 1
instance = comp, \D[5]~14\, D[5]~14, FPGACONTROL, 1
instance = comp, \D[5]~15\, D[5]~15, FPGACONTROL, 1
instance = comp, \inst29|inst7|14\, inst29|inst7|14, FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[3]\, inst3|inst5|qq[3], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[3]\, inst3|inst2|qq[3], FPGACONTROL, 1
instance = comp, \inst3|inst5|qq[19]\, inst3|inst5|qq[19], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[19]\, inst3|inst2|qq[19], FPGACONTROL, 1
instance = comp, \D[3]~18\, D[3]~18, FPGACONTROL, 1
instance = comp, \D[3]~19\, D[3]~19, FPGACONTROL, 1
instance = comp, \inst29|inst7|16\, inst29|inst7|16, FPGACONTROL, 1
instance = comp, \D[12]~32\, D[12]~32, FPGACONTROL, 1
instance = comp, \D[12]~33\, D[12]~33, FPGACONTROL, 1
instance = comp, \inst29|inst5|15~feeder\, inst29|inst5|15~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst5|15\, inst29|inst5|15, FPGACONTROL, 1
instance = comp, \D[10]~36\, D[10]~36, FPGACONTROL, 1
instance = comp, \D[10]~37\, D[10]~37, FPGACONTROL, 1
instance = comp, \inst29|inst5|17~feeder\, inst29|inst5|17~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst5|17\, inst29|inst5|17, FPGACONTROL, 1
instance = comp, \inst29|inst5|19\, inst29|inst5|19, FPGACONTROL, 1
instance = comp, \inst29|inst|13\, inst29|inst|13, FPGACONTROL, 1
instance = comp, \inst29|inst|14~feeder\, inst29|inst|14~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst|14\, inst29|inst|14, FPGACONTROL, 1
instance = comp, \inst29|inst|16~feeder\, inst29|inst|16~feeder, FPGACONTROL, 1
instance = comp, \inst29|inst|16\, inst29|inst|16, FPGACONTROL, 1
instance = comp, \inst12|acc[0]~32\, inst12|acc[0]~32, FPGACONTROL, 1
instance = comp, \inst12|acc[0]\, inst12|acc[0], FPGACONTROL, 1
instance = comp, \inst12|acc[1]~34\, inst12|acc[1]~34, FPGACONTROL, 1
instance = comp, \inst12|acc[1]\, inst12|acc[1], FPGACONTROL, 1
instance = comp, \inst12|acc[2]~36\, inst12|acc[2]~36, FPGACONTROL, 1
instance = comp, \inst12|acc[2]\, inst12|acc[2], FPGACONTROL, 1
instance = comp, \inst12|acc[4]~40\, inst12|acc[4]~40, FPGACONTROL, 1
instance = comp, \inst12|acc[4]\, inst12|acc[4], FPGACONTROL, 1
instance = comp, \inst12|acc[7]~46\, inst12|acc[7]~46, FPGACONTROL, 1
instance = comp, \inst12|acc[7]\, inst12|acc[7], FPGACONTROL, 1
instance = comp, \inst12|acc[9]~50\, inst12|acc[9]~50, FPGACONTROL, 1
instance = comp, \inst12|acc[9]\, inst12|acc[9], FPGACONTROL, 1
instance = comp, \inst12|acc[11]~54\, inst12|acc[11]~54, FPGACONTROL, 1
instance = comp, \inst12|acc[11]\, inst12|acc[11], FPGACONTROL, 1
instance = comp, \inst12|acc[13]~58\, inst12|acc[13]~58, FPGACONTROL, 1
instance = comp, \inst12|acc[13]\, inst12|acc[13], FPGACONTROL, 1
instance = comp, \inst12|acc[14]~60\, inst12|acc[14]~60, FPGACONTROL, 1
instance = comp, \inst12|acc[14]\, inst12|acc[14], FPGACONTROL, 1
instance = comp, \inst12|acc[15]~62\, inst12|acc[15]~62, FPGACONTROL, 1
instance = comp, \inst12|acc[15]\, inst12|acc[15], FPGACONTROL, 1
instance = comp, \inst12|acc[16]~64\, inst12|acc[16]~64, FPGACONTROL, 1
instance = comp, \inst12|acc[16]\, inst12|acc[16], FPGACONTROL, 1
instance = comp, \inst12|acc[17]~66\, inst12|acc[17]~66, FPGACONTROL, 1
instance = comp, \inst12|acc[17]\, inst12|acc[17], FPGACONTROL, 1
instance = comp, \inst12|acc[18]~68\, inst12|acc[18]~68, FPGACONTROL, 1
instance = comp, \inst12|acc[18]\, inst12|acc[18], FPGACONTROL, 1
instance = comp, \inst12|acc[20]~72\, inst12|acc[20]~72, FPGACONTROL, 1
instance = comp, \inst12|acc[20]\, inst12|acc[20], FPGACONTROL, 1
instance = comp, \inst12|acc[23]~78\, inst12|acc[23]~78, FPGACONTROL, 1
instance = comp, \inst12|acc[23]\, inst12|acc[23], FPGACONTROL, 1
instance = comp, \inst12|acc[24]~80\, inst12|acc[24]~80, FPGACONTROL, 1
instance = comp, \inst12|acc[24]\, inst12|acc[24], FPGACONTROL, 1
instance = comp, \inst12|acc[25]~82\, inst12|acc[25]~82, FPGACONTROL, 1
instance = comp, \inst12|acc[25]\, inst12|acc[25], FPGACONTROL, 1
instance = comp, \inst29|inst9|17\, inst29|inst9|17, FPGACONTROL, 1
instance = comp, \inst12|acc[26]~84\, inst12|acc[26]~84, FPGACONTROL, 1
instance = comp, \inst12|acc[26]\, inst12|acc[26], FPGACONTROL, 1
instance = comp, \inst12|acc[27]~86\, inst12|acc[27]~86, FPGACONTROL, 1
instance = comp, \inst12|acc[27]\, inst12|acc[27], FPGACONTROL, 1
instance = comp, \inst29|inst9|15\, inst29|inst9|15, FPGACONTROL, 1
instance = comp, \inst12|acc[28]~88\, inst12|acc[28]~88, FPGACONTROL, 1
instance = comp, \inst12|acc[28]\, inst12|acc[28], FPGACONTROL, 1
instance = comp, \inst12|acc[29]~90\, inst12|acc[29]~90, FPGACONTROL, 1
instance = comp, \inst12|acc[29]\, inst12|acc[29], FPGACONTROL, 1
instance = comp, \inst12|acc[30]~92\, inst12|acc[30]~92, FPGACONTROL, 1
instance = comp, \inst12|acc[30]\, inst12|acc[30], FPGACONTROL, 1
instance = comp, \inst12|acc[31]~94\, inst12|acc[31]~94, FPGACONTROL, 1
instance = comp, \inst12|acc[31]\, inst12|acc[31], FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[17]\, inst3|inst2|qq[17], FPGACONTROL, 1
instance = comp, \D[1]~22\, D[1]~22, FPGACONTROL, 1
instance = comp, \D[1]~23\, D[1]~23, FPGACONTROL, 1
instance = comp, \inst3|inst2|qq[2]\, inst3|inst2|qq[2], FPGACONTROL, 1
instance = comp, \D[2]~20\, D[2]~20, FPGACONTROL, 1
instance = comp, \D[2]~21\, D[2]~21, FPGACONTROL, 1
instance = comp, \D[4]~16\, D[4]~16, FPGACONTROL, 1
instance = comp, \D[4]~17\, D[4]~17, FPGACONTROL, 1
instance = comp, \D[7]~10\, D[7]~10, FPGACONTROL, 1
instance = comp, \D[7]~11\, D[7]~11, FPGACONTROL, 1
instance = comp, \inst17|altsyncram_component|auto_generated|ram_block1a0\, inst17|altsyncram_component|auto_generated|ram_block1a0, FPGACONTROL, 1
instance = comp, \inst29|inst7|12\, inst29|inst7|12, FPGACONTROL, 1
instance = comp, \inst29|inst7|15\, inst29|inst7|15, FPGACONTROL, 1
instance = comp, \inst29|inst7|17\, inst29|inst7|17, FPGACONTROL, 1
instance = comp, \inst29|inst7|18\, inst29|inst7|18, FPGACONTROL, 1
instance = comp, \inst29|inst7|19\, inst29|inst7|19, FPGACONTROL, 1
instance = comp, \INT4~I\, INT4, FPGACONTROL, 1
instance = comp, \A17~I\, A17, FPGACONTROL, 1
instance = comp, \A18~I\, A18, FPGACONTROL, 1
instance = comp, \CLKCARRY~I\, CLKCARRY, FPGACONTROL, 1
instance = comp, \DACLK~I\, DACLK, FPGACONTROL, 1
instance = comp, \CLK40M1~I\, CLK40M1, FPGACONTROL, 1
instance = comp, \PHASE_TEST~I\, PHASE_TEST, FPGACONTROL, 1
instance = comp, \DACD[7]~I\, DACD[7], FPGACONTROL, 1
instance = comp, \DACD[6]~I\, DACD[6], FPGACONTROL, 1
instance = comp, \DACD[5]~I\, DACD[5], FPGACONTROL, 1
instance = comp, \DACD[4]~I\, DACD[4], FPGACONTROL, 1
instance = comp, \DACD[3]~I\, DACD[3], FPGACONTROL, 1
instance = comp, \DACD[2]~I\, DACD[2], FPGACONTROL, 1
instance = comp, \DACD[1]~I\, DACD[1], FPGACONTROL, 1
instance = comp, \DACD[0]~I\, DACD[0], FPGACONTROL, 1
instance = comp, \RAMADDR[31]~I\, RAMADDR[31], FPGACONTROL, 1
instance = comp, \FRPIN[23]~I\, FRPIN[23], FPGACONTROL, 1
instance = comp, \FRPIN[22]~I\, FRPIN[22], FPGACONTROL, 1
instance = comp, \FRPIN[21]~I\, FRPIN[21], FPGACONTROL, 1
instance = comp, \FRPIN[20]~I\, FRPIN[20], FPGACONTROL, 1
instance = comp, \FRPIN[19]~I\, FRPIN[19], FPGACONTROL, 1
instance = comp, \FRPIN[18]~I\, FRPIN[18], FPGACONTROL, 1
instance = comp, \FRPIN[17]~I\, FRPIN[17], FPGACONTROL, 1
instance = comp, \FRPIN[16]~I\, FRPIN[16], FPGACONTROL, 1
