{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1624792676004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624792676037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624792676056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 16:47:54 2021 " "Processing started: Sun Jun 27 16:47:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624792676056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792676056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_matrix -c Processor_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_matrix -c Processor_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792676057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624792680522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624792680523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792720913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792720913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Full_System_Copy.v(31) " "Verilog HDL warning at Full_System_Copy.v(31): extended using \"x\" or \"z\"" {  } { { "Full_System_Copy.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792720936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_system_copy.v 1 1 " "Found 1 design units, including 1 entities, in source file full_system_copy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_System_Copy " "Found entity 1: Full_System_Copy" {  } { { "Full_System_Copy.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792720945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792720945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Full_System.v(18) " "Verilog HDL warning at Full_System.v(18): extended using \"x\" or \"z\"" {  } { { "Full_System.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792720973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_system.v 1 1 " "Found 1 design units, including 1 entities, in source file full_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_System " "Found entity 1: Full_System" {  } { { "Full_System.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792720985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792720985 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(168) " "Verilog HDL warning at Control_Unit.v(168): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(169) " "Verilog HDL warning at Control_Unit.v(169): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(170) " "Verilog HDL warning at Control_Unit.v(170): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(172) " "Verilog HDL warning at Control_Unit.v(172): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(184) " "Verilog HDL warning at Control_Unit.v(184): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(185) " "Verilog HDL warning at Control_Unit.v(185): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(186) " "Verilog HDL warning at Control_Unit.v(186): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(188) " "Verilog HDL warning at Control_Unit.v(188): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(199) " "Verilog HDL warning at Control_Unit.v(199): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(200) " "Verilog HDL warning at Control_Unit.v(200): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(201) " "Verilog HDL warning at Control_Unit.v(201): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721082 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(203) " "Verilog HDL warning at Control_Unit.v(203): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD Add Control_Unit.v(54) " "Verilog HDL Declaration information at Control_Unit.v(54): object \"ADD\" differs only in case from object \"Add\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624792721092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUB Sub Control_Unit.v(55) " "Verilog HDL Declaration information at Control_Unit.v(55): object \"SUB\" differs only in case from object \"Sub\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624792721093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MUL Mul Control_Unit.v(53) " "Verilog HDL Declaration information at Control_Unit.v(53): object \"MUL\" differs only in case from object \"Mul\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624792721093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE Idle Control_Unit.v(87) " "Verilog HDL Declaration information at Control_Unit.v(87): object \"IDLE\" differs only in case from object \"Idle\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624792721094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721104 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(15) " "Verilog HDL warning at IR.v(15): extended using \"x\" or \"z\"" {  } { { "IR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/IR.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/IR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file data_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_bus " "Found entity 1: Data_bus" {  } { { "Data_bus.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.v 1 1 " "Found 1 design units, including 1 entities, in source file dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "DR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/DR.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.v 1 1 " "Found 1 design units, including 1 entities, in source file ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AR.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(24) " "Verilog HDL warning at ALU.v(24): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(31) " "Verilog HDL warning at ALU.v(31): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624792721812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryq.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryQ " "Found entity 1: MemoryQ" {  } { { "MemoryQ.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ins_Memory " "Found entity 1: Ins_Memory" {  } { { "Ins_Memory.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792721877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792721877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_System_Copy " "Elaborating entity \"Full_System_Copy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624792722350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryQ MemoryQ:MemoryQ_inst " "Elaborating entity \"MemoryQ\" for hierarchy \"MemoryQ:MemoryQ_inst\"" {  } { { "Full_System_Copy.v" "MemoryQ_inst" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792722474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoryQ.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792723087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoryQ.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792723164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memory_Init.mif " "Parameter \"init_file\" = \"Memory_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PADM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PADM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792723165 ""}  } { { "MemoryQ.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624792723165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6pm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6pm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6pm1 " "Found entity 1: altsyncram_6pm1" {  } { { "db/altsyncram_6pm1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792723648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792723648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6pm1 MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated " "Elaborating entity \"altsyncram_6pm1\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792723657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d2 " "Found entity 1: altsyncram_e3d2" {  } { { "db/altsyncram_e3d2.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_e3d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792724158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792724158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3d2 MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|altsyncram_e3d2:altsyncram1 " "Elaborating entity \"altsyncram_e3d2\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|altsyncram_e3d2:altsyncram1\"" {  } { { "db/altsyncram_6pm1.tdf" "altsyncram1" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792724172 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4082 4096 0 3 3 " "4082 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 199 " "Addresses ranging from 6 to 199 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624792724188 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "204 899 " "Addresses ranging from 204 to 899 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624792724188 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "904 4095 " "Addresses ranging from 904 to 4095 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624792724188 ""}  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1624792724188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6pm1.tdf" "mgl_prim2" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792726143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6pm1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792726194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1346454605 " "Parameter \"NODE_NAME\" = \"1346454605\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792726194 ""}  } { { "db/altsyncram_6pm1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624792726194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792727003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792727430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792727769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ins_Memory Ins_Memory:Ins_Memory_inst " "Elaborating entity \"Ins_Memory\" for hierarchy \"Ins_Memory:Ins_Memory_inst\"" {  } { { "Full_System_Copy.v" "Ins_Memory_inst" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792728000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\"" {  } { { "Ins_Memory.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792728183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\"" {  } { { "Ins_Memory.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792728358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ins_Memory_Init.mif " "Parameter \"init_file\" = \"Ins_Memory_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PAIM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PAIM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792728358 ""}  } { { "Ins_Memory.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624792728358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792728724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792728724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792728733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lad2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lad2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lad2 " "Found entity 1: altsyncram_lad2" {  } { { "db/altsyncram_lad2.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_lad2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792728994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792728994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lad2 Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|altsyncram_lad2:altsyncram1 " "Elaborating entity \"altsyncram_lad2\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|altsyncram_lad2:altsyncram1\"" {  } { { "db/altsyncram_j3n1.tdf" "altsyncram1" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729016 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "162 256 0 1 1 " "162 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "94 255 " "Addresses ranging from 94 to 255 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624792729027 ""}  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1624792729027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j3n1.tdf" "mgl_prim2" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1346455885 " "Parameter \"NODE_NAME\" = \"1346455885\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792729221 ""}  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624792729221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RF_unit " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RF_unit\"" {  } { { "Full_System_Copy.v" "RF_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_unit\"" {  } { { "Full_System_Copy.v" "ALU_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729373 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_Operation ALU.v(35) " "Verilog HDL Always Construct warning at ALU.v(35): variable \"ALU_Operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624792729376 "|Full_System_Copy|ALU:ALU_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zflag ALU.v(33) " "Verilog HDL Always Construct warning at ALU.v(33): inferring latch(es) for variable \"Zflag\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624792729376 "|Full_System_Copy|ALU:ALU_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zflag ALU.v(35) " "Inferred latch for \"Zflag\" at ALU.v(35)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792729377 "|Full_System_Copy|ALU:ALU_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:DR_unit " "Elaborating entity \"DR\" for hierarchy \"DR:DR_unit\"" {  } { { "Full_System_Copy.v" "DR_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_unit " "Elaborating entity \"PC\" for hierarchy \"PC:PC_unit\"" {  } { { "Full_System_Copy.v" "PC_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC AC:AC_unit " "Elaborating entity \"AC\" for hierarchy \"AC:AC_unit\"" {  } { { "Full_System_Copy.v" "AC_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:AR_unit " "Elaborating entity \"AR\" for hierarchy \"AR:AR_unit\"" {  } { { "Full_System_Copy.v" "AR_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR_unit " "Elaborating entity \"IR\" for hierarchy \"IR:IR_unit\"" {  } { { "Full_System_Copy.v" "IR_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_bus Data_bus:DB_unit " "Elaborating entity \"Data_bus\" for hierarchy \"Data_bus:DB_unit\"" {  } { { "Full_System_Copy.v" "DB_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729536 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AC Data_bus.v(42) " "Verilog HDL Always Construct warning at Data_bus.v(42): variable \"AC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Data_bus.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624792729537 "|Full_System_Copy|Data_bus:DB_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR Data_bus.v(44) " "Verilog HDL Always Construct warning at Data_bus.v(44): variable \"DR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Data_bus.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624792729537 "|Full_System_Copy|Data_bus:DB_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Register_file Data_bus.v(46) " "Verilog HDL Always Construct warning at Data_bus.v(46): variable \"Register_file\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Data_bus.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624792729537 "|Full_System_Copy|Data_bus:DB_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "Full_System_Copy.v" "CU" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792729556 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1624792730078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.27.16:49:02 Progress: Loading sldfd5c93b1/alt_sld_fab_wrapper_hw.tcl " "2021.06.27.16:49:02 Progress: Loading sldfd5c93b1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792742348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792759859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792760244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792799137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792799408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792799732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792800091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792800102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792800104 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1624792801145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd5c93b1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfd5c93b1/alt_sld_fab.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792803709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792803709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792804104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792804104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792804142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792804142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792804481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792804481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792804902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792804902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792804902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/ip/sldfd5c93b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792805168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792805168 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_unit\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624792813821 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624792813821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_unit\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792814161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624792814161 ""}  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624792814161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vct " "Found entity 1: mult_vct" {  } { { "db/mult_vct.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/mult_vct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624792814415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792814415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_unit\|Zflag " "Latch ALU:ALU_unit\|Zflag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:CU\|WideOr42 " "Ports D and ENA on the latch are fed by the same signal Control_Unit:CU\|WideOr42" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 176 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624792816077 ""}  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624792816077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_en\[2\] GND " "Pin \"read_en\[2\]\" is stuck at GND" {  } { { "Full_System_Copy.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624792816642 "|Full_System_Copy|read_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_en\[3\] GND " "Pin \"read_en\[3\]\" is stuck at GND" {  } { { "Full_System_Copy.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624792816642 "|Full_System_Copy|read_en[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624792816642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792816893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624792819083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/output_files/Processor_matrix.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/output_files/Processor_matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792821413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624792824828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624792824828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1085 " "Implemented 1085 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624792827509 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624792827509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "891 " "Implemented 891 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624792827509 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624792827509 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624792827509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624792827509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624792828083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 16:50:28 2021 " "Processing ended: Sun Jun 27 16:50:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624792828083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:34 " "Elapsed time: 00:02:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624792828083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624792828083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624792828083 ""}
