<div id="pf27f" class="pf w0 h0" data-page-no="27f"><div class="pc pc27f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg27f.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">35.4.21<span class="_ _b"> </span>BDT Page Register 2 (USB<span class="ff7 ws24e">x</span>_BDTPAGE2)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">Contains an 8-bit value used to compute the address where the current Buffer Descriptor</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">Table (BDT) resides in system memory.</div><div class="t m0 x9 h7 y2a78 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_2000h base + B0h offset = 4007_20B0h</div><div class="t m0 x81 h1d y2a79 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y389a ff2 fs4 fc0 sc0 ls0 ws460">Read <span class="ve">BDTBA</span></div><div class="t m0 x8b h7 y812 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y389b ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x7a h9 y389c ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_BDTPAGE2 field descriptions</span></div><div class="t m0 x12c h10 y2284 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 ybc7 ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x4f h7 ybc8 ff2 fs4 fc0 sc0 ls0">BDTBA</div><div class="t m0 x83 h7 ybc7 ff2 fs4 fc0 sc0 ls0 ws0">Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor</div><div class="t m0 x83 h7 ybc8 ff2 fs4 fc0 sc0 ls0 ws0">Table resides in system memory.</div><div class="t m0 x9 h1b y389d ff1 fsc fc0 sc0 ls0 ws0">35.4.22<span class="_ _b"> </span>BDT Page Register 3 (USB<span class="ff7 ws24e">x</span>_BDTPAGE3)</div><div class="t m0 x9 hf y1d91 ff3 fs5 fc0 sc0 ls0 ws0">Contains an 8-bit value used to compute the address where the current Buffer Descriptor</div><div class="t m0 x9 hf y1d92 ff3 fs5 fc0 sc0 ls0 ws0">Table (BDT) resides in system memory.</div><div class="t m0 x9 h7 y389e ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_2000h base + B4h offset = 4007_20B4h</div><div class="t m0 x81 h1d y389f ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y38a0 ff2 fs4 fc0 sc0 ls0 ws460">Read <span class="ve">BDTBA</span></div><div class="t m0 x8b h7 y38a1 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y38a2 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x7a h9 y38a3 ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_BDTPAGE3 field descriptions</span></div><div class="t m0 x12c h10 y38a4 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y38a5 ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x4f h7 y38a6 ff2 fs4 fc0 sc0 ls0">BDTBA</div><div class="t m0 x83 h7 y38a5 ff2 fs4 fc0 sc0 ls0 ws0">Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor</div><div class="t m0 x83 h7 y38a6 ff2 fs4 fc0 sc0 ls0 ws0">Table resides in system memory.</div><div class="t m0 x9 h1b y38a7 ff1 fsc fc0 sc0 ls0 ws0">35.4.23<span class="_ _b"> </span>Endpoint Control register (USB<span class="ff7 ws24e">x<span class="ff1">_ENDPT</span><span class="ls142">n</span></span>)</div><div class="t m0 x9 hf y2c55 ff3 fs5 fc0 sc0 ls0 ws0">Contains the endpoint control bits for each of the 16 endpoints available within the USB</div><div class="t m0 x9 hf y2ca2 ff3 fs5 fc0 sc0 ls0 ws0">module for a decoded address. The format for these registers is shown in the following</div><div class="t m0 x9 hf y38a8 ff3 fs5 fc0 sc0 ls0 ws0">figure. Endpoint 0 (ENDPT0) is associated with control pipe 0, which is required for all</div><div class="t m0 x9 hf y38a9 ff3 fs5 fc0 sc0 ls0 ws0">USB functions. Therefore, after a USBRST interrupt occurs the processor core should set</div><div class="t m0 x9 hf y38aa ff3 fs5 fc0 sc0 ls0 ws0">ENDPT0 to contain 0x0D.</div><div class="t m0 xea h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 35 Universal Serial Bus OTG Controller (USBOTG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>639</div><a class="l" href="#pf27f" data-dest-detail='[639,"XYZ",null,517.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.997000px;bottom:583.450000px;width:30.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf27f" data-dest-detail='[639,"XYZ",null,269.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.997000px;bottom:335.050000px;width:30.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
