Project Information                              c:\max2work\8631\anlv70v2.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 06/18/98 11:34:43

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

anlv70v2  EPM7064LC44      21       13       0      36      23          56 %

User Pins:                 21       13       0  



Project Information                              c:\max2work\8631\anlv70v2.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Can't run "Multichip Partitioner": all network licenses are in use
Warning: Project has user pin or logic cell assignments, but has never been compiled before. For best fitting results, let the Compiler choose the first set of assignments instead.
Info: Reserved unused input pin 'TXTON' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                              c:\max2work\8631\anlv70v2.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                              c:\max2work\8631\anlv70v2.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

anlv70v2@43                       CLK
anlv70v2@2                        GATE
anlv70v2@32                       TCK
anlv70v2@19                       TC0
anlv70v2@20                       TC1
anlv70v2@21                       TC2
anlv70v2@7                        TDI
anlv70v2@38                       TDO
anlv70v2@13                       TMS
anlv70v2@18                       TXTON
anlv70v2@41                       UD0
anlv70v2@40                       UD1
anlv70v2@39                       UD2
anlv70v2@37                       UD3
anlv70v2@36                       UD4
anlv70v2@34                       UD5
anlv70v2@33                       UD6
anlv70v2@31                       UD7
anlv70v2@29                       UD8
anlv70v2@28                       UD9
anlv70v2@4                        U0
anlv70v2@5                        U1
anlv70v2@6                        U2
anlv70v2@8                        U3
anlv70v2@9                        U4
anlv70v2@11                       U5
anlv70v2@12                       U6
anlv70v2@14                       U7
anlv70v2@16                       U8
anlv70v2@17                       U9
anlv70v2@27                       VD0
anlv70v2@26                       VD1
anlv70v2@25                       V0
anlv70v2@24                       V1


Project Information                              c:\max2work\8631\anlv70v2.rpt

** FILE HIERARCHY **



|uvblank:20|
|uvblnlsb:22|
|uvblnlsb:23|


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

***** Logic for device 'anlv70v2' compiled without errors.




Device: EPM7064LC44
Turbo: ON
Security: OFF


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** ERROR SUMMARY **

Info: Chip 'anlv70v2' in device 'EPM7064LC44' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                            
                       G                    
                    V  A  G  G  C  G  U  U  
           U  U  U  C  T  N  N  L  N  D  D  
           2  1  0  C  E  D  D  K  D  0  1  
         -----------------------------------_ 
       /   6  5  4  3  2  1 44 43 42 41 40   | 
  TDI |  7                                39 | UD2 
   U3 |  8                                38 | TDO 
   U4 |  9                                37 | UD3 
  GND | 10                                36 | UD4 
   U5 | 11                                35 | VCC 
   U6 | 12          EPM7064LC44           34 | UD5 
  TMS | 13                                33 | UD6 
   U7 | 14                                32 | TCK 
  VCC | 15                                31 | UD7 
   U8 | 16                                30 | GND 
   U9 | 17                                29 | UD8 
      |_  18 19 20 21 22 23 24 25 26 27 28  _| 
        ------------------------------------ 
           T  T  T  T  G  V  V  V  V  V  U  
           X  C  C  C  N  C  1  0  D  D  D  
           T  0  1  2  D  C        1  0  9  
           O                                
           N                                


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     7/16( 43%)   8/ 8(100%)   0/16(  0%)   7/36( 19%) 
B:    LC17 - LC32     4/16( 25%)   8/ 8(100%)   8/16( 50%)  15/36( 41%) 
C:    LC33 - LC48     9/16( 56%)   8/ 8(100%)  15/16( 93%)  17/36( 47%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)  13/16( 81%)  19/36( 52%) 


Total dedicated input pins used:                 2/4    ( 50%)
Total I/O pins used:                            32/32   (100%)
Total logic cells used:                         36/64   ( 56%)
Total shareable expanders used:                 23/64   ( 35%)
Total Turbo logic cells used:                   36/64   ( 56%)
Total shareable expanders not available (n/a):  13/64   ( 20%)

Total input pins required:                      21
Total output pins required:                     13
Total bidirectional pins required:               0
Total logic cells required:                     36
Total flipflops required:                       24
Total shareable expanders in database:          21

Synthesized logic cells:                        11/  64 ( 17%)



Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0      0   0    0    0    0    0  CLK
   2      -   -       INPUT              0      0   0    0    0    0   12  GATE
  32   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK
  19   (20)  (B)      INPUT              0      0   0    0    0    0   23  TC0
  20   (19)  (B)      INPUT              0      0   0    0    0    0   23  TC1
  21   (17)  (B)      INPUT              0      0   0    0    0    0   19  TC2
   7    (8)  (A)      INPUT              0      0   0    0    0    1    0  TDI
  13   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS
  18   (21)  (B)      INPUT              0      0   0    0    0    0    0  TXTON
  41   (64)  (D)      INPUT              0      0   0    0    0    0    1  UD0
  40   (62)  (D)      INPUT              0      0   0    0    0    0    1  UD1
  39   (57)  (D)      INPUT              0      0   0    0    0    0    1  UD2
  37   (53)  (D)      INPUT              0      0   0    0    0    0    1  UD3
  36   (52)  (D)      INPUT              0      0   0    0    0    0    1  UD4
  34   (51)  (D)      INPUT              0      0   0    0    0    0   14  UD5
  33   (49)  (D)      INPUT              0      0   0    0    0    0   15  UD6
  31   (46)  (C)      INPUT              0      0   0    0    0    0   15  UD7
  29   (41)  (C)      INPUT              0      0   0    0    0    0   16  UD8
  28   (40)  (C)      INPUT              0      0   0    0    0    0   16  UD9
  27   (37)  (C)      INPUT              0      0   0    0    0    0    1  VD0
  26   (36)  (C)      INPUT              0      0   0    0    0    0    1  VD1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  38     56    D     OUTPUT     t        0      0   0    1    0    0    0  TDO
   4     16    A         FF  +  t        0      0   0    0    1    0    0  U0 (|uvblnlsb:22|:37)
   5     14    A         FF  +  t        0      0   0    0    1    0    0  U1 (|uvblnlsb:22|:36)
   6     11    A         FF  +  t        0      0   0    0    1    0    0  U2 (|uvblank:20|:55)
   8      5    A         FF  +  t        0      0   0    0    1    0    0  U3 (|uvblank:20|:54)
   9      4    A         FF  +  t        0      0   0    0    1    0    0  U4 (|uvblank:20|:53)
  11      3    A         FF  +  t        0      0   0    0    1    0    0  U5 (|uvblank:20|:52)
  12      1    A         FF  +  t        0      0   0    0    1    0    0  U6 (|uvblank:20|:51)
  14     30    B         FF  +  t        0      0   0    0    1    0    0  U7 (|uvblank:20|:50)
  16     25    B         FF  +  t        0      0   0    0    1    0    0  U8 (|uvblank:20|:49)
  17     24    B         FF  +  t        0      0   0    0    1    0    0  U9 (|uvblank:20|:48)
  25     35    C         FF  +  t        0      0   0    0    1    0    0  V0 (|uvblnlsb:23|:37)
  24     33    C         FF  +  t        0      0   0    0    1    0    0  V1 (|uvblnlsb:23|:36)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     59    D       DFFE  +  t        0      0   0    5    0    1    0  |uvblank:20|dout0
   -     58    D       DFFE  +  t        0      0   0    5    0    1    0  |uvblank:20|dout1
 (36)    52    D       DFFE  +  t        0      0   0    5    0    1    0  |uvblank:20|dout2
 (19)    20    B       DFFE  +  t        8      2   1    9    3    1    0  |uvblank:20|dout3
 (26)    36    C       DFFE  +  t        8      1   0    9    3    1    0  |uvblank:20|dout4
 (33)    49    D       DFFE  +  t        5      2   1    9    3    1    0  |uvblank:20|dout5
   -     34    C       DFFE  +  t        4      1   0    6    2    1    0  |uvblank:20|dout6
 (39)    57    D       DFFE  +  t        1      0   0    9    0    1    0  |uvblank:20|dout7
 (37)    53    D       SOFT   s t        1      0   1    7    0    0    1  |uvblank:20|~1615~1
 (28)    40    C       SOFT   s t        1      0   1    7    0    0    1  |uvblank:20|~1615~2
   -     60    D       SOFT   s t        1      0   1    8    0    0    1  |uvblank:20|~1615~3
   -     61    D       SOFT   s t        1      0   1    8    0    0    1  |uvblank:20|~1616~1
   -     63    D       SOFT   s t        1      0   1    8    0    0    1  |uvblank:20|~1616~2
 (41)    64    D       SOFT   s t        1      0   1    8    0    0    1  |uvblank:20|~1616~3
   -     38    C       SOFT   s t        1      0   1    7    0    0    1  |uvblank:20|~1617~1
 (27)    37    C       SOFT   s t        1      0   1    7    0    0    1  |uvblank:20|~1617~2
 (31)    46    C       SOFT   s t        1      0   1    7    0    0    1  |uvblank:20|~1617~3
   -     55    D       SOFT   s t        1      0   1    8    0    0    1  |uvblank:20|~1618~1
   -     54    D       SOFT   s t        1      0   1    8    0    0    1  |uvblank:20|~1618~2
 (34)    51    D       DFFE  +  t        0      0   0    5    0    1    0  |uvblnlsb:22|dout0
   -     50    D       DFFE  +  t        0      0   0    5    0    1    0  |uvblnlsb:22|dout1
 (40)    62    D       DFFE  +  t        0      0   0    5    0    1    0  |uvblnlsb:23|dout0
   -     39    C       DFFE  +  t        0      0   0    5    0    1    0  |uvblnlsb:23|dout1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                       Logic cells placed in LAB 'A'
        +------------- LC16 U0
        | +----------- LC14 U1
        | | +--------- LC11 U2
        | | | +------- LC5 U3
        | | | | +----- LC4 U4
        | | | | | +--- LC3 U5
        | | | | | | +- LC1 U6
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | A B C D |     Logic cells that feed LAB 'A':

Pin
43   -> - - - - - - - | - - - - | <-- CLK
2    -> - - - - - - - | - * * * | <-- GATE
LC59 -> - - * - - - - | * - - - | <-- |uvblank:20|dout0
LC58 -> - - - * - - - | * - - - | <-- |uvblank:20|dout1
LC52 -> - - - - * - - | * - - - | <-- |uvblank:20|dout2
LC20 -> - - - - - * - | * - - - | <-- |uvblank:20|dout3
LC36 -> - - - - - - * | * - - - | <-- |uvblank:20|dout4
LC51 -> * - - - - - - | * - - - | <-- |uvblnlsb:22|dout0
LC50 -> - * - - - - - | * - - - | <-- |uvblnlsb:22|dout1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                 Logic cells placed in LAB 'B'
        +------- LC20 |uvblank:20|dout3
        | +----- LC30 U7
        | | +--- LC25 U8
        | | | +- LC24 U9
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | | A B C D |     Logic cells that feed LAB 'B':

Pin
43   -> - - - - | - - - - | <-- CLK
2    -> * - - - | - * * * | <-- GATE
19   -> * - - - | - * * * | <-- TC0
20   -> * - - - | - * * * | <-- TC1
21   -> * - - - | - * * * | <-- TC2
34   -> * - - - | - * * * | <-- UD5
33   -> * - - - | - * * * | <-- UD6
31   -> * - - - | - * * * | <-- UD7
29   -> * - - - | - * * * | <-- UD8
28   -> * - - - | - * * * | <-- UD9
LC49 -> - * - - | - * - - | <-- |uvblank:20|dout5
LC34 -> - - * - | - * - - | <-- |uvblank:20|dout6
LC57 -> - - - * | - * - - | <-- |uvblank:20|dout7
LC53 -> * - - - | - * - - | <-- |uvblank:20|~1615~1
LC40 -> * - - - | - * - - | <-- |uvblank:20|~1615~2
LC60 -> * - - - | - * - - | <-- |uvblank:20|~1615~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                           Logic cells placed in LAB 'C'
        +----------------- LC36 |uvblank:20|dout4
        | +--------------- LC34 |uvblank:20|dout6
        | | +------------- LC40 |uvblank:20|~1615~2
        | | | +----------- LC38 |uvblank:20|~1617~1
        | | | | +--------- LC37 |uvblank:20|~1617~2
        | | | | | +------- LC46 |uvblank:20|~1617~3
        | | | | | | +----- LC39 |uvblnlsb:23|dout1
        | | | | | | | +--- LC35 V0
        | | | | | | | | +- LC33 V1
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC39 -> - - - - - - - - * | - - * - | <-- |uvblnlsb:23|dout1

Pin
43   -> - - - - - - - - - | - - - - | <-- CLK
2    -> * * - - - - * - - | - * * * | <-- GATE
19   -> * * * * * * * - - | - * * * | <-- TC0
20   -> * * * * * * * - - | - * * * | <-- TC1
21   -> * * - - - * * - - | - * * * | <-- TC2
34   -> * - * * * - - - - | - * * * | <-- UD5
33   -> * - * * * * - - - | - * * * | <-- UD6
31   -> * - * * * * - - - | - * * * | <-- UD7
29   -> * * * * * * - - - | - * * * | <-- UD8
28   -> * * * * * * - - - | - * * * | <-- UD9
26   -> - - - - - - * - - | - - * - | <-- VD1
LC61 -> * - - - - - - - - | - - * - | <-- |uvblank:20|~1616~1
LC63 -> * - - - - - - - - | - - * - | <-- |uvblank:20|~1616~2
LC64 -> * - - - - - - - - | - - * - | <-- |uvblank:20|~1616~3
LC55 -> - * - - - - - - - | - - * - | <-- |uvblank:20|~1618~1
LC54 -> - * - - - - - - - | - - * - | <-- |uvblank:20|~1618~2
LC62 -> - - - - - - - * - | - - * - | <-- |uvblnlsb:23|dout0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC56 TDO
        | +----------------------------- LC59 |uvblank:20|dout0
        | | +--------------------------- LC58 |uvblank:20|dout1
        | | | +------------------------- LC52 |uvblank:20|dout2
        | | | | +----------------------- LC49 |uvblank:20|dout5
        | | | | | +--------------------- LC57 |uvblank:20|dout7
        | | | | | | +------------------- LC53 |uvblank:20|~1615~1
        | | | | | | | +----------------- LC60 |uvblank:20|~1615~3
        | | | | | | | | +--------------- LC61 |uvblank:20|~1616~1
        | | | | | | | | | +------------- LC63 |uvblank:20|~1616~2
        | | | | | | | | | | +----------- LC64 |uvblank:20|~1616~3
        | | | | | | | | | | | +--------- LC55 |uvblank:20|~1618~1
        | | | | | | | | | | | | +------- LC54 |uvblank:20|~1618~2
        | | | | | | | | | | | | | +----- LC51 |uvblnlsb:22|dout0
        | | | | | | | | | | | | | | +--- LC50 |uvblnlsb:22|dout1
        | | | | | | | | | | | | | | | +- LC62 |uvblnlsb:23|dout0
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':

Pin
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
2    -> - * * * * * - - - - - - - * * * | - * * * | <-- GATE
19   -> - * * * * * * * * * * * * * * * | - * * * | <-- TC0
20   -> - * * * * * * * * * * * * * * * | - * * * | <-- TC1
21   -> - * * * * * - * * * * * * * * * | - * * * | <-- TC2
7    -> * - - - - - - - - - - - - - - - | - - - * | <-- TDI
41   -> - - - - - - - - - - - - - * - - | - - - * | <-- UD0
40   -> - - - - - - - - - - - - - - * - | - - - * | <-- UD1
39   -> - * - - - - - - - - - - - - - - | - - - * | <-- UD2
37   -> - - * - - - - - - - - - - - - - | - - - * | <-- UD3
36   -> - - - * - - - - - - - - - - - - | - - - * | <-- UD4
34   -> - - - - * * * * * * * * * - - - | - * * * | <-- UD5
33   -> - - - - * * * * * * * * * - - - | - * * * | <-- UD6
31   -> - - - - * * * * * * * * * - - - | - * * * | <-- UD7
29   -> - - - - * * * * * * * * * - - - | - * * * | <-- UD8
28   -> - - - - * * * * * * * * * - - - | - * * * | <-- UD9
27   -> - - - - - - - - - - - - - - - * | - - - * | <-- VD0
LC38 -> - - - - * - - - - - - - - - - - | - - - * | <-- |uvblank:20|~1617~1
LC37 -> - - - - * - - - - - - - - - - - | - - - * | <-- |uvblank:20|~1617~2
LC46 -> - - - - * - - - - - - - - - - - | - - - * | <-- |uvblank:20|~1617~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8631\anlv70v2.rpt
anlv70v2

** EQUATIONS **

CLK      : INPUT;
GATE     : INPUT;
TCK      : INPUT;
TC0      : INPUT;
TC1      : INPUT;
TC2      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
TXTON    : INPUT;
UD0      : INPUT;
UD1      : INPUT;
UD2      : INPUT;
UD3      : INPUT;
UD4      : INPUT;
UD5      : INPUT;
UD6      : INPUT;
UD7      : INPUT;
UD8      : INPUT;
UD9      : INPUT;
VD0      : INPUT;
VD1      : INPUT;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC056, type is output.
 TDO     = LCELL( TDI $  GND);

-- Node name is 'U0' = '|uvblnlsb:22.cout0' from file "uvblnlsb.tdf" line 7, column 17
-- Equation name is 'U0', type is output 
 U0      = DFFE( _LC051 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U1' = '|uvblnlsb:22.cout1' from file "uvblnlsb.tdf" line 7, column 17
-- Equation name is 'U1', type is output 
 U1      = DFFE( _LC050 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U2' = '|uvblank:20.cout0' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U2', type is output 
 U2      = DFFE( _LC059 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U3' = '|uvblank:20.cout1' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U3', type is output 
 U3      = DFFE( _LC058 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U4' = '|uvblank:20.cout2' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U4', type is output 
 U4      = DFFE( _LC052 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U5' = '|uvblank:20.cout3' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U5', type is output 
 U5      = DFFE( _LC020 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U6' = '|uvblank:20.cout4' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U6', type is output 
 U6      = DFFE( _LC036 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U7' = '|uvblank:20.cout5' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U7', type is output 
 U7      = DFFE( _LC049 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U8' = '|uvblank:20.cout6' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U8', type is output 
 U8      = DFFE( _LC034 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'U9' = '|uvblank:20.cout7' from file "uvblank.tdf" line 7, column 17
-- Equation name is 'U9', type is output 
 U9      = DFFE( _LC057 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V0' = '|uvblnlsb:23.cout0' from file "uvblnlsb.tdf" line 7, column 17
-- Equation name is 'V0', type is output 
 V0      = DFFE( _LC062 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'V1' = '|uvblnlsb:23.cout1' from file "uvblnlsb.tdf" line 7, column 17
-- Equation name is 'V1', type is output 
 V1      = DFFE( _LC039 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|uvblank:20|dout0' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( _EQ001 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ001 = !TC0 & !TC1 & !TC2 &  UD2;

-- Node name is '|uvblank:20|dout1' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( _EQ002 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ002 = !TC0 & !TC1 & !TC2 &  UD3;

-- Node name is '|uvblank:20|dout2' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ003 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ003 = !TC0 & !TC1 & !TC2 &  UD4;

-- Node name is '|uvblank:20|dout3' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC020', type is buried 
_LC020   = DFFE( _EQ004 $  _EQ005, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ004 = !_LC040 & !_LC053 & !_LC060 &  TC0 &  TC1 &  UD5 &  UD6 &  UD7 & 
              UD8 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         # !_LC040 & !_LC053 & !_LC060 &  TC0 &  TC1 &  UD6 &  UD7 &  UD8 & 
             !UD9 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         # !_LC040 & !_LC053 & !_LC060 & !TC0 &  TC1 &  UD5 &  UD7 & !UD8 & 
              UD9 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007;
  _X001  = EXP( TC0 &  TC2);
  _X002  = EXP( TC2 & !UD7 & !UD8 & !UD9);
  _X003  = EXP( TC1 &  TC2);
  _X004  = EXP( TC1 & !UD5 & !UD7 &  UD9);
  _X005  = EXP( TC0 &  TC1 & !UD6 & !UD7);
  _X006  = EXP( TC2 & !UD6 & !UD8 & !UD9);
  _X007  = EXP(!TC0 & !TC1 & !TC2 & !UD5);
  _EQ005 = !_LC040 & !_LC053 & !_LC060 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007;
  _X001  = EXP( TC0 &  TC2);
  _X002  = EXP( TC2 & !UD7 & !UD8 & !UD9);
  _X003  = EXP( TC1 &  TC2);
  _X004  = EXP( TC1 & !UD5 & !UD7 &  UD9);
  _X005  = EXP( TC0 &  TC1 & !UD6 & !UD7);
  _X006  = EXP( TC2 & !UD6 & !UD8 & !UD9);
  _X007  = EXP(!TC0 & !TC1 & !TC2 & !UD5);

-- Node name is '|uvblank:20|dout4' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( _EQ006 $  VCC, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ006 = !_LC061 & !_LC063 & !_LC064 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012 &  _X013 &  _X014 &  _X015;
  _X008  = EXP(!TC0 & !TC1 &  TC2 & !UD8 &  UD9);
  _X009  = EXP(!TC0 & !TC1 & !TC2 &  UD6);
  _X010  = EXP( TC0 &  TC1 & !TC2 & !UD6 &  UD8);
  _X011  = EXP( TC0 &  TC1 & !TC2 & !UD7 &  UD8);
  _X012  = EXP( TC1 & !TC2 & !UD6 & !UD7 &  UD8);
  _X013  = EXP(!TC1 & !TC2 &  UD5 &  UD6 & !UD9);
  _X014  = EXP(!TC1 & !TC2 & !UD5 &  UD6 &  UD9);
  _X015  = EXP( TC1 & !TC2 & !UD6 &  UD8 &  UD9);

-- Node name is '|uvblank:20|dout5' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( _EQ007 $  _EQ008, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ007 = !_LC037 & !_LC038 & !_LC046 &  TC0 &  TC1 &  UD5 &  UD6 &  UD7 & 
              UD8 &  UD9 &  _X001 &  _X003 &  _X016 &  _X017
         # !_LC037 & !_LC038 & !_LC046 &  TC0 & !TC1 &  UD5 &  UD6 &  UD7 & 
             !UD8 &  UD9 &  _X001 &  _X003 &  _X016 &  _X017
         # !_LC037 & !_LC038 & !_LC046 & !TC0 &  TC1 &  UD5 &  UD7 & !UD8 & 
              UD9 &  _X001 &  _X003 &  _X016 &  _X017;
  _X001  = EXP( TC0 &  TC2);
  _X003  = EXP( TC1 &  TC2);
  _X016  = EXP( TC2 & !UD9);
  _X017  = EXP(!UD7 & !UD8 & !UD9);
  _EQ008 = !_LC037 & !_LC038 & !_LC046 &  _X001 &  _X003 &  _X016 &  _X017;
  _X001  = EXP( TC0 &  TC2);
  _X003  = EXP( TC1 &  TC2);
  _X016  = EXP( TC2 & !UD9);
  _X017  = EXP(!UD7 & !UD8 & !UD9);

-- Node name is '|uvblank:20|dout6' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _EQ009 $  TC2, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ009 = !_LC054 & !_LC055 &  _X008 &  _X018 &  _X019 &  _X020;
  _X008  = EXP(!TC0 & !TC1 &  TC2 & !UD8 &  UD9);
  _X018  = EXP( TC0 &  TC1 & !TC2 & !UD9);
  _X019  = EXP(!TC0 & !TC1 & !TC2 & !UD8);
  _X020  = EXP(!TC2 & !UD8 & !UD9);

-- Node name is '|uvblank:20|dout7' from file "uvblank.tdf" line 7, column 6
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( _EQ010 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ010 = !TC0 & !TC1 & !UD5 & !UD6 & !UD7 &  UD9
         # !TC0 & !TC1 & !UD8 &  UD9
         # !TC2 &  UD9 &  _X021;
  _X021  = EXP( TC0 &  TC1 &  UD5 &  UD6 &  UD7 &  UD8);

-- Node name is '|uvblank:20|~1615~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ011 $  GND);
  _EQ011 = !TC0 &  TC1 &  UD6 & !UD7 &  UD8 &  UD9
         # !TC0 &  TC1 &  UD5 & !UD6 &  UD7 &  UD9
         # !TC0 &  TC1 & !UD5 &  UD6 &  UD7 & !UD9
         # !TC0 &  TC1 & !UD5 & !UD6 &  UD8 & !UD9
         #  TC0 &  UD5 &  UD6 &  UD7 & !UD9;

-- Node name is '|uvblank:20|~1615~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ012 $  GND);
  _EQ012 = !UD5 &  UD6 & !UD7 &  UD8 &  UD9
         # !TC1 & !UD5 &  UD7 &  UD8 &  UD9
         #  TC0 &  UD5 & !UD7 & !UD8 &  UD9
         #  TC0 & !TC1 &  UD5 &  UD7 & !UD8
         #  TC0 & !TC1 &  UD5 &  UD8 & !UD9;

-- Node name is '|uvblank:20|~1615~3' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ013 $  GND);
  _EQ013 = !TC0 &  TC1 &  UD5 & !UD7 & !UD9
         #  TC0 & !UD5 & !UD7 & !UD8 & !UD9
         # !UD5 & !UD6 & !UD7 & !UD8 & !UD9
         # !TC0 & !TC1 & !UD5 & !UD8 & !UD9
         #  TC2 &  UD5 &  UD8 &  UD9;

-- Node name is '|uvblank:20|~1616~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC061', type is buried 
-- synthesized logic cell 
_LC061   = LCELL( _EQ014 $  GND);
  _EQ014 =  TC0 & !TC2 &  UD5 &  UD6 &  UD7 & !UD8 & !UD9
         #  TC0 & !TC1 & !TC2 &  UD5 & !UD6 & !UD8 &  UD9
         # !TC0 &  TC1 & !TC2 & !UD5 & !UD6 &  UD7 & !UD8
         #  TC0 & !TC1 & !TC2 & !UD5 & !UD6 &  UD7 & !UD9
         # !TC0 &  TC1 & !TC2 & !UD6 &  UD7 & !UD8 & !UD9;

-- Node name is '|uvblank:20|~1616~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC063', type is buried 
-- synthesized logic cell 
_LC063   = LCELL( _EQ015 $  GND);
  _EQ015 = !TC0 & !TC1 &  TC2 & !UD5 & !UD6 & !UD7 &  UD9
         # !TC2 & !UD5 &  UD6 &  UD7 &  UD8 &  UD9
         # !TC0 & !TC2 &  UD5 &  UD6 & !UD8 &  UD9
         # !TC0 & !TC2 & !UD5 &  UD6 &  UD8 & !UD9
         # !TC0 & !TC2 &  UD6 & !UD7 & !UD8 &  UD9;

-- Node name is '|uvblank:20|~1616~3' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC064', type is buried 
-- synthesized logic cell 
_LC064   = LCELL( _EQ016 $  GND);
  _EQ016 = !TC0 & !TC2 &  UD5 &  UD6 & !UD7 & !UD8
         #  TC0 & !TC2 & !UD5 & !UD6 &  UD8 & !UD9
         # !TC1 & !TC2 &  UD6 & !UD7 & !UD8 & !UD9
         # !TC0 & !TC2 &  UD6 &  UD7 &  UD8
         # !TC1 & !TC2 &  UD6 &  UD8 &  UD9;

-- Node name is '|uvblank:20|~1617~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ017 $  GND);
  _EQ017 = !TC0 &  TC1 &  UD6 &  UD7 & !UD8 &  UD9
         # !TC0 &  TC1 & !UD6 & !UD7 &  UD8 &  UD9
         # !TC0 &  TC1 & !UD5 & !UD6 &  UD7 &  UD8
         # !TC0 &  TC1 &  UD7 &  UD8 & !UD9
         #  TC0 & !TC1 & !UD5 &  UD6 & !UD7;

-- Node name is '|uvblank:20|~1617~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ018 $  GND);
  _EQ018 =  TC0 & !TC1 & !UD6 & !UD7 &  UD9
         #  TC0 & !UD5 & !UD6 &  UD7 & !UD9
         # !TC1 &  UD5 & !UD7 &  UD8
         # !TC1 &  UD6 & !UD7 &  UD8
         #  UD5 &  UD6 & !UD7 & !UD9;

-- Node name is '|uvblank:20|~1617~3' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ019 $  GND);
  _EQ019 =  TC0 &  TC1 & !UD7 & !UD9
         #  TC0 &  TC1 & !UD8 & !UD9
         #  TC1 & !UD6 &  UD7 & !UD9
         # !TC0 & !TC1 & !TC2 & !UD7
         #  TC2 &  UD7 &  UD8;

-- Node name is '|uvblank:20|~1618~1' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ020 $  GND);
  _EQ020 = !TC0 & !TC1 &  TC2 & !UD5 & !UD6 & !UD7 &  UD8 &  UD9
         #  TC0 &  TC1 & !TC2 &  UD5 &  UD6 &  UD7 &  UD8
         # !TC0 &  TC1 & !TC2 & !UD5 & !UD6 & !UD8
         #  TC0 & !TC2 & !UD5 & !UD6 & !UD7 & !UD9
         # !TC0 &  TC1 & !TC2 & !UD7 & !UD8;

-- Node name is '|uvblank:20|~1618~2' from file "uvblank.tdf" line 172, column 17
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ021 $  GND);
  _EQ021 =  TC0 & !TC1 & !TC2 & !UD7 & !UD8
         #  TC0 & !TC1 & !TC2 & !UD6 & !UD8
         #  TC0 & !TC1 & !TC2 & !UD5 & !UD8
         #  TC1 & !TC2 & !UD6 & !UD7 & !UD9
         #  TC1 & !TC2 & !UD5 & !UD7 & !UD9;

-- Node name is '|uvblnlsb:22|dout0' from file "uvblnlsb.tdf" line 7, column 6
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( _EQ022 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ022 = !TC0 & !TC1 & !TC2 &  UD0;

-- Node name is '|uvblnlsb:22|dout1' from file "uvblnlsb.tdf" line 7, column 6
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( _EQ023 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ023 = !TC0 & !TC1 & !TC2 &  UD1;

-- Node name is '|uvblnlsb:23|dout0' from file "uvblnlsb.tdf" line 7, column 6
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( _EQ024 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ024 = !TC0 & !TC1 & !TC2 &  VD0;

-- Node name is '|uvblnlsb:23|dout1' from file "uvblnlsb.tdf" line 7, column 6
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _EQ025 $  GND, GLOBAL( CLK),  VCC,  VCC, !GATE);
  _EQ025 = !TC0 & !TC1 & !TC2 &  VD1;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs -B-D
--    _X003 occurs in LABs -B-D




Project Information                              c:\max2work\8631\anlv70v2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:02
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:10


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,892K
