// Seed: 2599798186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1
);
  logic [7:0][1 : 1 'h0] id_3;
  assign id_3 = id_3[1];
  wire [-1 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  parameter id_5 = -1;
endmodule
