<stg><name>I_calc</name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="4" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="21" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="23" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:0  %F_temp_data = alloca [4 x float], align 4

]]></Node>
<StgValue><ssdm name="F_temp_data"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %V_temp_data = alloca [4 x float], align 4

]]></Node>
<StgValue><ssdm name="V_temp_data"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:14  %simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)

]]></Node>
<StgValue><ssdm name="simConfig_BLOCK_NUMB"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:24  %simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)

]]></Node>
<StgValue><ssdm name="simConfig_rowsToSimu"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25  %F_temp_data_addr = getelementptr [4 x float]* %F_temp_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="F_temp_data_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26  %V_temp_data_addr = getelementptr [4 x float]* %V_temp_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="V_temp_data_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27  %F_temp_data_addr_1 = getelementptr [4 x float]* %F_temp_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="F_temp_data_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28  %V_temp_data_addr_1 = getelementptr [4 x float]* %V_temp_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="V_temp_data_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29  %F_temp_data_addr_2 = getelementptr [4 x float]* %F_temp_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="F_temp_data_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30  %V_temp_data_addr_2 = getelementptr [4 x float]* %V_temp_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="V_temp_data_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31  %F_temp_data_addr_3 = getelementptr [4 x float]* %F_temp_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="F_temp_data_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32  %V_temp_data_addr_3 = getelementptr [4 x float]* %V_temp_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="V_temp_data_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
entry:33  br label %.preheader11.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
.preheader11.i.i:0  %RowOfBlocks_V_2 = phi i26 [ %RowOfBlocks_V, %2 ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="RowOfBlocks_V_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="26">
<![CDATA[
.preheader11.i.i:1  %RowOfBlocks_V_1_cast = zext i26 %RowOfBlocks_V_2 to i27

]]></Node>
<StgValue><ssdm name="RowOfBlocks_V_1_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader11.i.i:2  %tmp_i_i = icmp slt i27 %RowOfBlocks_V_1_cast, %simConfig_rowsToSimu

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader11.i.i:3  %RowOfBlocks_V = add i26 %RowOfBlocks_V_2, 1

]]></Node>
<StgValue><ssdm name="RowOfBlocks_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.i.i:4  br i1 %tmp_i_i, label %0, label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:3  store float 0.000000e+00, float* %F_temp_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store float 0.000000e+00, float* %V_temp_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:5  store float 0.000000e+00, float* %F_temp_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:6  store float 0.000000e+00, float* %V_temp_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_i_i_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_i_i_111"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 1250, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:7  store float 0.000000e+00, float* %F_temp_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:8  store float 0.000000e+00, float* %V_temp_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:9  store float 0.000000e+00, float* %F_temp_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:10  store float 0.000000e+00, float* %V_temp_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader48.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:0  %V_temp_data_i_i_load_3 = phi float [ %tmp_54_3_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="V_temp_data_i_i_load_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:1  %F_temp_data_i_i_load_3 = phi float [ %tmp_53_3_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="F_temp_data_i_i_load_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:2  %V_temp_data_i_i_load_2 = phi float [ %tmp_54_2_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="V_temp_data_i_i_load_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:3  %F_temp_data_i_i_load_2 = phi float [ %tmp_53_2_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="F_temp_data_i_i_load_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:4  %V_temp_data_i_i_load_1 = phi float [ %tmp_54_1_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="V_temp_data_i_i_load_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:5  %F_temp_data_i_i_load_1 = phi float [ %tmp_53_1_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="F_temp_data_i_i_load_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:6  %V_temp_data_i_i_load = phi float [ %tmp_54_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="V_temp_data_i_i_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48.i.i:7  %F_temp_data_i_i_load = phi float [ %tmp_53_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]

]]></Node>
<StgValue><ssdm name="F_temp_data_i_i_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
.preheader48.i.i:8  %i_op_assign = phi i26 [ %block, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="26">
<![CDATA[
.preheader48.i.i:9  %i_op_assign_cast = zext i26 %i_op_assign to i27

]]></Node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader48.i.i:10  %tmp_35_i_i = icmp slt i27 %i_op_assign_cast, %simConfig_BLOCK_NUMB

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48.i.i:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2499, i64 1250)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader48.i.i:12  %block = add i26 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48.i.i:13  br i1 %tmp_35_i_i, label %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i", label %.preheader.i.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:3  %empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_acc_V_data_0, float* @F_acc_V_data_1, float* @F_acc_V_data_2, float* @F_acc_V_data_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:4  %tmp_data_0 = extractvalue { float, float, float, float } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:5  %tmp_data_1 = extractvalue { float, float, float, float } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:6  %tmp_data_2 = extractvalue { float, float, float, float } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:7  %tmp_data_3 = extractvalue { float, float, float, float } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:8  %empty_112 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_acc_V_data_0, float* @V_acc_V_data_1, float* @V_acc_V_data_2, float* @V_acc_V_data_3)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:9  %tmp_data_0_9 = extractvalue { float, float, float, float } %empty_112, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_9"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:10  %tmp_data_1_9 = extractvalue { float, float, float, float } %empty_112, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_9"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:11  %tmp_data_2_9 = extractvalue { float, float, float, float } %empty_112, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_9"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="128">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:12  %tmp_data_3_9 = extractvalue { float, float, float, float } %empty_112, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:13  %tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:14  store float %tmp_53_i_i, float* %F_temp_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:15  %tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:16  store float %tmp_54_i_i, float* %V_temp_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:17  %tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1

]]></Node>
<StgValue><ssdm name="tmp_53_1_i_i"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:18  store float %tmp_53_1_i_i, float* %F_temp_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:19  %tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9

]]></Node>
<StgValue><ssdm name="tmp_54_1_i_i"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="158" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:20  store float %tmp_54_1_i_i, float* %V_temp_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:21  %tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2

]]></Node>
<StgValue><ssdm name="tmp_53_2_i_i"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:22  store float %tmp_53_2_i_i, float* %F_temp_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:23  %tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9

]]></Node>
<StgValue><ssdm name="tmp_54_2_i_i"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="167" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:24  store float %tmp_54_2_i_i, float* %V_temp_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:25  %tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3

]]></Node>
<StgValue><ssdm name="tmp_53_3_i_i"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:26  store float %tmp_53_3_i_i, float* %F_temp_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:27  %tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9

]]></Node>
<StgValue><ssdm name="tmp_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:1  %tmp_20_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:28  store float %tmp_54_3_i_i, float* %V_temp_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:29  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_20_i_i)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i:30  br label %.preheader48.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %val_assign = phi i3 [ %row, %1 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i:1  %exitcond_i_i = icmp eq i3 %val_assign, -4

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i:3  %row = add i3 %val_assign, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %exitcond_i_i, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="32" op_3_bw="1" op_4_bw="26" op_5_bw="27" op_6_bw="32" op_7_bw="32">
<![CDATA[
:1  call fastcc void @getTotalCurrent(i3 %val_assign, float* %I_V_data, i1* %I_V_tlast_V, i26 %RowOfBlocks_V_2, i27 %simConfig_rowsToSimu, [4 x float]* %F_temp_data, [4 x float]* %V_temp_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2, i32 %tmp_i_i_111)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader11.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="32" op_3_bw="1" op_4_bw="26" op_5_bw="27" op_6_bw="32" op_7_bw="32">
<![CDATA[
:1  call fastcc void @getTotalCurrent(i3 %val_assign, float* %I_V_data, i1* %I_V_tlast_V, i26 %RowOfBlocks_V_2, i27 %simConfig_rowsToSimu, [4 x float]* %F_temp_data, [4 x float]* %V_temp_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
