
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul12u_pwr_1_157_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul12u_pwr_1_157_wce_00_0000.v) [C](mul12u_pwr_1_157_wce_00_0000.c) |
| mul12u_pwr_1_156_wce_00_0000 | 0.9 | 1 | 87.5 | 0.0003825478 |  [Verilog](mul12u_pwr_1_156_wce_00_0000.v) [C](mul12u_pwr_1_156_wce_00_0000.c) |
| mul12u_pwr_1_152_wce_00_0000 | 1.25 | 5 | 50.0 | 0.0006205665 |  [Verilog](mul12u_pwr_1_152_wce_00_0000.v) [C](mul12u_pwr_1_152_wce_00_0000.c) |
| mul12u_pwr_1_142_wce_00_0001 | 4.25 | 17 | 68.75 | 0.0019121215 |  [Verilog](mul12u_pwr_1_142_wce_00_0001.v) [C](mul12u_pwr_1_142_wce_00_0001.c) |
| mul12u_pwr_1_090_wce_00_0008 | 32.25 | 129 | 89.0625 | 0.0118528345 |  [Verilog](mul12u_pwr_1_090_wce_00_0008.v) [C](mul12u_pwr_1_090_wce_00_0008.c) |
| mul12u_pwr_1_009_wce_00_0046 | 192.25 | 769 | 96.484375 | 0.0566751845 |  [Verilog](mul12u_pwr_1_009_wce_00_0046.v) [C](mul12u_pwr_1_009_wce_00_0046.c) |
| mul12u_pwr_0_680_wce_00_0493 | 2519.7 | 8274 | 99.9886155128 | 2.3095865831 |  [Verilog](mul12u_pwr_0_680_wce_00_0493.v) [C](mul12u_pwr_0_680_wce_00_0493.c) |
| mul12u_pwr_0_464_wce_00_1981 | 8665.7 | 33229 | 99.9966263771 | 8.6055804649 |  [Verilog](mul12u_pwr_0_464_wce_00_1981.v) [C](mul12u_pwr_0_464_wce_00_1981.c) |
| mul12u_pwr_0_144_wce_01_9074 | 98015.3 | 320005 | 99.9996483326 | 100.229959275 |  [Verilog](mul12u_pwr_0_144_wce_01_9074.v) [C](mul12u_pwr_0_144_wce_01_9074.c) |
| mul12u_pwr_0_028_wce_09_7620 | 508338.4 | 1637790 | 99.9999642372 | 510.488471614 |  [Verilog](mul12u_pwr_0_028_wce_09_7620.v) [C](mul12u_pwr_0_028_wce_09_7620.c) |
| mul12u_pwr_0_000_wce_74_9512 | 3143680.2 | 12574721 | 99.951171875 | 87.978574008 |  [Verilog](mul12u_pwr_0_000_wce_74_9512.v) [C](mul12u_pwr_0_000_wce_74_9512.c) |

Parameters
--------------
![Parameters figure](fig.png)
         