// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_4 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_104_p2;
wire   [0:0] comparison_56_fu_110_p2;
wire   [0:0] comparison_57_fu_116_p2;
wire   [0:0] activation_148_fu_164_p2;
wire   [0:0] xor_ln135_10_fu_188_p2;
wire   [0:0] comparison_58_fu_122_p2;
wire   [0:0] xor_ln135_fu_176_p2;
wire   [0:0] and_ln133_fu_200_p2;
wire   [0:0] comparison_59_fu_128_p2;
wire   [0:0] activation_fu_194_p2;
wire   [0:0] xor_ln135_11_fu_218_p2;
wire   [0:0] comparison_60_fu_134_p2;
wire   [0:0] activation_155_fu_212_p2;
wire   [0:0] xor_ln135_12_fu_236_p2;
wire   [0:0] comparison_61_fu_140_p2;
wire   [0:0] activation_159_fu_242_p2;
wire   [0:0] xor_ln135_13_fu_254_p2;
wire   [0:0] comparison_62_fu_146_p2;
wire   [0:0] activation_160_fu_248_p2;
wire   [0:0] xor_ln135_14_fu_272_p2;
wire   [0:0] comparison_63_fu_152_p2;
wire   [0:0] activation_163_fu_278_p2;
wire   [0:0] comparison_64_fu_158_p2;
wire   [0:0] xor_ln135_15_fu_290_p2;
wire   [0:0] and_ln133_10_fu_296_p2;
wire   [0:0] activation_166_fu_170_p2;
wire   [0:0] activation_167_fu_182_p2;
wire   [0:0] xor_ln148_fu_314_p2;
wire   [0:0] or_ln148_fu_308_p2;
wire   [0:0] activation_168_fu_206_p2;
wire   [1:0] zext_ln148_fu_320_p1;
wire   [0:0] or_ln148_13_fu_324_p2;
wire   [1:0] select_ln148_fu_330_p3;
wire   [1:0] select_ln148_14_fu_344_p3;
wire   [0:0] or_ln148_14_fu_338_p2;
wire   [0:0] activation_169_fu_224_p2;
wire   [2:0] zext_ln148_5_fu_352_p1;
wire   [0:0] or_ln148_15_fu_356_p2;
wire   [0:0] activation_170_fu_230_p2;
wire   [2:0] select_ln148_15_fu_362_p3;
wire   [0:0] or_ln148_16_fu_370_p2;
wire   [0:0] activation_171_fu_260_p2;
wire   [2:0] select_ln148_16_fu_376_p3;
wire   [0:0] or_ln148_17_fu_384_p2;
wire   [0:0] activation_172_fu_266_p2;
wire   [2:0] select_ln148_17_fu_390_p3;
wire   [2:0] select_ln148_18_fu_404_p3;
wire   [0:0] or_ln148_18_fu_398_p2;
wire   [0:0] activation_173_fu_284_p2;
wire   [3:0] zext_ln148_6_fu_412_p1;
wire   [0:0] or_ln148_19_fu_416_p2;
wire   [0:0] activation_174_fu_302_p2;
wire   [3:0] select_ln148_19_fu_422_p3;
wire   [0:0] or_ln148_20_fu_430_p2;
wire   [3:0] select_ln148_20_fu_436_p3;
wire   [3:0] agg_result_fu_452_p12;
wire   [31:0] agg_result_fu_452_p13;
wire    ap_ce_reg;

myproject_axi_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U30(
    .din0(32'd72833),
    .din1(32'd55125),
    .din2(32'd4294958829),
    .din3(32'd61446),
    .din4(32'd31357),
    .din5(32'd14808),
    .din6(32'd13709),
    .din7(32'd12832),
    .din8(32'd0),
    .din9(32'd4294892076),
    .din10(32'd4294952453),
    .din11(agg_result_fu_452_p12),
    .dout(agg_result_fu_452_p13)
);

assign activation_148_fu_164_p2 = (comparison_fu_104_p2 ^ 1'd1);

assign activation_155_fu_212_p2 = (comparison_59_fu_128_p2 & activation_fu_194_p2);

assign activation_159_fu_242_p2 = (xor_ln135_12_fu_236_p2 & activation_155_fu_212_p2);

assign activation_160_fu_248_p2 = (comparison_61_fu_140_p2 & activation_159_fu_242_p2);

assign activation_163_fu_278_p2 = (xor_ln135_14_fu_272_p2 & activation_160_fu_248_p2);

assign activation_166_fu_170_p2 = (comparison_fu_104_p2 & comparison_56_fu_110_p2);

assign activation_167_fu_182_p2 = (comparison_57_fu_116_p2 & activation_148_fu_164_p2);

assign activation_168_fu_206_p2 = (comparison_fu_104_p2 & and_ln133_fu_200_p2);

assign activation_169_fu_224_p2 = (xor_ln135_11_fu_218_p2 & activation_fu_194_p2);

assign activation_170_fu_230_p2 = (comparison_60_fu_134_p2 & activation_155_fu_212_p2);

assign activation_171_fu_260_p2 = (xor_ln135_13_fu_254_p2 & activation_159_fu_242_p2);

assign activation_172_fu_266_p2 = (comparison_62_fu_146_p2 & activation_160_fu_248_p2);

assign activation_173_fu_284_p2 = (comparison_63_fu_152_p2 & activation_163_fu_278_p2);

assign activation_174_fu_302_p2 = (and_ln133_10_fu_296_p2 & activation_163_fu_278_p2);

assign activation_fu_194_p2 = (xor_ln135_10_fu_188_p2 & activation_148_fu_164_p2);

assign agg_result_fu_452_p12 = ((or_ln148_20_fu_430_p2[0:0] == 1'b1) ? select_ln148_20_fu_436_p3 : 4'd10);

assign and_ln133_10_fu_296_p2 = (xor_ln135_15_fu_290_p2 & comparison_64_fu_158_p2);

assign and_ln133_fu_200_p2 = (xor_ln135_fu_176_p2 & comparison_58_fu_122_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_452_p13;

assign comparison_56_fu_110_p2 = (($signed(p_read1) < $signed(32'd4294936613)) ? 1'b1 : 1'b0);

assign comparison_57_fu_116_p2 = (($signed(p_read4) < $signed(32'd4294872208)) ? 1'b1 : 1'b0);

assign comparison_58_fu_122_p2 = (($signed(p_read1) < $signed(32'd44332)) ? 1'b1 : 1'b0);

assign comparison_59_fu_128_p2 = (($signed(p_read4) < $signed(32'd73919)) ? 1'b1 : 1'b0);

assign comparison_60_fu_134_p2 = (($signed(p_read1) < $signed(32'd4294919638)) ? 1'b1 : 1'b0);

assign comparison_61_fu_140_p2 = (($signed(p_read1) < $signed(32'd69931)) ? 1'b1 : 1'b0);

assign comparison_62_fu_146_p2 = (($signed(p_read4) < $signed(32'd4294912926)) ? 1'b1 : 1'b0);

assign comparison_63_fu_152_p2 = (($signed(p_read3) < $signed(32'd4294898567)) ? 1'b1 : 1'b0);

assign comparison_64_fu_158_p2 = (($signed(p_read3) < $signed(32'd58745)) ? 1'b1 : 1'b0);

assign comparison_fu_104_p2 = (($signed(p_read2) < $signed(32'd4294912147)) ? 1'b1 : 1'b0);

assign or_ln148_13_fu_324_p2 = (or_ln148_fu_308_p2 | activation_168_fu_206_p2);

assign or_ln148_14_fu_338_p2 = (comparison_fu_104_p2 | activation_167_fu_182_p2);

assign or_ln148_15_fu_356_p2 = (or_ln148_14_fu_338_p2 | activation_169_fu_224_p2);

assign or_ln148_16_fu_370_p2 = (or_ln148_15_fu_356_p2 | activation_170_fu_230_p2);

assign or_ln148_17_fu_384_p2 = (or_ln148_16_fu_370_p2 | activation_171_fu_260_p2);

assign or_ln148_18_fu_398_p2 = (or_ln148_17_fu_384_p2 | activation_172_fu_266_p2);

assign or_ln148_19_fu_416_p2 = (or_ln148_18_fu_398_p2 | activation_173_fu_284_p2);

assign or_ln148_20_fu_430_p2 = (or_ln148_19_fu_416_p2 | activation_174_fu_302_p2);

assign or_ln148_fu_308_p2 = (activation_167_fu_182_p2 | activation_166_fu_170_p2);

assign select_ln148_14_fu_344_p3 = ((or_ln148_13_fu_324_p2[0:0] == 1'b1) ? select_ln148_fu_330_p3 : 2'd3);

assign select_ln148_15_fu_362_p3 = ((or_ln148_14_fu_338_p2[0:0] == 1'b1) ? zext_ln148_5_fu_352_p1 : 3'd4);

assign select_ln148_16_fu_376_p3 = ((or_ln148_15_fu_356_p2[0:0] == 1'b1) ? select_ln148_15_fu_362_p3 : 3'd5);

assign select_ln148_17_fu_390_p3 = ((or_ln148_16_fu_370_p2[0:0] == 1'b1) ? select_ln148_16_fu_376_p3 : 3'd6);

assign select_ln148_18_fu_404_p3 = ((or_ln148_17_fu_384_p2[0:0] == 1'b1) ? select_ln148_17_fu_390_p3 : 3'd7);

assign select_ln148_19_fu_422_p3 = ((or_ln148_18_fu_398_p2[0:0] == 1'b1) ? zext_ln148_6_fu_412_p1 : 4'd8);

assign select_ln148_20_fu_436_p3 = ((or_ln148_19_fu_416_p2[0:0] == 1'b1) ? select_ln148_19_fu_422_p3 : 4'd9);

assign select_ln148_fu_330_p3 = ((or_ln148_fu_308_p2[0:0] == 1'b1) ? zext_ln148_fu_320_p1 : 2'd2);

assign xor_ln135_10_fu_188_p2 = (comparison_57_fu_116_p2 ^ 1'd1);

assign xor_ln135_11_fu_218_p2 = (comparison_59_fu_128_p2 ^ 1'd1);

assign xor_ln135_12_fu_236_p2 = (comparison_60_fu_134_p2 ^ 1'd1);

assign xor_ln135_13_fu_254_p2 = (comparison_61_fu_140_p2 ^ 1'd1);

assign xor_ln135_14_fu_272_p2 = (comparison_62_fu_146_p2 ^ 1'd1);

assign xor_ln135_15_fu_290_p2 = (comparison_63_fu_152_p2 ^ 1'd1);

assign xor_ln135_fu_176_p2 = (comparison_56_fu_110_p2 ^ 1'd1);

assign xor_ln148_fu_314_p2 = (1'd1 ^ activation_166_fu_170_p2);

assign zext_ln148_5_fu_352_p1 = select_ln148_14_fu_344_p3;

assign zext_ln148_6_fu_412_p1 = select_ln148_18_fu_404_p3;

assign zext_ln148_fu_320_p1 = xor_ln148_fu_314_p2;

endmodule //myproject_axi_decision_function_4
