{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 19:11:02 2022 " "Info: Processing started: Wed Aug 24 19:11:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Full_Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "Full_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Full_Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Info: Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Info: Found entity 1: ALU1" {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU1.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at ALU1.v(7): instance has no name" {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU1.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at ALU1.v(8): instance has no name" {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU1.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at ALU1.v(11): instance has no name" {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU1.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at ALU1.v(12): instance has no name" {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU1 " "Info: Elaborating entity \"ALU1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:comb_4 " "Info: Elaborating entity \"Mux2\" for hierarchy \"Mux2:comb_4\"" {  } { { "ALU1.v" "comb_4" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full_Adder:comb_10 " "Info: Elaborating entity \"Full_Adder\" for hierarchy \"Full_Adder:comb_10\"" {  } { { "ALU1.v" "comb_10" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:comb_11 " "Info: Elaborating entity \"Mux3\" for hierarchy \"Mux3:comb_11\"" {  } { { "ALU1.v" "comb_11" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z Mux3.v(3) " "Warning (10240): Verilog HDL Always Construct warning at Mux3.v(3): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z Mux3.v(5) " "Info (10041): Inferred latch for \"Z\" at Mux3.v(5)" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 19:11:02 2022 " "Info: Processing ended: Wed Aug 24 19:11:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
