{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570645966135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570645966139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 14:32:46 2019 " "Processing started: Wed Oct 09 14:32:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570645966139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645966139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t_ff_jk -c t_ff_jk " "Command: quartus_map --read_settings_files=on --write_settings_files=off t_ff_jk -c t_ff_jk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645966139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570645966655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570645966655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/home/documents/fpga_proj/common/jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "../common/jk_ff.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570645975297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645975297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff_jk_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff_jk_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff_jk_tb " "Found entity 1: t_ff_jk_tb" {  } { { "t_ff_jk_tb.v" "" { Text "C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570645975301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645975301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff_jk " "Found entity 1: t_ff_jk" {  } { { "t_ff_jk.v" "" { Text "C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570645975304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645975304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/home/documents/fpga_proj/common/sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "../common/sr_latch.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570645975307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645975307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/d_ff_3_sr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/home/documents/fpga_proj/common/d_ff_3_sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_3_sr " "Found entity 1: d_ff_3_sr" {  } { { "../common/d_ff_3_sr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570645975311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645975311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t_ff_jk " "Elaborating entity \"t_ff_jk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570645975344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff jk_ff:jk_ff_0 " "Elaborating entity \"jk_ff\" for hierarchy \"jk_ff:jk_ff_0\"" {  } { { "t_ff_jk.v" "jk_ff_0" { Text "C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570645975364 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "d_ff_3_sr_wr_0 d_ff_3_sr_wr " "Node instance \"d_ff_3_sr_wr_0\" instantiates undefined entity \"d_ff_3_sr_wr\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../common/jk_ff.v" "d_ff_3_sr_wr_0" { Text "C:/Users/home/Documents/Fpga_proj/common/jk_ff.v" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570645975388 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570645975519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 09 14:32:55 2019 " "Processing ended: Wed Oct 09 14:32:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570645975519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570645975519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570645975519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570645975519 ""}
