m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/software/FPGA_IP/obj/default/runtime/sim/mentor
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1600885926
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
Ih5S2`6g^?IZd@ahVQJLMf1
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_merlin_master_translator_sv_unit
S1
R0
w1600885875
8/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_merlin_master_translator.sv
F/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_merlin_master_translator.sv
L0 32
OV;L;10.5b;63
r1
!s85 0
31
!s108 1600885926.000000
!s107 /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_merlin_master_translator.sv|-work|nios2_gen2_0_data_master_translator|
!i113 1
o-sv -work nios2_gen2_0_data_master_translator
tCvgOpt 0
