\chapter{Lab 3: Sequential Programming} \label{day3}

\section{Timer}

\lstinputlisting[language=VHDL]{./L3/E1/src/project_3_1.vhd}

\lstinputlisting[language=VHDL]{./L3/E1/src/project_3_1_1.vhd}

\section{Instantiating a netlist file}

\lstinputlisting[language=VHDL]{./L3/E2/src/project_3_2.vhd}

\section{Time counter}

\lstinputlisting[language=VHDL]{./L3/E3/src/project_3_1_1.vhd}

\lstinputlisting[language=VHDL]{./L3/E3/src/project_3_1.vhd}

\lstinputlisting[language=VHDL]{./L3/E3/src/project_3_2.vhd}

\section{Debouncing}

\lstinputlisting[language=VHDL]{./L3/E4/src/edge_detector.vhd}