<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>实验1：认识ZYNQ7020开发板 | 主页</title><meta name="description" content="vuepress-theme-hope 的文档演示">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-K29S6iA3.js"><link rel="modulepreload" href="/FPGA-course/assets/chapter1.html-BuaSvhcC.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-QlCIvKLi.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-B8i_OD5Z.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-CpgIi1LZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-Djo-RAxu.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-zmTa4s5P.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-C7LsRRY3.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-CFr5-xwI.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-Bz1tIc1w.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-DUxbXo91.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DXNAvk6q.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-C4lxJ3lw.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-jIKdWjFD.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-DnJDGVTQ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-DaCCyhD4.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-DUrwOm4f.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-D-VwkNrV.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-BGTsG_Vq.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DcEE7Uau.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-BzxgFc66.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/LED_matrix.html-B_ynuMck.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/Mic_array.html-Cwoz4sxN.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-CuQBpjhM.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-daC3bRly.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-DdQXF56m.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-C1KDIYBi.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container no-navbar external-link-icon has-toc" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/" aria-label="课程简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="school" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->课程简介<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="house" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->作者简介<!----></a></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable active" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计实验教程</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/" aria-label="FPGA系统设计实验教程" iconsizing="both"><!---->FPGA系统设计实验教程<!----></a></li><li><a class="route-link route-link-active auto-link vp-sidebar-link active" href="/FPGA-course/experiment/chapter1.html" aria-label="实验1：认识ZYNQ7020开发板" iconsizing="both"><!---->实验1：认识ZYNQ7020开发板<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter2.html" aria-label="实验2：认识Vivado" iconsizing="both"><!---->实验2：认识Vivado<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter3.html" aria-label="实验3：HMDI输出实验" iconsizing="both"><!---->实验3：HMDI输出实验<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter4.html" aria-label="实验4：体验 ARM 裸机输出 &quot;Hello World&quot;" iconsizing="both"><!---->实验4：体验 ARM 裸机输出 &quot;Hello World&quot;<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter6.html" aria-label="实验6；PS端MIO的使用" iconsizing="both"><!---->实验6；PS端MIO的使用<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter7.html" aria-label="实验7：PS端EMIO操作与PL端外设控制" iconsizing="both"><!---->实验7：PS端EMIO操作与PL端外设控制<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter5.html" aria-label="PS定时器中断实验" iconsizing="both"><!---->PS定时器中断实验<!----></a></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA项目驱动式课程设计</span><span class="vp-arrow end"></span></button><!----></section></li></ul><!----></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->实验1：认识ZYNQ7020开发板</h1><div class="page-info"><!----><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon" name="calendar"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span data-allow-mismatch="text">2025年4月1日</span><meta property="datePublished" content="2025-04-01T01:16:47.000Z"></span><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon" name="timer"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 5 分钟</span><meta property="timeRequired" content="PT5M"></span><!----><!----></div><hr></div><div class="vp-toc-placeholder"><aside id="toc" vp-toc><!----><!--[--><div class="vp-toc-header">此页内容<button type="button" class="print-button" title="打印"><svg xmlns="http://www.w3.org/2000/svg" class="icon print-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="print icon" name="print"><path d="M819.2 364.8h-44.8V128c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v236.8h-44.8C145.067 364.8 96 413.867 96 473.6v192c0 59.733 49.067 108.8 108.8 108.8h44.8V896c0 17.067 14.933 32 32 32h460.8c17.067 0 32-14.933 32-32V774.4h44.8c59.733 0 108.8-49.067 108.8-108.8v-192c0-59.733-49.067-108.8-108.8-108.8zM313.6 160h396.8v204.8H313.6V160zm396.8 704H313.6V620.8h396.8V864zM864 665.6c0 25.6-19.2 44.8-44.8 44.8h-44.8V588.8c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v121.6h-44.8c-25.6 0-44.8-19.2-44.8-44.8v-192c0-25.6 19.2-44.8 44.8-44.8h614.4c25.6 0 44.8 19.2 44.8 44.8v192z"></path></svg></button><div class="arrow end"></div></div><div class="vp-toc-wrapper"><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#主要特性">主要特性</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_1-处理系统-ps">1. 处理系统 (PS)</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_2-可编程逻辑-pl">2. 可编程逻辑 (PL)</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_3-互联架构">3. 互联架构</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#_4-开发工具">4. 开发工具</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#应用场景">应用场景</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#参考资料">参考资料</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#ax7z020-开发板">AX7Z020 开发板</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#系统架构">系统架构</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#核心功能特性">核心功能特性</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#扩展能力">扩展能力</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#技术参数">技术参数</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#调试准备与串口通信指南">调试准备与串口通信指南</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#一、驱动安装流程">一、驱动安装流程</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#二、终端配置规范">二、终端配置规范</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#三、硬件操作规范">三、硬件操作规范</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#四、系统交互说明">四、系统交互说明</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#五、常见问题排查">五、常见问题排查</a></li><!----><!--]--></ul></li><!--]--></ul><div class="vp-toc-marker" style="top:-1.7rem;"></div></div><!--]--><!----></aside></div><!----><div class="theme-hope-content" vp-content><h1 id="实验1-认识zynq7020开发板" tabindex="-1"><a class="header-anchor" href="#实验1-认识zynq7020开发板"><span>实验1：认识ZYNQ7020开发板</span></a></h1><p>ZYNQ7020 是赛灵思（Xilinx）公司推出的一款集成了ARM Cortex-A9双核处理器和FPGA的可编程SoC（System on Chip）。它将处理系统的灵活性与FPGA的可编程逻辑相结合，广泛应用于嵌入式系统、工业控制、通信和消费电子等领域。</p><h2 id="主要特性" tabindex="-1"><a class="header-anchor" href="#主要特性"><span>主要特性</span></a></h2><h3 id="_1-处理系统-ps" tabindex="-1"><a class="header-anchor" href="#_1-处理系统-ps"><span>1. <strong>处理系统 (PS)</strong></span></a></h3><ul><li><strong>ARM Cortex-A9 双核处理器</strong>：最高运行频率可达766MHz，支持对称多处理（SMP）和非对称多处理（AMP）。</li><li><strong>内存接口</strong>：支持DDR3、DDR2、LPDDR2等内存类型。</li><li><strong>外设接口</strong>：包括USB 2.0、千兆以太网、CAN、SPI、I2C、UART等。</li><li><strong>操作系统支持</strong>：支持Linux、FreeRTOS等操作系统。</li></ul><h3 id="_2-可编程逻辑-pl" tabindex="-1"><a class="header-anchor" href="#_2-可编程逻辑-pl"><span>2. <strong>可编程逻辑 (PL)</strong></span></a></h3><ul><li><strong>逻辑单元</strong>：ZYNQ7020包含85,000个逻辑单元，适合实现复杂的数字逻辑功能。</li><li><strong>DSP 切片</strong>：包含220个DSP切片，适合高性能信号处理应用。</li><li><strong>Block RAM</strong>：提供4.9Mb的块RAM，用于数据存储和高速缓存。</li><li><strong>IO接口</strong>：支持多种IO标准，包括LVDS、LVCMOS等。</li></ul><h3 id="_3-互联架构" tabindex="-1"><a class="header-anchor" href="#_3-互联架构"><span>3. <strong>互联架构</strong></span></a></h3><ul><li><strong>AXI 总线</strong>：PS和PL之间通过AXI接口进行高速数据传输，支持多种AXI协议。</li><li><strong>DMA 控制器</strong>：支持高效的数据传输，减少CPU的负载。</li></ul><h3 id="_4-开发工具" tabindex="-1"><a class="header-anchor" href="#_4-开发工具"><span>4. <strong>开发工具</strong></span></a></h3><ul><li><strong>Vivado Design Suite</strong>：赛灵思提供的集成开发环境，支持从设计到调试的全流程开发。</li><li><strong>SDK（Software Development Kit）</strong>：用于开发基于ARM处理器的软件应用。</li></ul><h2 id="应用场景" tabindex="-1"><a class="header-anchor" href="#应用场景"><span>应用场景</span></a></h2><ul><li><strong>嵌入式系统</strong>：ZYNQ7020广泛应用于嵌入式系统，如工业自动化、智能家居等。</li><li><strong>通信设备</strong>：由于其高性能处理能力，常用于通信基站、路由器等设备。</li><li><strong>图像处理</strong>：FPGA部分适用于实时图像处理，如视频监控、医疗影像等。</li></ul><h2 id="参考资料" tabindex="-1"><a class="header-anchor" href="#参考资料"><span>参考资料</span></a></h2><ul><li><a href="https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html" target="_blank" rel="noopener noreferrer">Xilinx ZYNQ-7000 产品页面</a></li><li><a href="https://www.xilinx.com/support/documentation/sw_manuals/vivado2021.1/ug910-vivado-getting-started.pdf" target="_blank" rel="noopener noreferrer">Vivado Design Suite 用户指南</a></li></ul><p>通过以上介绍，您应该对ZYNQ7020有了一个初步的了解。如需更深入的学习和应用，建议参考官方文档和开发工具。</p><h2 id="ax7z020-开发板" tabindex="-1"><a class="header-anchor" href="#ax7z020-开发板"><span>AX7Z020 开发板</span></a></h2><p>芯驿电子科技（上海）有限公司正式推出基于Xilinx Zynq-7000 SoC架构的AX7Z020专业级开发平台（2019版）。本手册旨在帮助开发者快速掌握该平台的技术特性与功能优势。</p><h3 id="系统架构" tabindex="-1"><a class="header-anchor" href="#系统架构"><span>系统架构</span></a></h3><h4 id="模块化设计" tabindex="-1"><a class="header-anchor" href="#模块化设计"><span>模块化设计</span></a></h4><p>采用核心板+扩展板架构，支持快速二次开发：</p><ul><li><strong>核心板</strong>：集成XC7Z020 SoC芯片（ARM+FPGA） <ul><li>双核ARM Cortex-A9处理器系统（PS）</li><li>可编程逻辑单元（PL）</li><li>存储配置：1GB DDR3（32位总线） + 256Mb QSPI Flash</li><li>33.333MHz精密时钟源</li></ul></li><li><strong>扩展板</strong>：提供丰富工业级接口</li></ul><p><img src="/FPGA-course/assets/strucure-D8Efm6Y1.jpeg" alt="系统架构示意图"></p><h3 id="核心功能特性" tabindex="-1"><a class="header-anchor" href="#核心功能特性"><span>核心功能特性</span></a></h3><h4 id="通信接口" tabindex="-1"><a class="header-anchor" href="#通信接口"><span>通信接口</span></a></h4><ul><li><strong>高速网络</strong>：10/100/1000Mbps以太网（KSZ9031 PHY芯片）</li><li><strong>工业总线</strong>： <ul><li>2×CAN总线（SN65HVD232收发器）</li><li>2×RS485接口（MAX3485芯片）</li></ul></li><li><strong>无线扩展</strong>：蓝牙/WiFi模块接口</li></ul><h4 id="多媒体与存储" tabindex="-1"><a class="header-anchor" href="#多媒体与存储"><span>多媒体与存储</span></a></h4><ul><li>HDMI 1.4a输出（1080P@60fps）</li><li>USB 2.0 Host（外设扩展）</li><li>Micro SD卡槽（系统镜像存储）</li><li>MIPI CSI-2摄像头接口（支持OV5640模组）</li></ul><h4 id="开发调试" tabindex="-1"><a class="header-anchor" href="#开发调试"><span>开发调试</span></a></h4><ul><li>USB-UART调试接口（CP2102GM芯片）</li><li>JTAG调试端口</li><li>板载状态指示： <ul><li>6个核心板LED（含电源/DONE指示灯）</li><li>4个用户可编程LED</li><li>4个功能按键</li></ul></li></ul><h3 id="扩展能力" tabindex="-1"><a class="header-anchor" href="#扩展能力"><span>扩展能力</span></a></h3><h4 id="模拟采集" tabindex="-1"><a class="header-anchor" href="#模拟采集"><span>模拟采集</span></a></h4><ul><li>双通道XADC输入 <ul><li>0-10V模拟量输入范围</li><li>SMA标准接口</li></ul></li></ul><h4 id="扩展接口" tabindex="-1"><a class="header-anchor" href="#扩展接口"><span>扩展接口</span></a></h4><ul><li>2×40pin GPIO扩展口 <ul><li>包含5V/3.3V供电</li><li>34路可编程I/O</li><li>支持外接模块： <ul><li>高速AD/DA模块</li><li>TFT-LCD显示屏</li><li>双目摄像头</li></ul></li></ul></li></ul><h4 id="环境监测" tabindex="-1"><a class="header-anchor" href="#环境监测"><span>环境监测</span></a></h4><ul><li>LM75温度传感器</li><li>I²C EEPROM（24LC04）</li></ul><h4 id="应用" tabindex="-1"><a class="header-anchor" href="#应用"><span>应用</span></a></h4><p>本开发平台适用于：</p><ol><li>工业控制系统开发</li><li>高速以太网通信验证</li><li>机器视觉与视频处理</li><li>边缘计算原型设计</li><li>嵌入式教学与科研</li></ol><p><img src="/FPGA-course/assets/ALINX-CZUTktdB.jpeg" alt="ALINX"></p><h3 id="技术参数" tabindex="-1"><a class="header-anchor" href="#技术参数"><span>技术参数</span></a></h3><table><thead><tr><th>类别</th><th>规格说明</th></tr></thead><tbody><tr><td>SoC芯片</td><td>XC7Z020-2CLG400I</td></tr><tr><td>存储容量</td><td>DDR3 1GB + QSPI 256Mb</td></tr><tr><td>工作温度</td><td>工业级 -40℃ ~ +85℃</td></tr><tr><td>供电要求</td><td>5V/2A直流输入</td></tr></tbody></table><p>本平台通过模块化设计与工业级硬件配置，为开发者提供从原型验证到产品部署的全流程支持，是Zynq-7000系列开发的理想选择。</p><h2 id="调试准备与串口通信指南" tabindex="-1"><a class="header-anchor" href="#调试准备与串口通信指南"><span>调试准备与串口通信指南</span></a></h2><h3 id="一、驱动安装流程" tabindex="-1"><a class="header-anchor" href="#一、驱动安装流程"><span>一、驱动安装流程</span></a></h3><ol><li><p><strong>驱动获取</strong></p><ul><li>访问路径：<code>软件/CP210x_Windows_Drivers.zip</code></li><li>解压后运行<code>CP210xVCPInstaller.exe</code>进行安装</li></ul></li><li><p><strong>硬件连接验证</strong></p><ul><li>使用红色Type-A转Mini-USB线连接开发板J7接口与计算机</li><li>设备管理器查看端口状态： ▸ 正常状态：显示<code>Silicon Labs CP210x USB to UART Bridge (COMx)</code> ▸ 异常处理：使用驱动人生/Driver Booster等工具自动修复</li></ul></li></ol><h3 id="二、终端配置规范" tabindex="-1"><a class="header-anchor" href="#二、终端配置规范"><span>二、终端配置规范</span></a></h3><table><thead><tr><th>工具类型</th><th>推荐方案</th><th>参数配置</th></tr></thead><tbody><tr><td><strong>PuTTY</strong></td><td>免安装版路径：<code>软件/putty.exe</code></td><td></td></tr><tr><td></td><td>Connection type: Serial</td><td></td></tr><tr><td></td><td>Serial line: COM3（根据实际端口号）</td><td></td></tr><tr><td></td><td>Speed: 115200</td><td></td></tr><tr><td><strong>TeraTerm</strong></td><td>官方安装版</td><td>波特率容错率更高</td></tr></tbody></table><h3 id="三、硬件操作规范" tabindex="-1"><a class="header-anchor" href="#三、硬件操作规范"><span>三、硬件操作规范</span></a></h3><ol><li><p><strong>启动模式设置</strong></p><ul><li>确认BOOT跳线帽位于SD模式（出厂默认配置）</li><li>插入预装系统的Micro SD卡（FAT32格式）</li></ul></li><li><p><strong>电源时序管理</strong></p></li><li><!--[--><div class="mermaid-actions"><button class="preview-button" title="preview"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 1316 1024" fill="currentColor"><path d="M658.286 0C415.89 0 0 297.106 0 512c0 214.82 415.89 512 658.286 512 242.322 0 658.285-294.839 658.285-512S900.608 0 658.286 0zm0 877.714c-161.573 0-512-221.769-512-365.714 0-144.018 350.427-365.714 512-365.714 161.572 0 512 217.16 512 365.714s-350.428 365.714-512 365.714z"/><path d="M658.286 292.571a219.429 219.429 0 1 0 0 438.858 219.429 219.429 0 0 0 0-438.858zm0 292.572a73.143 73.143 0 1 1 0-146.286 73.143 73.143 0 0 1 0 146.286z"/></svg></button><button class="download-button" title="download"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 1024 1024" fill="currentColor"><path d="M828.976 894.125H190.189c-70.55 0-127.754-57.185-127.754-127.753V606.674c0-17.634 14.31-31.933 31.933-31.933h63.889c17.634 0 31.932 14.299 31.932 31.933v95.822c0 35.282 28.596 63.877 63.877 63.877h511.033c35.281 0 63.877-28.595 63.877-63.877v-95.822c0-17.634 14.298-31.933 31.943-31.933h63.878c17.635 0 31.933 14.299 31.933 31.933v159.7c0 70.566-57.191 127.751-127.754 127.751zM249.939 267.51c12.921-12.92 33.885-12.92 46.807 0l148.97 148.972V94.893c0-17.634 14.302-31.947 31.934-31.947h63.876c17.638 0 31.946 14.313 31.946 31.947v321.589l148.97-148.972c12.922-12.92 33.876-12.92 46.797 0l46.814 46.818c12.922 12.922 12.922 33.874 0 46.807L552.261 624.93c-1.14 1.138-21.664 13.684-42.315 13.693-20.877.01-41.88-12.542-43.021-13.693L203.122 361.135c-12.923-12.934-12.923-33.885 0-46.807l46.817-46.818z"/></svg></button></div><div class="mermaid-wrapper"><div style="display:flex;align-items:center;justify-content:center;height:96px;" class="mermaid-loading"><span style="--loading-icon: url(&quot;data:image/svg+xml;utf8,%3Csvg xmlns=&#39;http://www.w3.org/2000/svg&#39; preserveAspectRatio=&#39;xMidYMid&#39; viewBox=&#39;25 25 50 50&#39;%3E%3CanimateTransform attributeName=&#39;transform&#39; type=&#39;rotate&#39; dur=&#39;2s&#39; keyTimes=&#39;0;1&#39; repeatCount=&#39;indefinite&#39; values=&#39;0;360&#39;%3E%3C/animateTransform%3E%3Ccircle cx=&#39;50&#39; cy=&#39;50&#39; r=&#39;20&#39; fill=&#39;none&#39; stroke=&#39;currentColor&#39; stroke-width=&#39;4&#39; stroke-linecap=&#39;round&#39;%3E%3Canimate attributeName=&#39;stroke-dasharray&#39; dur=&#39;1.5s&#39; keyTimes=&#39;0;0.5;1&#39; repeatCount=&#39;indefinite&#39; values=&#39;1,200;90,200;1,200&#39;%3E%3C/animate%3E%3Canimate attributeName=&#39;stroke-dashoffset&#39; dur=&#39;1.5s&#39; keyTimes=&#39;0;0.5;1&#39; repeatCount=&#39;indefinite&#39; values=&#39;0;-35px;-125px&#39;%3E%3C/animate%3E%3C/circle%3E%3C/svg%3E&quot;);
--icon-size: 48px;
display: inline-block;
width: var(--icon-size);
height: var(--icon-size);
background-color: currentcolor;
-webkit-mask-image: var(--loading-icon);
mask-image: var(--loading-icon);
"></span></div></div><!--]--></li></ol><h3 id="四、系统交互说明" tabindex="-1"><a class="header-anchor" href="#四、系统交互说明"><span>四、系统交互说明</span></a></h3><ol><li><p><strong>串口终端登录</strong></p><ul><li>用户名：<code>root</code></li><li>密码：<code>root</code>（输入时无视觉反馈）</li><li>首次登录建议：<code>passwd</code>修改默认密码</li></ul></li><li><p><strong>图形界面接入</strong></p><ul><li>HDMI输出自动加载Debian X11桌面环境</li><li>显示设置：默认支持1920x1080@60Hz</li><li>面板配置选择：建议保持GNOME默认布局</li></ul></li></ol><h3 id="五、常见问题排查" tabindex="-1"><a class="header-anchor" href="#五、常见问题排查"><span>五、常见问题排查</span></a></h3><ul><li><p><strong>驱动安装失败</strong>：</p><ol><li>禁用驱动程序强制签名（Win10/11）</li><li>尝试v6.7.4旧版本驱动</li></ol></li><li><p><strong>无串口响应</strong>：</p><ol><li>检查USB线材质量（推荐AWG24标准线）</li><li>测量J7接口5V供电（正常范围4.75-5.25V）</li></ol></li><li><p><strong>系统未启动</strong>：</p><ol><li>确认SW1电源开关处于&quot;ON&quot;位置</li><li>测量核心板1.0V/1.8V供电轨电压</li></ol></li></ul><blockquote><p><strong>工程实践提示</strong>：建议在静电防护工作台操作，避免PL芯片静电损伤。当进行FPGA配置时，确保JTAG链路上无信号干扰。</p></blockquote></div><!----><footer class="vp-page-meta"><!----><div class="vp-meta-item git-info"><div class="update-time"><span class="vp-meta-label">上次编辑于: </span><span class="vp-meta-info" data-allow-mismatch="text">2025/6/8 09:14:20</span></div><div class="contributors"><span class="vp-meta-label">贡献者: </span><!--[--><!--[--><span class="vp-meta-info" title="email: zhouxzh@gdut.edu.cn">Xianzhong Zhou</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="route-link route-link-active auto-link prev" href="/FPGA-course/experiment/" aria-label="FPGA系统设计实验教程" iconsizing="both"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><!---->FPGA系统设计实验教程</div></a><a class="route-link auto-link next" href="/FPGA-course/experiment/chapter2.html" aria-label="实验2：认识Vivado" iconsizing="both"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">实验2：认识Vivado<!----></div></a></nav><!----><!----><!--]--></main><!--]--><!----></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-K29S6iA3.js" defer></script>
  </body>
</html>
