// Seed: 3015177023
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6
);
  assign id_5 = id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    output tri   id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0
  );
  assign id_5 = -1 - id_0;
endmodule
module module_2 #(
    parameter id_10 = 32'd97,
    parameter id_20 = 32'd16,
    parameter id_23 = 32'd60
) (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    input wand _id_10,
    input tri0 id_11,
    output tri1 id_12
    , _id_23,
    output supply0 id_13,
    input wor id_14,
    input wor id_15,
    input supply0 id_16,
    output wor id_17,
    input tri0 id_18,
    output uwire id_19,
    output wor _id_20,
    output uwire id_21
);
  wire id_24, id_25;
  logic [id_23 : id_20] id_26;
  ;
  always {(-1) == id_9} = -1'b0;
  assign id_20 = id_2;
  logic [7:0][id_10] id_27 = id_5 * -1;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_3,
      id_2,
      id_11,
      id_19,
      id_8
  );
  assign modCall_1.id_5 = 0;
  assign id_20 = id_5;
  assign id_27 = id_5 & -1;
  wire id_28;
endmodule
