Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Feb 26 16:12:54 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.503        0.000                      0                  190        0.263        0.000                      0                  190        3.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.503        0.000                      0                  190        0.263        0.000                      0                  190        3.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 pwm_dual1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.596ns (35.734%)  route 2.870ns (64.266%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.668     5.336    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  pwm_dual1/counter_reg[3]/Q
                         net (fo=13, routed)          1.547     7.339    pwm_dual1/counter_reg_n_0_[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.463 r  pwm_dual1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.463    pwm_dual1/i__carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.013 r  pwm_dual1/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.013    pwm_dual1/dir1_inferred__0/i__carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.127 r  pwm_dual1/dir1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.127    pwm_dual1/dir1_inferred__0/i__carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  pwm_dual1/dir1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.241    pwm_dual1/dir1_inferred__0/i__carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 f  pwm_dual1/dir1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.323     9.679    pwm_dual1/dir1_inferred__0/i__carry__2_n_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.803 r  pwm_dual1/dir[0]_i_1/O
                         net (fo=1, routed)           0.000     9.803    pwm_dual1/dir[0]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.493    12.885    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/dir_reg[0]/C
                         clock pessimism              0.425    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    13.306    pwm_dual1/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 pwm_dual1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.625ns (36.149%)  route 2.870ns (63.851%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.668     5.336    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  pwm_dual1/counter_reg[3]/Q
                         net (fo=13, routed)          1.547     7.339    pwm_dual1/counter_reg_n_0_[3]
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.463 r  pwm_dual1/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.463    pwm_dual1/i__carry_i_5_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.013 r  pwm_dual1/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.013    pwm_dual1/dir1_inferred__0/i__carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.127 r  pwm_dual1/dir1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.127    pwm_dual1/dir1_inferred__0/i__carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  pwm_dual1/dir1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.241    pwm_dual1/dir1_inferred__0/i__carry__1_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 f  pwm_dual1/dir1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.323     9.679    pwm_dual1/dir1_inferred__0/i__carry__2_n_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.153     9.832 r  pwm_dual1/dir[1]_i_1/O
                         net (fo=1, routed)           0.000     9.832    pwm_dual1/dir[1]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.493    12.885    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/dir_reg[1]/C
                         clock pessimism              0.425    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.075    13.350    pwm_dual1/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 pwm_dual0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.658ns (40.199%)  route 2.466ns (59.801%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.752     5.420    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  pwm_dual0/counter_reg[2]/Q
                         net (fo=12, routed)          1.156     7.094    pwm_dual0/counter_reg_n_0_[2]
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  pwm_dual0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.218    pwm_dual0/i__carry_i_5__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  pwm_dual0/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.768    pwm_dual0/dir1_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  pwm_dual0/dir1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.882    pwm_dual0/dir1_inferred__0/i__carry__0_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  pwm_dual0/dir1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.996    pwm_dual0/dir1_inferred__0/i__carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 f  pwm_dual0/dir1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.311     9.421    pwm_dual0/dir1
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124     9.545 r  pwm_dual0/dir[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.545    pwm_dual0/dir[0]_i_1__0_n_0
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575    12.967    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029    13.352    pwm_dual0/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 pwm_dual0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.686ns (40.602%)  route 2.466ns (59.398%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.752     5.420    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  pwm_dual0/counter_reg[2]/Q
                         net (fo=12, routed)          1.156     7.094    pwm_dual0/counter_reg_n_0_[2]
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  pwm_dual0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.218    pwm_dual0/i__carry_i_5__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  pwm_dual0/dir1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.768    pwm_dual0/dir1_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  pwm_dual0/dir1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.882    pwm_dual0/dir1_inferred__0/i__carry__0_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  pwm_dual0/dir1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.996    pwm_dual0/dir1_inferred__0/i__carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 f  pwm_dual0/dir1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.311     9.421    pwm_dual0/dir1
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.573 r  pwm_dual0/dir[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.573    pwm_dual0/dir[1]_i_1__0_n_0
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575    12.967    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[1]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.075    13.398    pwm_dual0/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.815%)  route 2.676ns (82.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.753     5.421    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.671     6.548    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  pwm_dual0/counter[31]_i_1/O
                         net (fo=32, routed)          2.005     8.677    pwm_dual0/counter[31]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  pwm_dual0/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  pwm_dual0/counter_reg[29]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    12.802    pwm_dual0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.815%)  route 2.676ns (82.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.753     5.421    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.671     6.548    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  pwm_dual0/counter[31]_i_1/O
                         net (fo=32, routed)          2.005     8.677    pwm_dual0/counter[31]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  pwm_dual0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  pwm_dual0/counter_reg[30]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    12.802    pwm_dual0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.815%)  route 2.676ns (82.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.753     5.421    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.671     6.548    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  pwm_dual0/counter[31]_i_1/O
                         net (fo=32, routed)          2.005     8.677    pwm_dual0/counter[31]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  pwm_dual0/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  pwm_dual0/counter_reg[31]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    12.802    pwm_dual0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.580ns (18.620%)  route 2.535ns (81.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.753     5.421    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.671     6.548    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  pwm_dual0/counter[31]_i_1/O
                         net (fo=32, routed)          1.864     8.536    pwm_dual0/counter[31]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  pwm_dual0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  pwm_dual0/counter_reg[25]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    12.802    pwm_dual0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.580ns (18.620%)  route 2.535ns (81.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.753     5.421    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.671     6.548    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  pwm_dual0/counter[31]_i_1/O
                         net (fo=32, routed)          1.864     8.536    pwm_dual0/counter[31]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  pwm_dual0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  pwm_dual0/counter_reg[26]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    12.802    pwm_dual0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.580ns (18.620%)  route 2.535ns (81.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.753     5.421    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.671     6.548    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  pwm_dual0/counter[31]_i_1/O
                         net (fo=32, routed)          1.864     8.536    pwm_dual0/counter[31]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  pwm_dual0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  pwm_dual0/counter_reg[27]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    12.802    pwm_dual0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  4.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.558     1.470    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pwm_dual1/counter_reg[0]/Q
                         net (fo=12, routed)          0.168     1.779    pwm_dual1/counter_reg_n_0_[0]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  pwm_dual1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    pwm_dual1/counter[0]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.825     1.984    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[0]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091     1.561    pwm_dual1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_dual1/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.229ns (61.721%)  route 0.142ns (38.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.558     1.470    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  pwm_dual1/dir_reg[1]/Q
                         net (fo=7, routed)           0.142     1.740    pwm_dual1/dir_reg_n_0_[1]
    SLICE_X35Y31         LUT4 (Prop_lut4_I2_O)        0.101     1.841 r  pwm_dual1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    pwm_dual1/counter[6]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.825     1.984    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[6]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.107     1.577    pwm_dual1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.156%)  route 0.184ns (41.844%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.591     1.503    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.184     1.828    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  pwm_dual0/minusOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.873    pwm_dual0/minusOp_carry_i_5__0_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.943 r  pwm_dual0/minusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.943    pwm_dual0/pwm_dual0/[1]
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.859     2.018    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[1]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.672    pwm_dual0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.252ns (57.247%)  route 0.188ns (42.753%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.591     1.503    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.188     1.832    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  pwm_dual0/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.877    pwm_dual0/minusOp_carry_i_4__0_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.943 r  pwm_dual0/minusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.943    pwm_dual0/pwm_dual0/[2]
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.859     2.018    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[2]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.672    pwm_dual0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pwm_dual1/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.242%)  route 0.143ns (38.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.558     1.470    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  pwm_dual1/dir_reg[1]/Q
                         net (fo=7, routed)           0.143     1.741    pwm_dual1/dir_reg_n_0_[1]
    SLICE_X35Y31         LUT4 (Prop_lut4_I2_O)        0.098     1.839 r  pwm_dual1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    pwm_dual1/counter[1]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.825     1.984    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  pwm_dual1/counter_reg[1]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.562    pwm_dual1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.412%)  route 0.144ns (36.588%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.471    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pwm_dual1/counter_reg[4]/Q
                         net (fo=13, routed)          0.144     1.755    pwm_dual1/counter_reg_n_0_[4]
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  pwm_dual1/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     1.800    pwm_dual1/minusOp_carry_i_2_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.863 r  pwm_dual1/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.863    pwm_dual1/pwm_dual1/[4]
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.826     1.985    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[4]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    pwm_dual1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.671%)  route 0.144ns (36.329%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.471    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pwm_dual1/counter_reg[3]/Q
                         net (fo=13, routed)          0.144     1.756    pwm_dual1/counter_reg_n_0_[3]
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  pwm_dual1/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.801    pwm_dual1/minusOp_carry_i_3_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.867 r  pwm_dual1/minusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.867    pwm_dual1/pwm_dual1/[3]
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.826     1.985    pwm_dual1/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  pwm_dual1/counter_reg[3]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    pwm_dual1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.590     1.502    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  pwm_dual0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  pwm_dual0/counter_reg[0]/Q
                         net (fo=12, routed)          0.197     1.840    pwm_dual0/counter_reg_n_0_[0]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  pwm_dual0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    pwm_dual0/counter[0]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  pwm_dual0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.858     2.017    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  pwm_dual0/counter_reg[0]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     1.593    pwm_dual0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.591     1.503    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  pwm_dual0/dir_reg[1]/Q
                         net (fo=4, routed)           0.176     1.807    pwm_dual0/p_1_in
    SLICE_X40Y37         LUT4 (Prop_lut4_I2_O)        0.102     1.909 r  pwm_dual0/dir[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    pwm_dual0/dir[1]_i_1__0_n_0
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.859     2.018    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  pwm_dual0/dir_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.107     1.610    pwm_dual0/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.273ns (61.283%)  route 0.172ns (38.717%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.590     1.502    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  pwm_dual0/counter_reg[4]/Q
                         net (fo=13, routed)          0.172     1.838    pwm_dual0/counter_reg_n_0_[4]
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  pwm_dual0/minusOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.883    pwm_dual0/minusOp_carry_i_2__0_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  pwm_dual0/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.947    pwm_dual0/pwm_dual0/[4]
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.859     2.018    pwm_dual0/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  pwm_dual0/counter_reg[4]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.636    pwm_dual0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    pwm_dual0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y40    pwm_dual0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y40    pwm_dual0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y40    pwm_dual0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y41    pwm_dual0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y41    pwm_dual0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y41    pwm_dual0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y41    pwm_dual0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y38    pwm_dual1/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    pwm_dual0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    pwm_dual0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    pwm_dual0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    pwm_dual0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    pwm_dual0/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    pwm_dual0/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    pwm_dual0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    pwm_dual0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    pwm_dual0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    pwm_dual0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y41    pwm_dual0/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y38    pwm_dual1/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y38    pwm_dual1/counter_reg[28]/C



