<stg><name>solveComplmentaryPatch</name>


<trans_list>

<trans id="1052" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="3" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
<literal name="icmp_ln841" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="16" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="22" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="38" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="40" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="43" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="45" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="57" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="59" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="61" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="68" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="72" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln956" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln956" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="80" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
<literal name="call181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="86" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
<literal name="call181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="92" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_min_read

]]></Node>
<StgValue><ssdm name="z_top_min_read_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
:140 %current_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_z_i_index"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="64">
<![CDATA[
:141 %new_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_index"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
:142 %new_z_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64">
<![CDATA[
:143 %tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %original_d_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_d

]]></Node>
<StgValue><ssdm name="original_d_read"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %original_c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_c

]]></Node>
<StgValue><ssdm name="original_c_read"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="white_space_height_read_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %complementary_apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %previous_z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_z_top_min_read

]]></Node>
<StgValue><ssdm name="previous_z_top_min_read_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %nPatchesAtOriginal_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nPatchesAtOriginal

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal_read"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %patches_parameters_0_addr_8 = getelementptr i64 %patches_parameters_0, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_8"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_parameters_1_addr_8 = getelementptr i64 %patches_parameters_1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_8"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_parameters_2_addr_8 = getelementptr i64 %patches_parameters_2, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_8"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_parameters_3_addr_8 = getelementptr i64 %patches_parameters_3, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_8"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %patches_parameters_4_addr_8 = getelementptr i64 %patches_parameters_4, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_8"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %patches_parameters_5_addr = getelementptr i64 %patches_parameters_5, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %patches_parameters_5_addr_8 = getelementptr i64 %patches_parameters_5, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_8"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_parameters_6_addr = getelementptr i64 %patches_parameters_6, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %patches_parameters_6_addr_8 = getelementptr i64 %patches_parameters_6, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_8"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %patches_parameters_7_addr = getelementptr i64 %patches_parameters_7, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %patches_parameters_7_addr_8 = getelementptr i64 %patches_parameters_7, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_8"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %patches_parameters_8_addr = getelementptr i64 %patches_parameters_8, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %patches_parameters_8_addr_8 = getelementptr i64 %patches_parameters_8, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_8"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %patches_parameters_9_addr = getelementptr i64 %patches_parameters_9, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %patches_parameters_9_addr_8 = getelementptr i64 %patches_parameters_9, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %patches_parameters_10_addr = getelementptr i64 %patches_parameters_10, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %patches_parameters_10_addr_8 = getelementptr i64 %patches_parameters_10, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_8"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %patches_parameters_11_addr = getelementptr i64 %patches_parameters_11, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %patches_parameters_11_addr_8 = getelementptr i64 %patches_parameters_11, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_8"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %patches_parameters_12_addr = getelementptr i64 %patches_parameters_12, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %patches_parameters_12_addr_8 = getelementptr i64 %patches_parameters_12, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %patches_parameters_13_addr = getelementptr i64 %patches_parameters_13, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %patches_parameters_13_addr_8 = getelementptr i64 %patches_parameters_13, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_8"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %patches_parameters_14_addr = getelementptr i64 %patches_parameters_14, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %patches_parameters_14_addr_8 = getelementptr i64 %patches_parameters_14, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %patches_parameters_15_addr = getelementptr i64 %patches_parameters_15, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %patches_parameters_15_addr_8 = getelementptr i64 %patches_parameters_15, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_8"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %patches_parameters_16_addr = getelementptr i64 %patches_parameters_16, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %patches_parameters_16_addr_8 = getelementptr i64 %patches_parameters_16, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_8"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %patches_parameters_17_addr = getelementptr i64 %patches_parameters_17, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %patches_parameters_17_addr_8 = getelementptr i64 %patches_parameters_17, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_8"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %patches_parameters_18_addr = getelementptr i64 %patches_parameters_18, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %patches_parameters_18_addr_8 = getelementptr i64 %patches_parameters_18, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %patches_parameters_19_addr = getelementptr i64 %patches_parameters_19, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %patches_parameters_19_addr_8 = getelementptr i64 %patches_parameters_19, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_8"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %patches_parameters_20_addr = getelementptr i64 %patches_parameters_20, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %patches_parameters_20_addr_8 = getelementptr i64 %patches_parameters_20, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %patches_parameters_21_addr = getelementptr i64 %patches_parameters_21, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %patches_parameters_21_addr_8 = getelementptr i64 %patches_parameters_21, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_8"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %patches_parameters_22_addr = getelementptr i64 %patches_parameters_22, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %patches_parameters_22_addr_8 = getelementptr i64 %patches_parameters_22, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_8"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %patches_parameters_23_addr = getelementptr i64 %patches_parameters_23, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %patches_parameters_23_addr_8 = getelementptr i64 %patches_parameters_23, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_8"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %patches_parameters_24_addr = getelementptr i64 %patches_parameters_24, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %patches_parameters_24_addr_8 = getelementptr i64 %patches_parameters_24, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_8"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %patches_parameters_25_addr = getelementptr i64 %patches_parameters_25, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %patches_parameters_25_addr_8 = getelementptr i64 %patches_parameters_25, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_8"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %patches_parameters_26_addr = getelementptr i64 %patches_parameters_26, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %patches_parameters_26_addr_8 = getelementptr i64 %patches_parameters_26, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_8"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %patches_parameters_27_addr = getelementptr i64 %patches_parameters_27, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %patches_parameters_27_addr_8 = getelementptr i64 %patches_parameters_27, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_8"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %patches_parameters_28_addr = getelementptr i64 %patches_parameters_28, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %patches_parameters_28_addr_8 = getelementptr i64 %patches_parameters_28, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_8"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %patches_parameters_29_addr = getelementptr i64 %patches_parameters_29, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %patches_parameters_29_addr_8 = getelementptr i64 %patches_parameters_29, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_8"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %patches_parameters_30_addr = getelementptr i64 %patches_parameters_30, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %patches_parameters_30_addr_8 = getelementptr i64 %patches_parameters_30, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_8"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %patches_parameters_31_addr = getelementptr i64 %patches_parameters_31, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %patches_parameters_31_addr_8 = getelementptr i64 %patches_parameters_31, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_8"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64">
<![CDATA[
:143 %tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:144 %br_ln836 = br void

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln838, void %.split272, i3 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln838 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln838"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln836 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln836"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln836 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln836"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln836 = br i1 %icmp_ln836, void %.split272, void

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln841 = icmp_eq  i64 %z_top_min_read_1, i64 %previous_z_top_min_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln841"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln841 = br i1 %icmp_ln841, void %.loopexit26, void

]]></Node>
<StgValue><ssdm name="br_ln841"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln843 = add i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_ln843"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln844 = br void

]]></Node>
<StgValue><ssdm name="br_ln844"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="249" st_id="4" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="250" st_id="5" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="251" st_id="6" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="252" st_id="7" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="253" st_id="8" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="254" st_id="9" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="255" st_id="10" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="256" st_id="11" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="257" st_id="12" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="258" st_id="13" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="259" st_id="14" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="260" st_id="15" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split272:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln838, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split272:2 %tmp_69 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split272:0 %specloopname_ln836 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln836"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split272:2 %tmp_69 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split272:3 %current_z_i_index_addr = getelementptr i32 %current_z_i_index, i64 0, i64 %zext_ln836

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split272:4 %store_ln838 = store i32 %tmp_69, i3 %current_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.split272:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i3 %add_ln844, void %.split270, i3 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln844 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln844"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln844 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln844"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln844 = br i1 %icmp_ln844, void %.split270, void %.loopexit26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln844"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="3">
<![CDATA[
.split270:0 %i_1_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split270:2 %current_z_i_index_addr_1 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="3">
<![CDATA[
.split270:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split270:1 %specloopname_ln844 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln844"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="3">
<![CDATA[
.split270:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split270:4 %add_ln846 = add i32 %current_z_i_index_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln846"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split270:5 %new_z_i_index_addr = getelementptr i32 %new_z_i_index, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split270:6 %store_ln846 = store i32 %add_ln846, i3 %new_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.split270:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.loopexit26.loopexit:0 %br_ln0 = br void %.loopexit26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit26:0 %empty_72 = phi i32 %tmp, void, i32 %add_ln843, void %.loopexit26.loopexit

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit26:1 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit26:2 %br_ln852 = br i1 %tmp_67, void, void

]]></Node>
<StgValue><ssdm name="br_ln852"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln863 = add i32 %p_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln863"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln864 = add i32 %empty_72, i32 1

]]></Node>
<StgValue><ssdm name="add_ln864"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln865 = br void

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln854 = add i32 %p_read_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln854"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln855 = add i32 %empty_72, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln855"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln856 = br void

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i3 %add_ln865, void %.split268, i3 0, void

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln865 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln865"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln865 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln865"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln865 = br i1 %icmp_ln865, void %.split268, void %.loopexit24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="3">
<![CDATA[
.split268:0 %i_3_cast = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split268:2 %current_z_i_index_addr_3 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="3">
<![CDATA[
.split268:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split268:1 %specloopname_ln865 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln865"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="3">
<![CDATA[
.split268:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split268:4 %add_ln867 = add i32 %current_z_i_index_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln867"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split268:5 %new_z_i_index_addr_2 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split268:6 %store_ln867 = store i32 %add_ln867, i3 %new_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="store_ln867"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.split268:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit:0 %br_ln0 = br void %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit569:0 %br_ln0 = br void %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:3 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="3">
<![CDATA[
.loopexit24:4 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i3 %add_ln856, void %.split266, i3 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln856 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln856"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln856 = icmp_eq  i3 %i_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln856"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln856 = br i1 %icmp_ln856, void %.split266, void %.loopexit24.loopexit569

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="3">
<![CDATA[
.split266:0 %i_2_cast = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split266:2 %current_z_i_index_addr_2 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="3">
<![CDATA[
.split266:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split266:1 %specloopname_ln856 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln856"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="3">
<![CDATA[
.split266:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split266:4 %add_ln858 = add i32 %current_z_i_index_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln858"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split266:5 %new_z_i_index_addr_1 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split266:6 %store_ln858 = store i32 %add_ln858, i3 %new_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="store_ln858"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.split266:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:0 %counter_0 = phi i32 %p_read_3, void %.loopexit24.loopexit, i32 %add_ln854, void %.loopexit24.loopexit569

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:1 %counterUpshift_0 = phi i32 %add_ln863, void %.loopexit24.loopexit, i32 %p_read, void %.loopexit24.loopexit569

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:2 %empty_75 = phi i32 %add_ln864, void %.loopexit24.loopexit, i32 %add_ln855, void %.loopexit24.loopexit569

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="3">
<![CDATA[
.loopexit24:4 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:5 %add_ln871 = add i32 %GDn_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln871"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:6 %icmp_ln871 = icmp_slt  i32 %empty_75, i32 %add_ln871

]]></Node>
<StgValue><ssdm name="icmp_ln871"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit24:7 %select_ln871 = select i1 %icmp_ln871, i32 %empty_75, i32 %add_ln871

]]></Node>
<StgValue><ssdm name="select_ln871"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24:8 %br_ln873 = br void

]]></Node>
<StgValue><ssdm name="br_ln873"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i3 0, void %.loopexit24, i3 %add_ln873, void %.split264

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln873 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln873"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln873 = icmp_eq  i3 %i_4, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln873"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln873 = br i1 %icmp_ln873, void %.split264, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln873"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="3">
<![CDATA[
.split264:0 %i_4_cast = zext i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split264:2 %new_z_i_index_addr_3 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split264:5 %GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="GDn_points_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="3">
<![CDATA[
.split264:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="344" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="3">
<![CDATA[
.split264:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
.split264:7 %conv4 = sitofp i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
.split264:7 %conv4 = sitofp i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="347" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split264:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="348" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="3">
<![CDATA[
.split264:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split264:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="350" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="3">
<![CDATA[
.split264:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
.split264:4 %conv = sitofp i32 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split264:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="353" st_id="32" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
.split264:4 %conv = sitofp i32 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split264:22 %tmp_71 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="355" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split264:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
.split264:9 %bitcast_ln875 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln875"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split264:10 %tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln875, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="23" op_0_bw="32">
<![CDATA[
.split264:11 %trunc_ln875 = trunc i32 %bitcast_ln875

]]></Node>
<StgValue><ssdm name="trunc_ln875"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
.split264:12 %bitcast_ln875_1 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln875_1"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split264:13 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln875_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="23" op_0_bw="32">
<![CDATA[
.split264:14 %trunc_ln875_1 = trunc i32 %bitcast_ln875_1

]]></Node>
<StgValue><ssdm name="trunc_ln875_1"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split264:15 %icmp_ln875 = icmp_ne  i8 %tmp_68, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln875"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split264:16 %icmp_ln875_1 = icmp_eq  i23 %trunc_ln875, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln875_1"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split264:17 %or_ln875 = or i1 %icmp_ln875_1, i1 %icmp_ln875

]]></Node>
<StgValue><ssdm name="or_ln875"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split264:18 %icmp_ln875_2 = icmp_ne  i8 %tmp_70, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln875_2"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split264:19 %icmp_ln875_3 = icmp_eq  i23 %trunc_ln875_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln875_3"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split264:20 %or_ln875_1 = or i1 %icmp_ln875_3, i1 %icmp_ln875_2

]]></Node>
<StgValue><ssdm name="or_ln875_1"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split264:21 %and_ln875 = and i1 %or_ln875, i1 %or_ln875_1

]]></Node>
<StgValue><ssdm name="and_ln875"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split264:22 %tmp_71 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split264:23 %and_ln875_1 = and i1 %and_ln875, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln875_1"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split264:24 %dc = select i1 %and_ln875_1, i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
.split264:25 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split264:26 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split264:27 %tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="23" op_0_bw="32">
<![CDATA[
.split264:28 %tmp_135 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split264:29 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_135, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="79" op_0_bw="25">
<![CDATA[
.split264:30 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="8">
<![CDATA[
.split264:31 %zext_ln341 = zext i8 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split264:32 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split264:33 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split264:34 %sub_ln1311 = sub i8 127, i8 %tmp_134

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="8">
<![CDATA[
.split264:35 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split264:36 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
.split264:37 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="79" op_0_bw="32">
<![CDATA[
.split264:38 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="386" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split264:39 %r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split264:40 %r_V_4 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split264:41 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="1">
<![CDATA[
.split264:42 %zext_ln662 = zext i1 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split264:43 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_4, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split264:44 %val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split264:45 %result_V_9 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="393" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split264:46 %result_V_13 = select i1 %p_Result_s, i32 %result_V_9, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split264:47 %store_ln875 = store i32 %result_V_13, i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>

<operation id="395" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
.split264:48 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0 %i_5 = phi i3 %add_ln878, void %.split262, i3 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1 %add_ln878 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln878"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3 %icmp_ln878 = icmp_eq  i3 %i_5, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln878 = br i1 %icmp_ln878, void %.split262, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="3">
<![CDATA[
.split262:0 %i_5_cast = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split262:2 %new_z_i_index_addr_4 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_4"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="3">
<![CDATA[
.split262:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="406" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="3">
<![CDATA[
.split262:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
.split262:4 %conv5 = sitofp i32 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="408" st_id="37" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
.split262:4 %conv5 = sitofp i32 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="409" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split262:11 %tmp_73 = fcmp_olt  i32 %conv5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="410" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split262:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
.split262:5 %bitcast_ln880 = bitcast i32 %conv5

]]></Node>
<StgValue><ssdm name="bitcast_ln880"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split262:6 %tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln880, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="413" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="32">
<![CDATA[
.split262:7 %trunc_ln880 = trunc i32 %bitcast_ln880

]]></Node>
<StgValue><ssdm name="trunc_ln880"/></StgValue>
</operation>

<operation id="414" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split262:8 %icmp_ln880 = icmp_ne  i8 %tmp_72, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln880"/></StgValue>
</operation>

<operation id="415" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split262:9 %icmp_ln880_1 = icmp_eq  i23 %trunc_ln880, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln880_1"/></StgValue>
</operation>

<operation id="416" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split262:10 %or_ln880 = or i1 %icmp_ln880_1, i1 %icmp_ln880

]]></Node>
<StgValue><ssdm name="or_ln880"/></StgValue>
</operation>

<operation id="417" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split262:11 %tmp_73 = fcmp_olt  i32 %conv5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="418" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split262:12 %and_ln880 = and i1 %or_ln880, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln880"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split262:13 %data_V_2 = select i1 %and_ln880, i32 0, i32 %bitcast_ln880

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split262:14 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split262:15 %tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="23" op_0_bw="32">
<![CDATA[
.split262:16 %tmp_137 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split262:17 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_137, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="79" op_0_bw="25">
<![CDATA[
.split262:18 %zext_ln15_2 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="8">
<![CDATA[
.split262:19 %zext_ln341_2 = zext i8 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split262:20 %add_ln341_2 = add i9 %zext_ln341_2, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_2"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split262:21 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split262:22 %sub_ln1311_2 = sub i8 127, i8 %tmp_136

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8">
<![CDATA[
.split262:23 %sext_ln1311_2 = sext i8 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split262:24 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
.split262:25 %sh_prom_i_i_i_i_i54_cast_cast_cast = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i54_cast_cast_cast"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="79" op_0_bw="32">
<![CDATA[
.split262:26 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i54_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i54_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split262:27 %r_V_5 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split262:28 %r_V_6 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split262:29 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1">
<![CDATA[
.split262:30 %zext_ln662_2 = zext i1 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split262:31 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_6, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split262:32 %val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split262:33 %result_V_10 = sub i32 0, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V_10"/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split262:34 %result_V = select i1 %p_Result_2, i32 %result_V_10, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split262:35 %store_ln880 = store i32 %result_V, i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="store_ln880"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.split262:36 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="443" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0 %i_6 = phi i3 %add_ln884, void %.split260, i3 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1 %add_ln884 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln884"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3 %icmp_ln884 = icmp_eq  i3 %i_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln884"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln884 = br i1 %icmp_ln884, void %.split260, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln884"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="3">
<![CDATA[
.split260:0 %i_6_cast13 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast13"/></StgValue>
</operation>

<operation id="451" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split260:2 %new_z_i_index_addr_5 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_6_cast13

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_5"/></StgValue>
</operation>

<operation id="452" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="3">
<![CDATA[
.split260:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="453" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="3">
<![CDATA[
.split260:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.split260:4 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_6, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="16">
<![CDATA[
.split260:5 %zext_ln54 = zext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.split260:6 %shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_6, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="14">
<![CDATA[
.split260:7 %zext_ln54_1 = zext i14 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split260:8 %sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.split260:9 %shl_ln54_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %new_z_i_index_load_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="38" op_0_bw="37">
<![CDATA[
.split260:10 %sext_ln54 = sext i37 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.split260:11 %shl_ln54_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %new_z_i_index_load_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="38" op_0_bw="35">
<![CDATA[
.split260:12 %sext_ln54_1 = sext i35 %shl_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split260:13 %sub_ln54_1 = sub i38 %sext_ln54, i38 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split260:14 %or_ln54 = or i17 %sub_ln54, i17 16

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="38" op_0_bw="17">
<![CDATA[
.split260:15 %sext_ln54_2 = sext i17 %or_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split260:16 %add_ln54 = add i38 %sub_ln54_1, i38 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="467" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="38">
<![CDATA[
.split260:17 %sext_ln886 = sext i38 %add_ln54

]]></Node>
<StgValue><ssdm name="sext_ln886"/></StgValue>
</operation>

<operation id="468" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="129" op_0_bw="64">
<![CDATA[
.split260:18 %zext_ln886 = zext i64 %sext_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split260:19 %mul_ln886 = mul i129 %zext_ln886, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="470" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split260:20 %tmp_124 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln886, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="60">
<![CDATA[
.split260:21 %zext_ln886_3 = zext i60 %tmp_124

]]></Node>
<StgValue><ssdm name="zext_ln886_3"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split260:22 %GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln886_3

]]></Node>
<StgValue><ssdm name="GDarray_addr"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="192" op_0_bw="11">
<![CDATA[
.split260:23 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split260:24 %tmp_21 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln886, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split260:25 %shl_ln886_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_21, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln886_1"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split260:26 %shl_ln886_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_124, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln886_2"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="63">
<![CDATA[
.split260:27 %zext_ln886_1 = zext i63 %shl_ln886_2

]]></Node>
<StgValue><ssdm name="zext_ln886_1"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split260:28 %sub_ln886 = sub i64 %zext_ln886_1, i64 %shl_ln886_1

]]></Node>
<StgValue><ssdm name="sub_ln886"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split260:29 %add_ln886 = add i64 %sext_ln886, i64 %sub_ln886

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="480" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split260:1 %specloopname_ln884 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln884"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="192" op_0_bw="11">
<![CDATA[
.split260:23 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="482" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split260:30 %shl_ln1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln886, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="483" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="192" op_0_bw="67">
<![CDATA[
.split260:31 %zext_ln886_2 = zext i67 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln886_2"/></StgValue>
</operation>

<operation id="484" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split260:32 %lshr_ln886 = lshr i192 %GDarray_load, i192 %zext_ln886_2

]]></Node>
<StgValue><ssdm name="lshr_ln886"/></StgValue>
</operation>

<operation id="485" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="192">
<![CDATA[
.split260:33 %trunc_ln886 = trunc i192 %lshr_ln886

]]></Node>
<StgValue><ssdm name="trunc_ln886"/></StgValue>
</operation>

<operation id="486" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split260:34 %new_z_i_addr = getelementptr i64 %new_z_i, i64 0, i64 %i_6_cast13

]]></Node>
<StgValue><ssdm name="new_z_i_addr"/></StgValue>
</operation>

<operation id="487" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split260:35 %store_ln886 = store i64 %trunc_ln886, i3 %new_z_i_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
.split260:36 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="489" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0 %new_z_i_atTop_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3"/></StgValue>
</operation>

<operation id="490" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1 %new_z_i_atTop_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1"/></StgValue>
</operation>

<operation id="491" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2 %new_z_i_atTop_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2"/></StgValue>
</operation>

<operation id="492" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:3 %new_z_i_atTop_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3"/></StgValue>
</operation>

<operation id="493" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:4 %new_z_i_atTop_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4"/></StgValue>
</operation>

<operation id="494" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="495" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0 %i_7 = phi i3 %add_ln895, void %.split25819, i3 1, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="497" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:2 %icmp_ln890 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="498" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="499" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4 %br_ln890 = br i1 %icmp_ln890, void %.split258, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="500" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split258:0 %add_ln895 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln895"/></StgValue>
</operation>

<operation id="501" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="3">
<![CDATA[
.split258:1 %trunc_ln895_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln895_cast"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split258:3 %new_z_i_addr_1 = getelementptr i64 %new_z_i, i64 0, i64 %trunc_ln895_cast

]]></Node>
<StgValue><ssdm name="new_z_i_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="3">
<![CDATA[
.split258:4 %new_z_i_load = load i3 %new_z_i_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_load"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="3">
<![CDATA[
.split258:7 %trunc_ln892 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln892"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split258:8 %switch_ln892 = switch i2 %trunc_ln892, void %branch3, i2 1, void %.split258..split25819_crit_edge, i2 2, void %branch1, i2 3, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln892"/></StgValue>
</operation>

<operation id="506" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
.split25819:0 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="507" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="3">
<![CDATA[
.split258:4 %new_z_i_load = load i3 %new_z_i_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_load"/></StgValue>
</operation>

<operation id="508" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="3">
<![CDATA[
.split258:5 %zext_ln892 = zext i3 %add_ln895

]]></Node>
<StgValue><ssdm name="zext_ln892"/></StgValue>
</operation>

<operation id="509" st_id="46" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="510" st_id="47" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="511" st_id="48" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="512" st_id="49" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="513" st_id="50" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="514" st_id="51" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="515" st_id="52" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="516" st_id="53" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="517" st_id="54" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="518" st_id="55" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="519" st_id="56" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="520" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split258:2 %specloopname_ln890 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln890"/></StgValue>
</operation>

<operation id="521" st_id="57" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split258:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln892, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>

<operation id="522" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch2:0 %store_ln892 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="store_ln892"/></StgValue>
</operation>

<operation id="523" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln892 = br void %.split25819

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>

<operation id="524" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1:0 %store_ln892 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="store_ln892"/></StgValue>
</operation>

<operation id="525" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln892 = br void %.split25819

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>

<operation id="526" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split258..split25819_crit_edge:0 %store_ln892 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="store_ln892"/></StgValue>
</operation>

<operation id="527" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
.split258..split25819_crit_edge:1 %br_ln892 = br void %.split25819

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>

<operation id="528" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch3:0 %store_ln892 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="store_ln892"/></StgValue>
</operation>

<operation id="529" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch3:1 %store_ln892 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3

]]></Node>
<StgValue><ssdm name="store_ln892"/></StgValue>
</operation>

<operation id="530" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln892 = br void %.split25819

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="531" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="532" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_8 = phi i3 %add_ln902, void %.split256, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="533" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1 %layerSMin = phi i64 %layerSMin_1, void %.split256, i64 9223372036854775807, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="layerSMin"/></StgValue>
</operation>

<operation id="534" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2 %layerWithSmallestShift = phi i32 %layerWithSmallestShift_1, void %.split256, i32 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift"/></StgValue>
</operation>

<operation id="535" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %add_ln902 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln902"/></StgValue>
</operation>

<operation id="536" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="537" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5 %icmp_ln902 = icmp_eq  i3 %i_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln902"/></StgValue>
</operation>

<operation id="538" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="539" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7 %br_ln902 = br i1 %icmp_ln902, void %.split256, void

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="540" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64">
<![CDATA[
.split256:0 %new_z_i_atTop_3_1_load_1 = load i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1_load_1"/></StgValue>
</operation>

<operation id="541" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
.split256:1 %new_z_i_atTop_3_2_load_1 = load i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2_load_1"/></StgValue>
</operation>

<operation id="542" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
.split256:2 %new_z_i_atTop_3_3_load_1 = load i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3_load_1"/></StgValue>
</operation>

<operation id="543" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64">
<![CDATA[
.split256:3 %new_z_i_atTop_3_4_load_1 = load i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4_load_1"/></StgValue>
</operation>

<operation id="544" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="3">
<![CDATA[
.split256:5 %trunc_ln904 = trunc i3 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln904"/></StgValue>
</operation>

<operation id="545" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split256:6 %tmp_77 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load_1, i64 %new_z_i_atTop_3_2_load_1, i64 %new_z_i_atTop_3_3_load_1, i64 %new_z_i_atTop_3_4_load_1, i2 %trunc_ln904

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="546" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split256:7 %sub_ln904 = sub i64 %tmp_77, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln904"/></StgValue>
</operation>

<operation id="547" st_id="59" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64">
<![CDATA[
.split256:8 %dc_3 = sitodp i64 %sub_ln904

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="548" st_id="60" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64">
<![CDATA[
.split256:8 %dc_3 = sitodp i64 %sub_ln904

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="549" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
.split256:9 %data_V_3 = bitcast i64 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="550" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split256:10 %tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="551" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="52" op_0_bw="64">
<![CDATA[
.split256:11 %tmp_139 = trunc i64 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="552" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split256:4 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="553" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split256:12 %mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_139, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="554" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="169" op_0_bw="54">
<![CDATA[
.split256:13 %zext_ln15_3 = zext i54 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="555" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="11">
<![CDATA[
.split256:14 %zext_ln510 = zext i11 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="556" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split256:15 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="557" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split256:16 %isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="558" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split256:17 %sub_ln1311_3 = sub i11 1023, i11 %tmp_138

]]></Node>
<StgValue><ssdm name="sub_ln1311_3"/></StgValue>
</operation>

<operation id="559" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="11">
<![CDATA[
.split256:18 %sext_ln1311_3 = sext i11 %sub_ln1311_3

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="560" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split256:19 %ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="561" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
.split256:20 %sh_prom_i_i_i_i_i91_cast_cast_cast = sext i12 %ush_3

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i91_cast_cast_cast"/></StgValue>
</operation>

<operation id="562" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="169" op_0_bw="32">
<![CDATA[
.split256:21 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i91_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i91_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="563" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split256:22 %r_V_7 = lshr i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="564" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split256:23 %r_V_8 = shl i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split256:24 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_7, i32 53

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="1">
<![CDATA[
.split256:25 %zext_ln662_3 = zext i1 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split256:26 %tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_8, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split256:27 %val_3 = select i1 %isNeg_3, i64 %zext_ln662_3, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split256:28 %icmp_ln904 = icmp_slt  i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="icmp_ln904"/></StgValue>
</operation>

<operation id="570" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="2">
<![CDATA[
.split256:29 %zext_ln904 = zext i2 %trunc_ln904

]]></Node>
<StgValue><ssdm name="zext_ln904"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split256:30 %layerWithSmallestShift_1 = select i1 %icmp_ln904, i32 %zext_ln904, i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift_1"/></StgValue>
</operation>

<operation id="572" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split256:31 %layerSMin_1 = select i1 %icmp_ln904, i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="layerSMin_1"/></StgValue>
</operation>

<operation id="573" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
.split256:32 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="574" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64">
<![CDATA[
:0 %new_z_i_atTop_3_1_load = load i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1_load"/></StgValue>
</operation>

<operation id="575" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64">
<![CDATA[
:1 %new_z_i_atTop_3_2_load = load i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2_load"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64">
<![CDATA[
:2 %new_z_i_atTop_3_3_load = load i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3_load"/></StgValue>
</operation>

<operation id="577" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64">
<![CDATA[
:3 %new_z_i_atTop_3_4_load = load i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4_load"/></StgValue>
</operation>

<operation id="578" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="32">
<![CDATA[
:4 %trunc_ln922 = trunc i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="trunc_ln922"/></StgValue>
</operation>

<operation id="579" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:5 %tmp_74 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load, i64 %new_z_i_atTop_3_2_load, i64 %new_z_i_atTop_3_3_load, i64 %new_z_i_atTop_3_4_load, i2 %trunc_ln922

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="580" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %sub_ln924 = sub i64 %tmp_74, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln924"/></StgValue>
</operation>

<operation id="581" st_id="62" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
:7 %dc_2 = sitodp i64 %sub_ln924

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="582" st_id="63" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
:7 %dc_2 = sitodp i64 %sub_ln924

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="583" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64">
<![CDATA[
:8 %data_V_4 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="584" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="63" op_0_bw="64">
<![CDATA[
:9 %p_Result_3 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="585" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="63">
<![CDATA[
:10 %zext_ln368 = zext i63 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="586" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64">
<![CDATA[
:11 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="587" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %tmp_75 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="588" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="52" op_0_bw="64">
<![CDATA[
:13 %trunc_ln924 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln924"/></StgValue>
</operation>

<operation id="589" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14 %icmp_ln924 = icmp_ne  i11 %tmp_75, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln924"/></StgValue>
</operation>

<operation id="590" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15 %icmp_ln924_1 = icmp_eq  i52 %trunc_ln924, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_1"/></StgValue>
</operation>

<operation id="591" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %tmp_76 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="592" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %or_ln924 = or i1 %icmp_ln924_1, i1 %icmp_ln924

]]></Node>
<StgValue><ssdm name="or_ln924"/></StgValue>
</operation>

<operation id="593" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %tmp_76 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="594" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %and_ln924 = and i1 %or_ln924, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln924"/></StgValue>
</operation>

<operation id="595" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln924 = br i1 %and_ln924, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln924"/></StgValue>
</operation>

<operation id="596" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln871, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_3 = sext i37 %shl_ln54_4

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln871, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_5"/></StgValue>
</operation>

<operation id="599" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_4 = sext i35 %shl_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="600" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_2 = sub i38 %sext_ln54_3, i38 %sext_ln54_4

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="601" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_1 = add i38 %sub_ln54_2, i38 24592

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln926 = sext i38 %add_ln54_1

]]></Node>
<StgValue><ssdm name="sext_ln926"/></StgValue>
</operation>

<operation id="603" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln926 = zext i64 %sext_ln926

]]></Node>
<StgValue><ssdm name="zext_ln926"/></StgValue>
</operation>

<operation id="604" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln926 = mul i129 %zext_ln926, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln926"/></StgValue>
</operation>

<operation id="605" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_129 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln926, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln926_3 = zext i60 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln926_3"/></StgValue>
</operation>

<operation id="607" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_1 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln926_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_1"/></StgValue>
</operation>

<operation id="608" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_1 = load i11 %GDarray_addr_1

]]></Node>
<StgValue><ssdm name="GDarray_load_1"/></StgValue>
</operation>

<operation id="609" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_28 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln926, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="610" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln926_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_28, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln926_1"/></StgValue>
</operation>

<operation id="611" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln926_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_129, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln926_2"/></StgValue>
</operation>

<operation id="612" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln926_1 = zext i63 %shl_ln926_2

]]></Node>
<StgValue><ssdm name="zext_ln926_1"/></StgValue>
</operation>

<operation id="613" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln926 = sub i64 %zext_ln926_1, i64 %shl_ln926_1

]]></Node>
<StgValue><ssdm name="sub_ln926"/></StgValue>
</operation>

<operation id="614" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln926 = add i64 %sub_ln926, i64 %sext_ln926

]]></Node>
<StgValue><ssdm name="add_ln926"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="615" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_1 = load i11 %GDarray_addr_1

]]></Node>
<StgValue><ssdm name="GDarray_load_1"/></StgValue>
</operation>

<operation id="616" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln2 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln926, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="617" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln926_2 = zext i67 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln926_2"/></StgValue>
</operation>

<operation id="618" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln926 = lshr i192 %GDarray_load_1, i192 %zext_ln926_2

]]></Node>
<StgValue><ssdm name="lshr_ln926"/></StgValue>
</operation>

<operation id="619" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln926 = trunc i192 %lshr_ln926

]]></Node>
<StgValue><ssdm name="trunc_ln926"/></StgValue>
</operation>

<operation id="620" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln927 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln927"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="621" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0 %z_top_min_0 = phi i64 %trunc_ln926, void, i64 %tmp_74, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="622" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1 %sub_ln929 = sub i64 %z_top_min_0, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln929"/></StgValue>
</operation>

<operation id="623" st_id="66" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:2 %dc_4 = sitodp i64 %sub_ln929

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="624" st_id="67" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:2 %dc_4 = sitodp i64 %sub_ln929

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="625" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:3 %data_V_5 = bitcast i64 %dc_4

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="626" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge:4 %p_Result_4 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="627" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge:5 %zext_ln368_1 = zext i63 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="628" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:6 %bitcast_ln521_1 = bitcast i64 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln521_1"/></StgValue>
</operation>

<operation id="629" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7 %tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="630" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:8 %trunc_ln929 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln929"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:9 %icmp_ln929 = icmp_ne  i11 %tmp_78, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln929"/></StgValue>
</operation>

<operation id="632" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge:10 %icmp_ln929_1 = icmp_eq  i52 %trunc_ln929, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln929_1"/></StgValue>
</operation>

<operation id="633" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12 %tmp_79 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="634" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:11 %or_ln929 = or i1 %icmp_ln929_1, i1 %icmp_ln929

]]></Node>
<StgValue><ssdm name="or_ln929"/></StgValue>
</operation>

<operation id="635" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12 %tmp_79 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="636" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:13 %and_ln929 = and i1 %or_ln929, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln929"/></StgValue>
</operation>

<operation id="637" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:14 %br_ln929 = br i1 %and_ln929, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln929"/></StgValue>
</operation>

<operation id="638" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln871, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="639" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_5 = sext i37 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln54_5"/></StgValue>
</operation>

<operation id="640" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln871, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="641" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_6 = sext i35 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="sext_ln54_6"/></StgValue>
</operation>

<operation id="642" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_3 = sub i38 %sext_ln54_5, i38 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="643" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_2 = add i38 %sub_ln54_3, i38 18448

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="644" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln931 = sext i38 %add_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln931"/></StgValue>
</operation>

<operation id="645" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln931 = zext i64 %sext_ln931

]]></Node>
<StgValue><ssdm name="zext_ln931"/></StgValue>
</operation>

<operation id="646" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln931 = mul i129 %zext_ln931, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln931"/></StgValue>
</operation>

<operation id="647" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_130 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln931, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="648" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln931_3 = zext i60 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln931_3"/></StgValue>
</operation>

<operation id="649" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_2 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln931_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_2"/></StgValue>
</operation>

<operation id="650" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_2 = load i11 %GDarray_addr_2

]]></Node>
<StgValue><ssdm name="GDarray_load_2"/></StgValue>
</operation>

<operation id="651" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_30 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln931, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="652" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln931_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_30, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln931_1"/></StgValue>
</operation>

<operation id="653" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln931_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_130, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln931_2"/></StgValue>
</operation>

<operation id="654" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln931_1 = zext i63 %shl_ln931_2

]]></Node>
<StgValue><ssdm name="zext_ln931_1"/></StgValue>
</operation>

<operation id="655" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln931 = sub i64 %zext_ln931_1, i64 %shl_ln931_1

]]></Node>
<StgValue><ssdm name="sub_ln931"/></StgValue>
</operation>

<operation id="656" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln931 = add i64 %sub_ln931, i64 %sext_ln931

]]></Node>
<StgValue><ssdm name="add_ln931"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="657" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_2 = load i11 %GDarray_addr_2

]]></Node>
<StgValue><ssdm name="GDarray_load_2"/></StgValue>
</operation>

<operation id="658" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln3 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln931, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="659" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln931_2 = zext i67 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln931_2"/></StgValue>
</operation>

<operation id="660" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln931 = lshr i192 %GDarray_load_2, i192 %zext_ln931_2

]]></Node>
<StgValue><ssdm name="lshr_ln931"/></StgValue>
</operation>

<operation id="661" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln931 = trunc i192 %lshr_ln931

]]></Node>
<StgValue><ssdm name="trunc_ln931"/></StgValue>
</operation>

<operation id="662" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln932 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln932"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="663" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %z_top_min_1 = phi i64 %trunc_ln931, void, i64 %z_top_min_0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="z_top_min_1"/></StgValue>
</operation>

<operation id="664" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:1 %sub_ln934 = sub i64 %z_top_min_1, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln934"/></StgValue>
</operation>

<operation id="665" st_id="70" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:2 %dc_5 = sitodp i64 %sub_ln934

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="666" st_id="71" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:2 %dc_5 = sitodp i64 %sub_ln934

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="667" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:3 %data_V_6 = bitcast i64 %dc_5

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="668" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge4:4 %p_Result_5 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="669" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge4:5 %zext_ln368_2 = zext i63 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="670" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:6 %bitcast_ln521_2 = bitcast i64 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln521_2"/></StgValue>
</operation>

<operation id="671" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4:7 %tmp_80 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="672" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge4:8 %trunc_ln934 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln934"/></StgValue>
</operation>

<operation id="673" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge4:9 %icmp_ln934 = icmp_ne  i11 %tmp_80, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln934"/></StgValue>
</operation>

<operation id="674" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge4:10 %icmp_ln934_1 = icmp_eq  i52 %trunc_ln934, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln934_1"/></StgValue>
</operation>

<operation id="675" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:12 %tmp_81 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="676" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:11 %or_ln934 = or i1 %icmp_ln934_1, i1 %icmp_ln934

]]></Node>
<StgValue><ssdm name="or_ln934"/></StgValue>
</operation>

<operation id="677" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:12 %tmp_81 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="678" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:13 %and_ln934 = and i1 %or_ln934, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln934"/></StgValue>
</operation>

<operation id="679" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:14 %br_ln934 = br i1 %and_ln934, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="680" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln871, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="681" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_7 = sext i37 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_7"/></StgValue>
</operation>

<operation id="682" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln871, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_9"/></StgValue>
</operation>

<operation id="683" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_8 = sext i35 %shl_ln54_9

]]></Node>
<StgValue><ssdm name="sext_ln54_8"/></StgValue>
</operation>

<operation id="684" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_4 = sub i38 %sext_ln54_7, i38 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="685" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_3 = add i38 %sub_ln54_4, i38 12304

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="686" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln936 = sext i38 %add_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln936"/></StgValue>
</operation>

<operation id="687" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln936 = zext i64 %sext_ln936

]]></Node>
<StgValue><ssdm name="zext_ln936"/></StgValue>
</operation>

<operation id="688" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln936 = mul i129 %zext_ln936, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln936"/></StgValue>
</operation>

<operation id="689" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_131 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln936, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="690" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln936_3 = zext i60 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln936_3"/></StgValue>
</operation>

<operation id="691" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_3 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln936_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_3"/></StgValue>
</operation>

<operation id="692" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_3 = load i11 %GDarray_addr_3

]]></Node>
<StgValue><ssdm name="GDarray_load_3"/></StgValue>
</operation>

<operation id="693" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_32 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln936, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="694" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln936_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_32, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln936_1"/></StgValue>
</operation>

<operation id="695" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln936_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_131, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln936_2"/></StgValue>
</operation>

<operation id="696" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln936_1 = zext i63 %shl_ln936_2

]]></Node>
<StgValue><ssdm name="zext_ln936_1"/></StgValue>
</operation>

<operation id="697" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln936 = sub i64 %zext_ln936_1, i64 %shl_ln936_1

]]></Node>
<StgValue><ssdm name="sub_ln936"/></StgValue>
</operation>

<operation id="698" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln936 = add i64 %sub_ln936, i64 %sext_ln936

]]></Node>
<StgValue><ssdm name="add_ln936"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="699" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_3 = load i11 %GDarray_addr_3

]]></Node>
<StgValue><ssdm name="GDarray_load_3"/></StgValue>
</operation>

<operation id="700" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln4 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln936, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="701" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln936_2 = zext i67 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln936_2"/></StgValue>
</operation>

<operation id="702" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln936 = lshr i192 %GDarray_load_3, i192 %zext_ln936_2

]]></Node>
<StgValue><ssdm name="lshr_ln936"/></StgValue>
</operation>

<operation id="703" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln936 = trunc i192 %lshr_ln936

]]></Node>
<StgValue><ssdm name="trunc_ln936"/></StgValue>
</operation>

<operation id="704" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln937 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln937"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="705" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge5:0 %z_top_min_2 = phi i64 %trunc_ln936, void, i64 %z_top_min_1, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="706" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge5:1 %new_z_i_atTop_3_load = load i64 %new_z_i_atTop_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_load"/></StgValue>
</operation>

<operation id="707" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:2 %sub_ln939 = sub i64 %z_top_min_2, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln939"/></StgValue>
</operation>

<operation id="708" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:3 %mul_ln939 = mul i64 %sub_ln939, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="mul_ln939"/></StgValue>
</operation>

<operation id="709" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge5:4 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln939, i32 63

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="710" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:5 %select_ln939 = select i1 %tmp_132, i64 %new_z_i_atTop_3_load, i64 %z_top_min_2

]]></Node>
<StgValue><ssdm name="select_ln939"/></StgValue>
</operation>

<operation id="711" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:6 %nPatchesAtComplementary = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtComplementary"/></StgValue>
</operation>

<operation id="712" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:7 %add_ln955 = add i32 %nPatchesAtComplementary, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln955"/></StgValue>
</operation>

<operation id="713" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:8 %icmp_ln956 = icmp_sgt  i32 %nPatchesAtComplementary, i32 %nPatchesAtOriginal_read

]]></Node>
<StgValue><ssdm name="icmp_ln956"/></StgValue>
</operation>

<operation id="714" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:9 %br_ln956 = br i1 %icmp_ln956, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln956"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="715" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0">
<![CDATA[
:0 %call_ln975 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %add_ln955

]]></Node>
<StgValue><ssdm name="call_ln975"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="716" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln956" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0">
<![CDATA[
:0 %call_ln975 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %add_ln955

]]></Node>
<StgValue><ssdm name="call_ln975"/></StgValue>
</operation>

<operation id="717" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln956" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln977 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln977"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="718" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="25" op_72_bw="26" op_73_bw="64" op_74_bw="64" op_75_bw="1" op_76_bw="1" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %complementary_apexZ0_read, i64 %select_ln939, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="719" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="25" op_72_bw="26" op_73_bw="64" op_74_bw="64" op_75_bw="1" op_76_bw="1" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %complementary_apexZ0_read, i64 %select_ln939, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="720" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge7:1 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="721" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:2 %lastPatchIdx = add i32 %n_patches_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIdx"/></StgValue>
</operation>

<operation id="722" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
._crit_edge7:3 %switch_ln987 = switch i32 %n_patches_read, void %arrayidx1596.case.0, i32 32, void %arrayidx1596.case.31, i32 2, void %arrayidx1596.case.1, i32 3, void %arrayidx1596.case.2, i32 4, void %arrayidx1596.case.3, i32 5, void %arrayidx1596.case.4, i32 6, void %arrayidx1596.case.5, i32 7, void %arrayidx1596.case.6, i32 8, void %arrayidx1596.case.7, i32 9, void %arrayidx1596.case.8, i32 10, void %arrayidx1596.case.9, i32 11, void %arrayidx1596.case.10, i32 12, void %arrayidx1596.case.11, i32 13, void %arrayidx1596.case.12, i32 14, void %arrayidx1596.case.13, i32 15, void %arrayidx1596.case.14, i32 16, void %arrayidx1596.case.15, i32 17, void %arrayidx1596.case.16, i32 18, void %arrayidx1596.case.17, i32 19, void %arrayidx1596.case.18, i32 20, void %arrayidx1596.case.19, i32 21, void %arrayidx1596.case.20, i32 22, void %arrayidx1596.case.21, i32 23, void %arrayidx1596.case.22, i32 24, void %arrayidx1596.case.23, i32 25, void %arrayidx1596.case.24, i32 26, void %arrayidx1596.case.25, i32 27, void %arrayidx1596.case.26, i32 28, void %arrayidx1596.case.27, i32 29, void %arrayidx1596.case.28, i32 30, void %arrayidx1596.case.29, i32 31, void %arrayidx1596.case.30

]]></Node>
<StgValue><ssdm name="switch_ln987"/></StgValue>
</operation>

<operation id="723" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="724" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.30:1 %patches_parameters_30_load_14 = load i7 %patches_parameters_30_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_14"/></StgValue>
</operation>

<operation id="725" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="726" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.29:1 %patches_parameters_29_load_14 = load i7 %patches_parameters_29_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_14"/></StgValue>
</operation>

<operation id="727" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="728" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.28:1 %patches_parameters_28_load_14 = load i7 %patches_parameters_28_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_14"/></StgValue>
</operation>

<operation id="729" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="730" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.27:1 %patches_parameters_27_load_14 = load i7 %patches_parameters_27_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_14"/></StgValue>
</operation>

<operation id="731" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="732" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.26:1 %patches_parameters_26_load_14 = load i7 %patches_parameters_26_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_14"/></StgValue>
</operation>

<operation id="733" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="734" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.25:1 %patches_parameters_25_load_14 = load i7 %patches_parameters_25_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_14"/></StgValue>
</operation>

<operation id="735" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="736" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.24:1 %patches_parameters_24_load_14 = load i7 %patches_parameters_24_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_14"/></StgValue>
</operation>

<operation id="737" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="738" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.23:1 %patches_parameters_23_load_14 = load i7 %patches_parameters_23_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_14"/></StgValue>
</operation>

<operation id="739" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="740" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.22:1 %patches_parameters_22_load_14 = load i7 %patches_parameters_22_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_14"/></StgValue>
</operation>

<operation id="741" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="742" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.21:1 %patches_parameters_21_load_14 = load i7 %patches_parameters_21_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_14"/></StgValue>
</operation>

<operation id="743" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="744" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.20:1 %patches_parameters_20_load_14 = load i7 %patches_parameters_20_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_14"/></StgValue>
</operation>

<operation id="745" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="746" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.19:1 %patches_parameters_19_load_14 = load i7 %patches_parameters_19_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_14"/></StgValue>
</operation>

<operation id="747" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="748" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.18:1 %patches_parameters_18_load_14 = load i7 %patches_parameters_18_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_14"/></StgValue>
</operation>

<operation id="749" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="750" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.17:1 %patches_parameters_17_load_14 = load i7 %patches_parameters_17_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_14"/></StgValue>
</operation>

<operation id="751" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="752" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.16:1 %patches_parameters_16_load_14 = load i7 %patches_parameters_16_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_14"/></StgValue>
</operation>

<operation id="753" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="754" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.15:1 %patches_parameters_15_load_14 = load i7 %patches_parameters_15_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_14"/></StgValue>
</operation>

<operation id="755" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="756" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.14:1 %patches_parameters_14_load_14 = load i7 %patches_parameters_14_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_14"/></StgValue>
</operation>

<operation id="757" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="758" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.13:1 %patches_parameters_13_load_14 = load i7 %patches_parameters_13_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_14"/></StgValue>
</operation>

<operation id="759" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="760" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.12:1 %patches_parameters_12_load_14 = load i7 %patches_parameters_12_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_14"/></StgValue>
</operation>

<operation id="761" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="762" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.11:1 %patches_parameters_11_load_14 = load i7 %patches_parameters_11_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_14"/></StgValue>
</operation>

<operation id="763" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="764" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.10:1 %patches_parameters_10_load_14 = load i7 %patches_parameters_10_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_14"/></StgValue>
</operation>

<operation id="765" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="766" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.9:1 %patches_parameters_9_load_14 = load i7 %patches_parameters_9_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_14"/></StgValue>
</operation>

<operation id="767" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="768" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.8:1 %patches_parameters_8_load_14 = load i7 %patches_parameters_8_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_14"/></StgValue>
</operation>

<operation id="769" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="770" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.7:1 %patches_parameters_7_load_14 = load i7 %patches_parameters_7_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_14"/></StgValue>
</operation>

<operation id="771" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="772" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.6:1 %patches_parameters_6_load_14 = load i7 %patches_parameters_6_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_14"/></StgValue>
</operation>

<operation id="773" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="774" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.5:1 %patches_parameters_5_load_14 = load i7 %patches_parameters_5_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_14"/></StgValue>
</operation>

<operation id="775" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="776" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.4:1 %patches_parameters_4_load_14 = load i7 %patches_parameters_4_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_14"/></StgValue>
</operation>

<operation id="777" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="778" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.3:1 %patches_parameters_3_load_14 = load i7 %patches_parameters_3_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_14"/></StgValue>
</operation>

<operation id="779" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="780" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.2:1 %patches_parameters_2_load_14 = load i7 %patches_parameters_2_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_14"/></StgValue>
</operation>

<operation id="781" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="782" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.1:1 %patches_parameters_1_load_14 = load i7 %patches_parameters_1_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_14"/></StgValue>
</operation>

<operation id="783" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.31:0 %patches_parameters_31_load = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="784" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.31:1 %patches_parameters_31_load_13 = load i7 %patches_parameters_31_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_13"/></StgValue>
</operation>

<operation id="785" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.0:0 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="786" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.0:1 %patches_parameters_0_load_14 = load i7 %patches_parameters_0_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="787" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="788" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.30:1 %patches_parameters_30_load_14 = load i7 %patches_parameters_30_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_14"/></StgValue>
</operation>

<operation id="789" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.30:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="790" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="791" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.29:1 %patches_parameters_29_load_14 = load i7 %patches_parameters_29_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_14"/></StgValue>
</operation>

<operation id="792" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.29:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="793" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="794" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.28:1 %patches_parameters_28_load_14 = load i7 %patches_parameters_28_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_14"/></StgValue>
</operation>

<operation id="795" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.28:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="796" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="797" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.27:1 %patches_parameters_27_load_14 = load i7 %patches_parameters_27_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_14"/></StgValue>
</operation>

<operation id="798" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.27:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="799" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="800" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.26:1 %patches_parameters_26_load_14 = load i7 %patches_parameters_26_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_14"/></StgValue>
</operation>

<operation id="801" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.26:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="803" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.25:1 %patches_parameters_25_load_14 = load i7 %patches_parameters_25_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_14"/></StgValue>
</operation>

<operation id="804" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.25:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="805" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.24:1 %patches_parameters_24_load_14 = load i7 %patches_parameters_24_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_14"/></StgValue>
</operation>

<operation id="807" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.24:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="808" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.23:1 %patches_parameters_23_load_14 = load i7 %patches_parameters_23_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_14"/></StgValue>
</operation>

<operation id="810" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.23:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="811" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="812" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.22:1 %patches_parameters_22_load_14 = load i7 %patches_parameters_22_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_14"/></StgValue>
</operation>

<operation id="813" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.22:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="814" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="815" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.21:1 %patches_parameters_21_load_14 = load i7 %patches_parameters_21_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_14"/></StgValue>
</operation>

<operation id="816" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.21:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="817" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="818" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.20:1 %patches_parameters_20_load_14 = load i7 %patches_parameters_20_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_14"/></StgValue>
</operation>

<operation id="819" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.20:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="820" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="821" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.19:1 %patches_parameters_19_load_14 = load i7 %patches_parameters_19_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_14"/></StgValue>
</operation>

<operation id="822" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.19:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="823" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="824" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.18:1 %patches_parameters_18_load_14 = load i7 %patches_parameters_18_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_14"/></StgValue>
</operation>

<operation id="825" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.18:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="826" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="827" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.17:1 %patches_parameters_17_load_14 = load i7 %patches_parameters_17_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_14"/></StgValue>
</operation>

<operation id="828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.17:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="829" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="830" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.16:1 %patches_parameters_16_load_14 = load i7 %patches_parameters_16_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_14"/></StgValue>
</operation>

<operation id="831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.16:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="832" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="833" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.15:1 %patches_parameters_15_load_14 = load i7 %patches_parameters_15_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_14"/></StgValue>
</operation>

<operation id="834" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.15:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="835" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="836" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.14:1 %patches_parameters_14_load_14 = load i7 %patches_parameters_14_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_14"/></StgValue>
</operation>

<operation id="837" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.14:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="838" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="839" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.13:1 %patches_parameters_13_load_14 = load i7 %patches_parameters_13_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_14"/></StgValue>
</operation>

<operation id="840" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.13:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="841" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="842" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.12:1 %patches_parameters_12_load_14 = load i7 %patches_parameters_12_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_14"/></StgValue>
</operation>

<operation id="843" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.12:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="844" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="845" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.11:1 %patches_parameters_11_load_14 = load i7 %patches_parameters_11_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_14"/></StgValue>
</operation>

<operation id="846" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.11:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="847" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="848" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.10:1 %patches_parameters_10_load_14 = load i7 %patches_parameters_10_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_14"/></StgValue>
</operation>

<operation id="849" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.10:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="850" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="851" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.9:1 %patches_parameters_9_load_14 = load i7 %patches_parameters_9_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_14"/></StgValue>
</operation>

<operation id="852" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.9:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="853" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="854" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.8:1 %patches_parameters_8_load_14 = load i7 %patches_parameters_8_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_14"/></StgValue>
</operation>

<operation id="855" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.8:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="856" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="857" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.7:1 %patches_parameters_7_load_14 = load i7 %patches_parameters_7_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_14"/></StgValue>
</operation>

<operation id="858" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.7:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="859" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="860" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.6:1 %patches_parameters_6_load_14 = load i7 %patches_parameters_6_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_14"/></StgValue>
</operation>

<operation id="861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.6:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="862" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="863" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.5:1 %patches_parameters_5_load_14 = load i7 %patches_parameters_5_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_14"/></StgValue>
</operation>

<operation id="864" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.5:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="865" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="866" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.4:1 %patches_parameters_4_load_14 = load i7 %patches_parameters_4_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_14"/></StgValue>
</operation>

<operation id="867" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.4:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="868" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="869" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.3:1 %patches_parameters_3_load_14 = load i7 %patches_parameters_3_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_14"/></StgValue>
</operation>

<operation id="870" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.3:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="871" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="872" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.2:1 %patches_parameters_2_load_14 = load i7 %patches_parameters_2_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_14"/></StgValue>
</operation>

<operation id="873" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.2:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="874" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="875" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.1:1 %patches_parameters_1_load_14 = load i7 %patches_parameters_1_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_14"/></StgValue>
</operation>

<operation id="876" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.1:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="877" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.31:0 %patches_parameters_31_load = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="878" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.31:1 %patches_parameters_31_load_13 = load i7 %patches_parameters_31_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_13"/></StgValue>
</operation>

<operation id="879" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.31:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="880" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.0:0 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="881" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.case.0:1 %patches_parameters_0_load_14 = load i7 %patches_parameters_0_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_14"/></StgValue>
</operation>

<operation id="882" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!2"/>
<literal name="n_patches_read" val="!3"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1596.case.0:2 %br_ln988 = br void %arrayidx1596.exit

]]></Node>
<StgValue><ssdm name="br_ln988"/></StgValue>
</operation>

<operation id="883" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx1596.exit:0 %complementary_a_0 = phi i64 %patches_parameters_0_load, void %arrayidx1596.case.0, i64 %patches_parameters_30_load, void %arrayidx1596.case.30, i64 %patches_parameters_29_load, void %arrayidx1596.case.29, i64 %patches_parameters_28_load, void %arrayidx1596.case.28, i64 %patches_parameters_27_load, void %arrayidx1596.case.27, i64 %patches_parameters_26_load, void %arrayidx1596.case.26, i64 %patches_parameters_25_load, void %arrayidx1596.case.25, i64 %patches_parameters_24_load, void %arrayidx1596.case.24, i64 %patches_parameters_23_load, void %arrayidx1596.case.23, i64 %patches_parameters_22_load, void %arrayidx1596.case.22, i64 %patches_parameters_21_load, void %arrayidx1596.case.21, i64 %patches_parameters_20_load, void %arrayidx1596.case.20, i64 %patches_parameters_19_load, void %arrayidx1596.case.19, i64 %patches_parameters_18_load, void %arrayidx1596.case.18, i64 %patches_parameters_17_load, void %arrayidx1596.case.17, i64 %patches_parameters_16_load, void %arrayidx1596.case.16, i64 %patches_parameters_15_load, void %arrayidx1596.case.15, i64 %patches_parameters_14_load, void %arrayidx1596.case.14, i64 %patches_parameters_13_load, void %arrayidx1596.case.13, i64 %patches_parameters_12_load, void %arrayidx1596.case.12, i64 %patches_parameters_11_load, void %arrayidx1596.case.11, i64 %patches_parameters_10_load, void %arrayidx1596.case.10, i64 %patches_parameters_9_load, void %arrayidx1596.case.9, i64 %patches_parameters_8_load, void %arrayidx1596.case.8, i64 %patches_parameters_7_load, void %arrayidx1596.case.7, i64 %patches_parameters_6_load, void %arrayidx1596.case.6, i64 %patches_parameters_5_load, void %arrayidx1596.case.5, i64 %patches_parameters_4_load, void %arrayidx1596.case.4, i64 %patches_parameters_3_load, void %arrayidx1596.case.3, i64 %patches_parameters_2_load, void %arrayidx1596.case.2, i64 %patches_parameters_1_load, void %arrayidx1596.case.1, i64 %patches_parameters_31_load, void %arrayidx1596.case.31

]]></Node>
<StgValue><ssdm name="complementary_a_0"/></StgValue>
</operation>

<operation id="884" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx1596.exit:1 %complementary_b_0 = phi i64 %patches_parameters_0_load_14, void %arrayidx1596.case.0, i64 %patches_parameters_30_load_14, void %arrayidx1596.case.30, i64 %patches_parameters_29_load_14, void %arrayidx1596.case.29, i64 %patches_parameters_28_load_14, void %arrayidx1596.case.28, i64 %patches_parameters_27_load_14, void %arrayidx1596.case.27, i64 %patches_parameters_26_load_14, void %arrayidx1596.case.26, i64 %patches_parameters_25_load_14, void %arrayidx1596.case.25, i64 %patches_parameters_24_load_14, void %arrayidx1596.case.24, i64 %patches_parameters_23_load_14, void %arrayidx1596.case.23, i64 %patches_parameters_22_load_14, void %arrayidx1596.case.22, i64 %patches_parameters_21_load_14, void %arrayidx1596.case.21, i64 %patches_parameters_20_load_14, void %arrayidx1596.case.20, i64 %patches_parameters_19_load_14, void %arrayidx1596.case.19, i64 %patches_parameters_18_load_14, void %arrayidx1596.case.18, i64 %patches_parameters_17_load_14, void %arrayidx1596.case.17, i64 %patches_parameters_16_load_14, void %arrayidx1596.case.16, i64 %patches_parameters_15_load_14, void %arrayidx1596.case.15, i64 %patches_parameters_14_load_14, void %arrayidx1596.case.14, i64 %patches_parameters_13_load_14, void %arrayidx1596.case.13, i64 %patches_parameters_12_load_14, void %arrayidx1596.case.12, i64 %patches_parameters_11_load_14, void %arrayidx1596.case.11, i64 %patches_parameters_10_load_14, void %arrayidx1596.case.10, i64 %patches_parameters_9_load_14, void %arrayidx1596.case.9, i64 %patches_parameters_8_load_14, void %arrayidx1596.case.8, i64 %patches_parameters_7_load_14, void %arrayidx1596.case.7, i64 %patches_parameters_6_load_14, void %arrayidx1596.case.6, i64 %patches_parameters_5_load_14, void %arrayidx1596.case.5, i64 %patches_parameters_4_load_14, void %arrayidx1596.case.4, i64 %patches_parameters_3_load_14, void %arrayidx1596.case.3, i64 %patches_parameters_2_load_14, void %arrayidx1596.case.2, i64 %patches_parameters_1_load_14, void %arrayidx1596.case.1, i64 %patches_parameters_31_load_13, void %arrayidx1596.case.31

]]></Node>
<StgValue><ssdm name="complementary_b_0"/></StgValue>
</operation>

<operation id="885" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1596.exit:2 %sub_ln993 = sub i64 %original_c_read, i64 %complementary_a_0

]]></Node>
<StgValue><ssdm name="sub_ln993"/></StgValue>
</operation>

<operation id="886" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1596.exit:3 %sub_ln993_1 = sub i64 %original_d_read, i64 %complementary_b_0

]]></Node>
<StgValue><ssdm name="sub_ln993_1"/></StgValue>
</operation>

<operation id="887" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1596.exit:4 %icmp_ln993 = icmp_slt  i64 %sub_ln993, i64 %sub_ln993_1

]]></Node>
<StgValue><ssdm name="icmp_ln993"/></StgValue>
</operation>

<operation id="888" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1596.exit:5 %select_ln993 = select i1 %icmp_ln993, i64 %sub_ln993_1, i64 %sub_ln993

]]></Node>
<StgValue><ssdm name="select_ln993"/></StgValue>
</operation>

<operation id="889" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1596.exit:6 %tmp_133 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %n_patches_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="890" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayidx1596.exit:7 %icmp_ln1009 = icmp_sgt  i30 %tmp_133, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1009"/></StgValue>
</operation>

<operation id="891" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1596.exit:8 %br_ln1009 = br i1 %icmp_ln1009, void %.critedge, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="br_ln1009"/></StgValue>
</operation>

<operation id="892" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="893" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader28:0 %i_9 = phi i3 %add_ln1019, void, i3 0, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="894" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader28:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="895" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:2 %icmp_ln1019 = icmp_eq  i3 %i_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="896" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:3 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="897" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:4 %add_ln1019 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1019"/></StgValue>
</operation>

<operation id="898" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:5 %br_ln1019 = br i1 %icmp_ln1019, void %.split, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1019"/></StgValue>
</operation>

<operation id="899" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln1019 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln1019"/></StgValue>
</operation>

<operation id="900" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.split:1 %switch_ln1021 = switch i32 %n_patches_read, void %arraydecay8.case.0, i32 32, void %arraydecay18010.case.291123, i32 31, void %arraydecay18010.case.281087, i32 30, void %arraydecay18010.case.271051, i32 4, void %arraydecay18010.case.1115, i32 5, void %arraydecay18010.case.2151, i32 6, void %arraydecay18010.case.3187, i32 7, void %arraydecay18010.case.4223, i32 8, void %arraydecay18010.case.5259, i32 9, void %arraydecay18010.case.6295, i32 10, void %arraydecay18010.case.7331, i32 11, void %arraydecay18010.case.8367, i32 12, void %arraydecay18010.case.9403, i32 13, void %arraydecay18010.case.10439, i32 14, void %arraydecay18010.case.11475, i32 15, void %arraydecay18010.case.12511, i32 16, void %arraydecay18010.case.13547, i32 17, void %arraydecay18010.case.14583, i32 18, void %arraydecay18010.case.15619, i32 19, void %arraydecay18010.case.16655, i32 20, void %arraydecay18010.case.17691, i32 21, void %arraydecay18010.case.18727, i32 22, void %arraydecay18010.case.19763, i32 23, void %arraydecay18010.case.20799, i32 24, void %arraydecay18010.case.21835, i32 25, void %arraydecay18010.case.22871, i32 26, void %arraydecay18010.case.23907, i32 27, void %arraydecay18010.case.24943, i32 28, void %arraydecay18010.case.25979, i32 29, void %arraydecay18010.case.261015

]]></Node>
<StgValue><ssdm name="switch_ln1021"/></StgValue>
</operation>

<operation id="901" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
arraydecay8.case.0:0 %switch_ln1021 = switch i32 %n_patches_read, void %arraydecay18010.case.0, i32 34, void %arraydecay18010.case.31, i32 33, void %arraydecay18010.case.30

]]></Node>
<StgValue><ssdm name="switch_ln1021"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="902" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.261015:0 %tmp_111 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="903" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.25979:0 %tmp_110 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="904" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.24943:0 %tmp_109 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="905" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.23907:0 %tmp_108 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="906" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.22871:0 %tmp_107 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="907" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.21835:0 %tmp_106 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="908" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.20799:0 %tmp_105 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="909" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.19763:0 %tmp_104 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="910" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.18727:0 %tmp_103 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="911" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.17691:0 %tmp_102 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="912" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.16655:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="913" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.15619:0 %tmp_100 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="914" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.14583:0 %tmp_99 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="915" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.13547:0 %tmp_98 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="916" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.12511:0 %tmp_97 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="917" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.11475:0 %tmp_96 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="918" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.10439:0 %tmp_95 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="919" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.9403:0 %tmp_94 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="920" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.8367:0 %tmp_93 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="921" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.7331:0 %tmp_92 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="922" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.6295:0 %tmp_91 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="923" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.5259:0 %tmp_90 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="924" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.4223:0 %tmp_89 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="925" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.3187:0 %tmp_88 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="926" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.2151:0 %tmp_87 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="927" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.1115:0 %tmp_86 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="928" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.271051:0 %tmp_85 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="929" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.281087:0 %tmp_84 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="930" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.291123:0 %tmp_82 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="931" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.30:0 %tmp_114 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="932" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.31:0 %tmp_113 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="933" st_id="82" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_112 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="934" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.261015:0 %tmp_111 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="935" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.25979:0 %tmp_110 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="936" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.24943:0 %tmp_109 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="937" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.23907:0 %tmp_108 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="938" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.22871:0 %tmp_107 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="939" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.21835:0 %tmp_106 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="940" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.20799:0 %tmp_105 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="941" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.19763:0 %tmp_104 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="942" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.18727:0 %tmp_103 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="943" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.17691:0 %tmp_102 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="944" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.16655:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="945" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.15619:0 %tmp_100 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="946" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.14583:0 %tmp_99 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="947" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.13547:0 %tmp_98 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="948" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.12511:0 %tmp_97 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="949" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.11475:0 %tmp_96 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="950" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.10439:0 %tmp_95 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="951" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.9403:0 %tmp_94 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="952" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.8367:0 %tmp_93 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="953" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.7331:0 %tmp_92 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="954" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.6295:0 %tmp_91 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="955" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.5259:0 %tmp_90 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="956" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.4223:0 %tmp_89 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="957" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.3187:0 %tmp_88 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="958" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.2151:0 %tmp_87 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="959" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.1115:0 %tmp_86 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="960" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.271051:0 %tmp_85 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="961" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.281087:0 %tmp_84 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="962" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.291123:0 %tmp_82 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="963" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.30:0 %tmp_114 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="964" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.31:0 %tmp_113 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="965" st_id="83" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_112 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="966" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.261015:0 %tmp_111 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="967" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.25979:0 %tmp_110 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="968" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.24943:0 %tmp_109 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="969" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.23907:0 %tmp_108 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="970" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.22871:0 %tmp_107 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="971" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.21835:0 %tmp_106 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="972" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.20799:0 %tmp_105 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="973" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.19763:0 %tmp_104 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="974" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.18727:0 %tmp_103 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="975" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.17691:0 %tmp_102 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="976" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.16655:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="977" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.15619:0 %tmp_100 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="978" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.14583:0 %tmp_99 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="979" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.13547:0 %tmp_98 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="980" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.12511:0 %tmp_97 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="981" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.11475:0 %tmp_96 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="982" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.10439:0 %tmp_95 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="983" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.9403:0 %tmp_94 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="984" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.8367:0 %tmp_93 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="985" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.7331:0 %tmp_92 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="986" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.6295:0 %tmp_91 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="987" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.5259:0 %tmp_90 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="988" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.4223:0 %tmp_89 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="989" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.3187:0 %tmp_88 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="990" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.2151:0 %tmp_87 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="991" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.1115:0 %tmp_86 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="992" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.271051:0 %tmp_85 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="993" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.281087:0 %tmp_84 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="994" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.291123:0 %tmp_82 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="995" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.30:0 %tmp_114 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="996" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.31:0 %tmp_113 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="997" st_id="84" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_112 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="998" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="29"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.261015:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="999" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="28"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.25979:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1000" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="27"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.24943:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1001" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="26"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.23907:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1002" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="25"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.22871:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1003" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="24"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.21835:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1004" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="23"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.20799:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1005" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="22"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.19763:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1006" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="21"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.18727:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1007" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="20"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.17691:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1008" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="19"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.16655:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1009" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="18"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.15619:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1010" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="17"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.14583:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1011" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="16"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.13547:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1012" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="15"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.12511:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1013" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="14"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.11475:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1014" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="13"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.10439:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1015" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="12"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.9403:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1016" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="11"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.8367:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1017" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="10"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.7331:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1018" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="9"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.6295:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1019" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="8"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.5259:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1020" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="7"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.4223:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1021" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="6"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.3187:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1022" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="5"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.2151:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1023" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="4"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.1115:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1024" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="30"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.271051:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1025" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="31"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.281087:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1026" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="32"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.291123:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1027" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.30:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1028" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.31:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1029" st_id="85" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_112 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1030" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!31"/>
<literal name="icmp_ln1019" val="0"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.0:1 %br_ln1021 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1031" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0">
<![CDATA[
arraydecay8.exit:0 %call181 = phi i1 %tmp_112, void %arraydecay18010.case.0, i1 %tmp_114, void %arraydecay18010.case.30, i1 %tmp_113, void %arraydecay18010.case.31, i1 %tmp_86, void %arraydecay18010.case.1115, i1 %tmp_87, void %arraydecay18010.case.2151, i1 %tmp_88, void %arraydecay18010.case.3187, i1 %tmp_89, void %arraydecay18010.case.4223, i1 %tmp_90, void %arraydecay18010.case.5259, i1 %tmp_91, void %arraydecay18010.case.6295, i1 %tmp_92, void %arraydecay18010.case.7331, i1 %tmp_93, void %arraydecay18010.case.8367, i1 %tmp_94, void %arraydecay18010.case.9403, i1 %tmp_95, void %arraydecay18010.case.10439, i1 %tmp_96, void %arraydecay18010.case.11475, i1 %tmp_97, void %arraydecay18010.case.12511, i1 %tmp_98, void %arraydecay18010.case.13547, i1 %tmp_99, void %arraydecay18010.case.14583, i1 %tmp_100, void %arraydecay18010.case.15619, i1 %tmp_101, void %arraydecay18010.case.16655, i1 %tmp_102, void %arraydecay18010.case.17691, i1 %tmp_103, void %arraydecay18010.case.18727, i1 %tmp_104, void %arraydecay18010.case.19763, i1 %tmp_105, void %arraydecay18010.case.20799, i1 %tmp_106, void %arraydecay18010.case.21835, i1 %tmp_107, void %arraydecay18010.case.22871, i1 %tmp_108, void %arraydecay18010.case.23907, i1 %tmp_109, void %arraydecay18010.case.24943, i1 %tmp_110, void %arraydecay18010.case.25979, i1 %tmp_111, void %arraydecay18010.case.261015, i1 %tmp_85, void %arraydecay18010.case.271051, i1 %tmp_84, void %arraydecay18010.case.281087, i1 %tmp_82, void %arraydecay18010.case.291123

]]></Node>
<StgValue><ssdm name="call181"/></StgValue>
</operation>

<operation id="1032" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arraydecay8.exit:1 %br_ln1021 = br i1 %call181, void %.critedge.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln1021"/></StgValue>
</operation>

<operation id="1033" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
<literal name="call181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1034" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1009" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
.critedge.loopexit:0 %br_ln0 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:0 %current_z_top_index_0 = phi i32 %add_ln1039, void %.loopexit, i32 %select_ln871, void %arrayidx1596.exit, i32 %select_ln871, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="1036" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.critedge:1 %z_top_min_4 = phi i64 %tmp_74, void %.loopexit, i64 %select_ln939, void %arrayidx1596.exit, i64 %select_ln939, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_4"/></StgValue>
</operation>

<operation id="1037" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:2 %newret = insertvalue i384 <undef>, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="1038" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:3 %newret2 = insertvalue i384 %newret, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="1039" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:4 %newret4 = insertvalue i384 %newret2, i32 %current_z_top_index_0

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="1040" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:5 %newret6 = insertvalue i384 %newret4, i32 %counter_0

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="1041" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:6 %newret8 = insertvalue i384 %newret6, i32 %counterUpshift_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="1042" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:7 %newret5 = insertvalue i384 %newret8, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="1043" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:8 %newret7 = insertvalue i384 %newret5, i64 %select_ln993

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="1044" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:9 %newret9 = insertvalue i384 %newret7, i64 %z_top_min_4

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="1045" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="384">
<![CDATA[
.critedge:10 %ret_ln987 = ret i384 %newret9

]]></Node>
<StgValue><ssdm name="ret_ln987"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1046" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0">
<![CDATA[
.loopexit:0 %call_ln1037 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="call_ln1037"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1047" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0">
<![CDATA[
.loopexit:0 %call_ln1037 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="call_ln1037"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1048" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="25" op_72_bw="26" op_73_bw="64" op_74_bw="64" op_75_bw="1" op_76_bw="1" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
.loopexit:2 %call_ret1 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %complementary_apexZ0_read, i64 %tmp_74, i32 %ppl_assign2, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1049" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="25" op_72_bw="26" op_73_bw="64" op_74_bw="64" op_75_bw="1" op_76_bw="1" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
.loopexit:2 %call_ret1 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %complementary_apexZ0_read, i64 %tmp_74, i32 %ppl_assign2, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1050" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %add_ln1039 = add i32 %select_ln871, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1039"/></StgValue>
</operation>

<operation id="1051" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:3 %br_ln1045 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
