Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon May 29 21:44:14 2017
| Host         : xilinx running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file true_color_dot_led_wrapper_timing_summary_routed.rpt -rpx true_color_dot_led_wrapper_timing_summary_routed.rpx
| Design       : true_color_dot_led_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.405       -9.315                     28                 2634        0.055        0.000                      0                 2634        4.020        0.000                       0                  1091  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.405       -9.315                     28                 2634        0.055        0.000                      0                 2634        4.020        0.000                       0                  1091  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           28  Failing Endpoints,  Worst Slack       -0.405ns,  Total Violation       -9.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.761ns (35.279%)  route 3.231ns (64.721%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.429     7.391    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.515 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_1/O
                         net (fo=14, routed)          0.416     7.932    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr
    SLICE_X48Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.475     7.654    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X48Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.883    
                         clock uncertainty           -0.154     7.729    
    SLICE_X48Y89         FDRE (Setup_fdre_C_CE)      -0.202     7.527    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.761ns (35.279%)  route 3.231ns (64.721%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.429     7.391    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.515 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_1/O
                         net (fo=14, routed)          0.416     7.932    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr
    SLICE_X48Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.475     7.654    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X48Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.883    
                         clock uncertainty           -0.154     7.729    
    SLICE_X48Y89         FDRE (Setup_fdre_C_CE)      -0.202     7.527    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.761ns (35.007%)  route 3.269ns (64.993%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.554     7.516    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.640 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b[1]_i_1/O
                         net (fo=2, routed)           0.331     7.970    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b[1]_i_1_n_0
    SLICE_X46Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.476     7.655    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X46Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X46Y89         FDRE (Setup_fdre_C_CE)      -0.164     7.566    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[0]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.761ns (35.007%)  route 3.269ns (64.993%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.554     7.516    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.640 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b[1]_i_1/O
                         net (fo=2, routed)           0.331     7.970    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b[1]_i_1_n_0
    SLICE_X46Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.476     7.655    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X46Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X46Y89         FDRE (Setup_fdre_C_CE)      -0.164     7.566    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b_reg[1]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.761ns (35.478%)  route 3.203ns (64.522%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.452     7.414    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.538 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_i_1/O
                         net (fo=5, routed)           0.366     7.904    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe
    SLICE_X49Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.475     7.654    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X49Y89         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.883    
                         clock uncertainty           -0.154     7.729    
    SLICE_X49Y89         FDRE (Setup_fdre_C_CE)      -0.202     7.527    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[1]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.761ns (35.498%)  route 3.200ns (64.502%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.452     7.414    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.538 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_i_1/O
                         net (fo=5, routed)           0.363     7.901    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe
    SLICE_X49Y91         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.476     7.655    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X49Y91         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X49Y91         FDRE (Setup_fdre_C_CE)      -0.202     7.528    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/g_reg[0]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_reg/CE
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.761ns (35.498%)  route 3.200ns (64.502%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.452     7.414    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.538 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_i_1/O
                         net (fo=5, routed)           0.363     7.901    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe
    SLICE_X49Y91         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.476     7.655    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X49Y91         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X49Y91         FDSE (Setup_fdse_C_CE)      -0.202     7.528    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_reg
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.761ns (35.498%)  route 3.200ns (64.502%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.452     7.414    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.538 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_i_1/O
                         net (fo=5, routed)           0.363     7.901    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe
    SLICE_X49Y91         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.476     7.655    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X49Y91         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X49Y91         FDRE (Setup_fdre_C_CE)      -0.202     7.528    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.761ns (35.498%)  route 3.200ns (64.502%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.452     7.414    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X46Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.538 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe_i_1/O
                         net (fo=5, routed)           0.363     7.901    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe
    SLICE_X49Y91         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.476     7.655    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X49Y91         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.884    
                         clock uncertainty           -0.154     7.730    
    SLICE_X49Y91         FDRE (Setup_fdre_C_CE)      -0.202     7.528    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.761ns (35.632%)  route 3.181ns (64.368%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 7.653 - 5.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.646     2.940    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X42Y86         FDSE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.518     3.458 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0_reg[21]/Q
                         net (fo=7, routed)           0.636     4.094    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/width[5]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.731 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.731    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_13_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.848    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.917     5.883    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[13]_i_12_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10/O
                         net (fo=1, routed)           0.831     6.838    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.962 f  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3/O
                         net (fo=27, routed)          0.429     7.391    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_3_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.515 r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr[13]_i_1/O
                         net (fo=14, routed)          0.367     7.882    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr
    SLICE_X48Y88         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        1.474     7.653    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/s_axi_control_aclk
    SLICE_X48Y88         FDRE                                         r  true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.882    
                         clock uncertainty           -0.154     7.728    
    SLICE_X48Y88         FDRE (Setup_fdre_C_CE)      -0.202     7.526    true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 -0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.556     0.892    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y93         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.110     1.143    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X38Y93         SRLC32E                                      r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.824     1.190    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.954%)  route 0.180ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.557     0.893    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y91         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/Q
                         net (fo=8, routed)           0.180     1.213    true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y18         RAMB36E1                                     r  true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.867     1.233    true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.135    true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.089%)  route 0.298ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.559     0.895    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X35Y98         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.298     1.334    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.912     1.278    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.089%)  route 0.298ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.559     0.895    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X35Y98         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.298     1.334    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.912     1.278    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.089%)  route 0.298ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.559     0.895    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X35Y98         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.298     1.334    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.912     1.278    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.089%)  route 0.298ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.559     0.895    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X35Y98         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.298     1.334    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.912     1.278    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.902%)  route 0.199ns (51.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.656     0.992    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.199     1.332    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.381 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.381    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[57]
    SLICE_X27Y99         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.844     1.210    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.003%)  route 0.179ns (55.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.575     0.911    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.231    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y92         SRLC32E                                      r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.842     1.208    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.559     0.895    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.054     1.090    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[8]
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.135 r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1/O
                         net (fo=1, routed)           0.000     1.135    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.826     1.192    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.121     1.029    true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.554     0.890    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y85         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.054     1.085    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.130 r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.130    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X34Y85         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  true_color_dot_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1091, routed)        0.820     1.186    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y85         FDRE                                         r  true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.121     1.024    true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { true_color_dot_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   true_color_dot_led_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y102  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y103  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101  true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y95   true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y95   true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y93   true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



