<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RO01/OS01/un1_sdiv_1_cry_19_0_COUT</Dynamic>
            <Navigation>RO01/OS01/un1_sdiv_1_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RO01/OS01/un1_sdiv_1_cry_0_0_S0</Dynamic>
            <Navigation>RO01/OS01/un1_sdiv_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RO01/OS00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>RO01/OS00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Gabriela\Desktop\PracticasG\Teclado\rom00.vhd&quot;:44:6:44:12|Incomplete sensitivity list - assuming completeness</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\Teclado\rom00.vhd</Navigation>
            <Navigation>44</Navigation>
            <Navigation>6</Navigation>
            <Navigation>44</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Incomplete sensitivity list - assuming completeness</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Gabriela\Desktop\PracticasG\Teclado\rom00.vhd&quot;:46:7:46:15|Referenced variable inflagrom is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\Teclado\rom00.vhd</Navigation>
            <Navigation>46</Navigation>
            <Navigation>7</Navigation>
            <Navigation>46</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Referenced variable inflagrom is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\gabriela\desktop\practicasg\teclado\div00.vhd&quot;:22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including RO01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicasg\teclado\div00.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including RO01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:RO01.OS00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:RO01.OS00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>