// Seed: 2041297444
module module_0;
  wire id_1;
  wire id_2;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_8 = 32'd33
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  wire id_5;
  ;
  module_0 modCall_1 ();
  wire [-1 'b0 -  -1 'h0 : (  1 'h0 !=  id_2  )] id_6 = 1;
  uwire id_7 = -1;
  wire _id_8;
  logic id_9;
  ;
  logic id_10;
  logic [7:0] id_11;
  assign id_11[id_8] = -1;
  wire id_12 = id_3;
endmodule
