Files included in this submission:
 1. README: this one
 2. Report_for_design_and_test: the report that includes our explanations and descriptions of our circuit and the testing we did for it.

All the Verilog files.
 3. FSM.v
 4. matrix_addition.v
 5. Matrix_Multiplier.v
 6. MatrixA.v
 7. MatrixB.v
 8. RegFile.v
 9. result_handler.v
 10. tb_Matrix_multiplication.v