chipselect	,	V_46
chip_select	,	V_20
ack_ptr	,	V_70
DIV_ROUND_UP	,	F_9
pw	,	V_78
s3c24xx_set_fiq	,	F_23
dev	,	V_37
len	,	V_66
set_fiq_handler	,	F_22
S3C24XX_VA_IRQ	,	V_68
spsta	,	V_91
s3c24xx_spi_suspend	,	F_58
fiq_rirq	,	V_67
s3c24xx_spi_usefiq	,	F_27
SPI_CS_HIGH	,	V_16
spi_bitbang_stop	,	F_57
GFP_KERNEL	,	V_41
SPI_CPOL	,	V_35
device	,	V_120
spi_master_get_devdata	,	F_2
pin_cs	,	V_9
pdata	,	V_19
rx	,	V_57
pol	,	V_8
devm_gpio_request	,	F_51
mutex_unlock	,	F_15
"No IRQ specified\n"	,	L_7
EBUSY	,	V_80
num_chipselect	,	V_110
setup_transfer	,	V_114
devm_ioremap_resource	,	F_45
u8	,	T_1
use_fiq	,	V_85
"Cannot claim IRQ\n"	,	L_8
irq	,	V_49
regs	,	V_22
SPPIN_DEFAULT	,	V_98
ack_bit	,	F_17
ENOENT	,	V_107
spi_device	,	V_2
spi_master_suspend	,	F_60
cs	,	V_7
spi_fiq_code	,	V_53
s	,	V_86
cspol	,	V_14
t	,	V_27
fiq_claimed	,	V_55
mutex_lock	,	F_14
fiq_rcount	,	V_65
S3C2410_SPPRE	,	V_40
platform_device	,	V_101
tx_buf	,	V_87
tx	,	V_48
s3c2410_spi_info	,	V_5
fiq_inuse	,	V_77
"Failed to get gpio for cs\n"	,	L_12
dev_dbg	,	F_10
spcon	,	V_21
dev_get_platdata	,	F_41
FIQ_MODE_RX	,	V_59
max_speed_hz	,	V_31
s3c24xx_spi_fiqop	,	F_24
platform_get_irq	,	F_48
ret	,	V_39
spi_fiq_mode	,	V_52
res	,	V_105
count	,	V_47
clk_get_rate	,	F_8
name	,	V_83
s3c24xx_spi_irq	,	F_32
platform_get_resource	,	F_44
S3C2410_SPCON_CPOL_HIGH	,	V_36
BUG_ON	,	F_21
"bitbang at %p\n"	,	L_6
SPI_BPW_MASK	,	F_43
dev_err	,	F_40
FIQ_MODE_TX	,	V_58
s3c24xx_spi_usingfiq	,	F_28
spi_master_resume	,	F_62
s3c24xx_spi_chipsel	,	F_5
devm_clk_get	,	F_50
irq_done	,	V_94
length	,	V_76
"No platform data supplied\n"	,	L_5
txrx_bufs	,	V_115
speed_hz	,	V_30
uregs	,	V_61
S3C2410_SPRDAT	,	V_96
s3c24xx_spi_initfiq	,	F_25
sdev	,	V_3
s3c24xx_spi_setupxfer	,	F_11
setup	,	V_116
s3c24xx_spi_initialsetup	,	F_35
clk_disable	,	F_53
ENOMEM	,	V_42
dev_get_drvdata	,	F_59
ack_offset	,	V_75
release	,	V_79
s3c24xx_spi_fiq_rx	,	V_72
S3C2410_SPCON_ENSCK	,	V_25
s3c24xx_spi_tryfiq	,	F_18
SPCON_DEFAULT	,	V_32
bus_num	,	V_112
spi_master_put	,	F_54
"spi"	,	L_9
hw	,	V_13
s3c24xx_spi_fiq_txrx	,	V_73
hz	,	V_28
spi_master	,	V_103
s3c24xx_spi_devstate	,	V_11
hw_txbyte	,	F_16
SPI_CPHA	,	V_33
lock	,	V_44
s3c24xx_spi_update_state	,	F_7
clk	,	V_29
bitbang	,	V_43
clk_enable	,	F_36
IRQ_HANDLED	,	V_97
s3c24xx_spi_probe	,	F_38
"spi not ready for tx?\n"	,	L_3
FIQ_MODE_NONE	,	V_81
s3c24xx_spi_remove	,	F_55
set_fiq_regs	,	F_20
spi_bitbang_start	,	F_52
s3c24xx_spi_fiq_tx	,	V_71
gpio_setup	,	V_100
"Failed to register SPI master\n"	,	L_13
"No memory for spi_master\n"	,	L_4
S3C2410_SPSTA_READY	,	V_95
S3C2410_SPPIN	,	V_99
init_completion	,	F_30
fiq_mode	,	V_69
mode_bits	,	V_109
fiq_handler	,	V_56
BITBANG_CS_INACTIVE	,	V_17
S3C2410_SPCON	,	V_23
BITBANG_CS_ACTIVE	,	V_24
s3c24xx_spi_resume	,	F_61
gpio_set_value	,	F_4
gpio_direction_output	,	F_37
err	,	V_106
set_cs	,	V_18
EINVAL	,	V_118
controller_state	,	V_12
s3c24xx_spi_gpiocs	,	F_3
complete	,	F_34
claim_fiq	,	F_19
data	,	V_74
fiq_rtx	,	V_64
wait_for_completion	,	F_31
mode	,	V_15
pdev	,	V_102
num_cs	,	V_111
S3C2410_SPCON_CPHA_FMTB	,	V_34
u32	,	T_2
FIQ_MODE_TXRX	,	V_60
resource	,	V_104
spi_transfer	,	V_26
pt_regs	,	V_51
err_no_pdata	,	V_108
rx_buf	,	V_88
spi	,	V_6
done	,	V_89
PTR_ERR	,	F_47
sppre	,	V_38
S3C2410_SPTDAT	,	V_90
fiq_op	,	V_84
platform_set_drvdata	,	F_42
devm_kzalloc	,	F_13
s3c24xx_spi_setup	,	F_12
code	,	V_54
platform_get_drvdata	,	F_56
s3c24xx_spi_txrx	,	F_29
to_hw	,	F_1
"data-collision\n"	,	L_2
IRQ_EINT0	,	V_50
fiq_rrx	,	V_63
s3c24xx_spi	,	V_1
busy	,	V_45
IORESOURCE_MEM	,	V_117
value	,	V_10
err_register	,	V_119
fiq_rspi	,	V_62
dev_name	,	F_26
"No clock for device\n"	,	L_10
irqreturn_t	,	T_3
"No chipselect pin\n"	,	L_11
writeb	,	F_6
S3C2410_SPSTA_DCOL	,	V_93
bits_per_word_mask	,	V_113
master	,	V_4
dev_id	,	V_82
"pre-scaler=%d (wanted %d, got %ld)\n"	,	L_1
S3C2410_SPSTA	,	V_92
readb	,	F_33
spi_alloc_master	,	F_39
IS_ERR	,	F_46
devm_request_irq	,	F_49
