TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/TripleDESCoreStdTester.v

TOPLEVEL=TripleDESCoreStdTester
MODULE=TripleDESCoreStdTester

include ../../common/Makefile.sim
