// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
            type = "Timing";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            size = 65536;
        };
        l1i = {
            size = 32768;
        };
        l2 = {
            caches = 1;
            size = 2097152;
            children = "l1i|l1d";  // interleave
        };
    };

    mem = {
        type = "DRAMSim";
        techIni = "lib/dramsim2/configs/DDR3_micron_32M_8B_x8_sg15.ini";
        systemIni = "lib/dramsim2/configs/system.ini";
        outputDir = ".";
        traceName = ".";
        latency = 20;
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
    command = "ls -alh --color /home/";
};


process1 = {
    command = "cat lib/dramsim2/configs/system.ini";
};

