# Reading pref.tcl
# do task1_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ELEC241-C1-20212 {D:/ELEC241-C1-20212/task1a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:42 on Apr 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ELEC241-C1-20212" D:/ELEC241-C1-20212/task1a.sv 
# -- Compiling module task1a
# 
# Top level modules:
# 	task1a
# End time: 18:36:42 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task1_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:55 on Apr 13,2022
# vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 18:36:55 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task1a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:55 on Apr 13,2022
# vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task1a.sv 
# -- Compiling module task1a
# 
# Top level modules:
# 	task1a
# End time: 18:36:55 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task1b.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:55 on Apr 13,2022
# vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task1b.sv 
# -- Compiling module task1b
# 
# Top level modules:
# 	task1b
# End time: 18:36:55 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.task1_tb
# vsim work.task1_tb 
# Start time: 18:36:58 on Apr 13,2022
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1a
# Loading work.task1b
vsim work.task1_tb
# End time: 18:37:09 on Apr 13,2022, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim work.task1_tb 
# Start time: 18:37:09 on Apr 13,2022
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1a
# Loading work.task1b
add wave -position insertpoint  \
sim:/task1_tb/a \
sim:/task1_tb/b \
sim:/task1_tb/c \
sim:/task1_tb/y_structural \
sim:/task1_tb/y_other
run
run
run
run
run
run
run
# End time: 18:38:57 on Apr 13,2022, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
