{
  "module_name": "conf.h",
  "hash_id": "90b1f222b50256a0416d5a326920630bf65c53293daceade0d21e0c82b4daa9c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wlcore/conf.h",
  "human_readable_source": " \n \n\n#ifndef __CONF_H__\n#define __CONF_H__\n\nenum {\n\tCONF_HW_BIT_RATE_1MBPS   = BIT(0),\n\tCONF_HW_BIT_RATE_2MBPS   = BIT(1),\n\tCONF_HW_BIT_RATE_5_5MBPS = BIT(2),\n\tCONF_HW_BIT_RATE_6MBPS   = BIT(3),\n\tCONF_HW_BIT_RATE_9MBPS   = BIT(4),\n\tCONF_HW_BIT_RATE_11MBPS  = BIT(5),\n\tCONF_HW_BIT_RATE_12MBPS  = BIT(6),\n\tCONF_HW_BIT_RATE_18MBPS  = BIT(7),\n\tCONF_HW_BIT_RATE_22MBPS  = BIT(8),\n\tCONF_HW_BIT_RATE_24MBPS  = BIT(9),\n\tCONF_HW_BIT_RATE_36MBPS  = BIT(10),\n\tCONF_HW_BIT_RATE_48MBPS  = BIT(11),\n\tCONF_HW_BIT_RATE_54MBPS  = BIT(12),\n\tCONF_HW_BIT_RATE_MCS_0   = BIT(13),\n\tCONF_HW_BIT_RATE_MCS_1   = BIT(14),\n\tCONF_HW_BIT_RATE_MCS_2   = BIT(15),\n\tCONF_HW_BIT_RATE_MCS_3   = BIT(16),\n\tCONF_HW_BIT_RATE_MCS_4   = BIT(17),\n\tCONF_HW_BIT_RATE_MCS_5   = BIT(18),\n\tCONF_HW_BIT_RATE_MCS_6   = BIT(19),\n\tCONF_HW_BIT_RATE_MCS_7   = BIT(20),\n\tCONF_HW_BIT_RATE_MCS_8   = BIT(21),\n\tCONF_HW_BIT_RATE_MCS_9   = BIT(22),\n\tCONF_HW_BIT_RATE_MCS_10  = BIT(23),\n\tCONF_HW_BIT_RATE_MCS_11  = BIT(24),\n\tCONF_HW_BIT_RATE_MCS_12  = BIT(25),\n\tCONF_HW_BIT_RATE_MCS_13  = BIT(26),\n\tCONF_HW_BIT_RATE_MCS_14  = BIT(27),\n\tCONF_HW_BIT_RATE_MCS_15  = BIT(28),\n};\n\nenum {\n\tCONF_HW_RATE_INDEX_1MBPS      = 0,\n\tCONF_HW_RATE_INDEX_2MBPS      = 1,\n\tCONF_HW_RATE_INDEX_5_5MBPS    = 2,\n\tCONF_HW_RATE_INDEX_11MBPS     = 3,\n\tCONF_HW_RATE_INDEX_6MBPS      = 4,\n\tCONF_HW_RATE_INDEX_9MBPS      = 5,\n\tCONF_HW_RATE_INDEX_12MBPS     = 6,\n\tCONF_HW_RATE_INDEX_18MBPS     = 7,\n\tCONF_HW_RATE_INDEX_24MBPS     = 8,\n\tCONF_HW_RATE_INDEX_36MBPS     = 9,\n\tCONF_HW_RATE_INDEX_48MBPS     = 10,\n\tCONF_HW_RATE_INDEX_54MBPS     = 11,\n\tCONF_HW_RATE_INDEX_MCS0       = 12,\n\tCONF_HW_RATE_INDEX_MCS1       = 13,\n\tCONF_HW_RATE_INDEX_MCS2       = 14,\n\tCONF_HW_RATE_INDEX_MCS3       = 15,\n\tCONF_HW_RATE_INDEX_MCS4       = 16,\n\tCONF_HW_RATE_INDEX_MCS5       = 17,\n\tCONF_HW_RATE_INDEX_MCS6       = 18,\n\tCONF_HW_RATE_INDEX_MCS7       = 19,\n\tCONF_HW_RATE_INDEX_MCS7_SGI   = 20,\n\tCONF_HW_RATE_INDEX_MCS0_40MHZ = 21,\n\tCONF_HW_RATE_INDEX_MCS1_40MHZ = 22,\n\tCONF_HW_RATE_INDEX_MCS2_40MHZ = 23,\n\tCONF_HW_RATE_INDEX_MCS3_40MHZ = 24,\n\tCONF_HW_RATE_INDEX_MCS4_40MHZ = 25,\n\tCONF_HW_RATE_INDEX_MCS5_40MHZ = 26,\n\tCONF_HW_RATE_INDEX_MCS6_40MHZ = 27,\n\tCONF_HW_RATE_INDEX_MCS7_40MHZ = 28,\n\tCONF_HW_RATE_INDEX_MCS7_40MHZ_SGI = 29,\n\n\t \n\tCONF_HW_RATE_INDEX_MCS8       = 21,\n\tCONF_HW_RATE_INDEX_MCS9       = 22,\n\tCONF_HW_RATE_INDEX_MCS10      = 23,\n\tCONF_HW_RATE_INDEX_MCS11      = 24,\n\tCONF_HW_RATE_INDEX_MCS12      = 25,\n\tCONF_HW_RATE_INDEX_MCS13      = 26,\n\tCONF_HW_RATE_INDEX_MCS14      = 27,\n\tCONF_HW_RATE_INDEX_MCS15      = 28,\n\tCONF_HW_RATE_INDEX_MCS15_SGI  = 29,\n\n\tCONF_HW_RATE_INDEX_MAX        = CONF_HW_RATE_INDEX_MCS7_40MHZ_SGI,\n};\n\n#define CONF_HW_RXTX_RATE_UNSUPPORTED 0xff\n\nenum {\n\tCONF_SG_DISABLE = 0,\n\tCONF_SG_PROTECTIVE,\n\tCONF_SG_OPPORTUNISTIC\n};\n\n#define WLCORE_CONF_SG_PARAMS_MAX 67\n#define WLCORE_CONF_SG_PARAMS_ALL 0xff\n\nstruct conf_sg_settings {\n\tu32 params[WLCORE_CONF_SG_PARAMS_MAX];\n\tu8 state;\n} __packed;\n\nenum conf_rx_queue_type {\n\tCONF_RX_QUEUE_TYPE_LOW_PRIORITY,   \n\tCONF_RX_QUEUE_TYPE_HIGH_PRIORITY,  \n};\n\nstruct conf_rx_settings {\n\t \n\tu32 rx_msdu_life_time;\n\n\t \n\tu32 packet_detection_threshold;\n\n\t \n\tu16 ps_poll_timeout;\n\t \n\tu16 upsd_timeout;\n\n\t \n\tu16 rts_threshold;\n\n\t \n\tu16 rx_cca_threshold;\n\n\t \n\tu16 irq_blk_threshold;\n\n\t \n\tu16 irq_pkt_threshold;\n\n\t \n\tu16 irq_timeout;\n\n\t \n\tu8 queue_type;\n} __packed;\n\n#define CONF_TX_MAX_RATE_CLASSES       10\n\n#define CONF_TX_RATE_MASK_UNSPECIFIED  0\n#define CONF_TX_RATE_MASK_BASIC        (CONF_HW_BIT_RATE_1MBPS | \\\n\t\t\t\t\tCONF_HW_BIT_RATE_2MBPS)\n#define CONF_TX_RATE_RETRY_LIMIT       10\n\n \n#define CONF_TX_RATE_MASK_BASIC_P2P    CONF_HW_BIT_RATE_6MBPS\n\n \n#define CONF_TX_ENABLED_RATES       (CONF_HW_BIT_RATE_1MBPS |    \\\n\tCONF_HW_BIT_RATE_2MBPS | CONF_HW_BIT_RATE_5_5MBPS |      \\\n\tCONF_HW_BIT_RATE_6MBPS | CONF_HW_BIT_RATE_9MBPS |        \\\n\tCONF_HW_BIT_RATE_11MBPS | CONF_HW_BIT_RATE_12MBPS |      \\\n\tCONF_HW_BIT_RATE_18MBPS | CONF_HW_BIT_RATE_24MBPS |      \\\n\tCONF_HW_BIT_RATE_36MBPS | CONF_HW_BIT_RATE_48MBPS |      \\\n\tCONF_HW_BIT_RATE_54MBPS)\n\n#define CONF_TX_CCK_RATES  (CONF_HW_BIT_RATE_1MBPS |\t\t\\\n\tCONF_HW_BIT_RATE_2MBPS | CONF_HW_BIT_RATE_5_5MBPS |\t\\\n\tCONF_HW_BIT_RATE_11MBPS)\n\n#define CONF_TX_OFDM_RATES (CONF_HW_BIT_RATE_6MBPS |             \\\n\tCONF_HW_BIT_RATE_12MBPS | CONF_HW_BIT_RATE_24MBPS |      \\\n\tCONF_HW_BIT_RATE_36MBPS | CONF_HW_BIT_RATE_48MBPS |      \\\n\tCONF_HW_BIT_RATE_54MBPS)\n\n#define CONF_TX_MCS_RATES (CONF_HW_BIT_RATE_MCS_0 |              \\\n\tCONF_HW_BIT_RATE_MCS_1 | CONF_HW_BIT_RATE_MCS_2 |        \\\n\tCONF_HW_BIT_RATE_MCS_3 | CONF_HW_BIT_RATE_MCS_4 |        \\\n\tCONF_HW_BIT_RATE_MCS_5 | CONF_HW_BIT_RATE_MCS_6 |        \\\n\tCONF_HW_BIT_RATE_MCS_7)\n\n#define CONF_TX_MIMO_RATES (CONF_HW_BIT_RATE_MCS_8 |             \\\n\tCONF_HW_BIT_RATE_MCS_9 | CONF_HW_BIT_RATE_MCS_10 |       \\\n\tCONF_HW_BIT_RATE_MCS_11 | CONF_HW_BIT_RATE_MCS_12 |      \\\n\tCONF_HW_BIT_RATE_MCS_13 | CONF_HW_BIT_RATE_MCS_14 |      \\\n\tCONF_HW_BIT_RATE_MCS_15)\n\n \n#define CONF_TX_AP_DEFAULT_MGMT_RATES  (CONF_HW_BIT_RATE_1MBPS | \\\n\tCONF_HW_BIT_RATE_2MBPS | CONF_HW_BIT_RATE_5_5MBPS)\n\n \n#define CONF_TX_IBSS_DEFAULT_RATES  (CONF_HW_BIT_RATE_1MBPS |       \\\n\t\tCONF_HW_BIT_RATE_2MBPS | CONF_HW_BIT_RATE_5_5MBPS | \\\n\t\tCONF_HW_BIT_RATE_11MBPS | CONF_TX_OFDM_RATES);\n\nstruct conf_tx_rate_class {\n\n\t \n\tu32 enabled_rates;\n\n\t \n\tu8 short_retry_limit;\n\n\t \n\tu8 long_retry_limit;\n\n\t \n\tu8 aflags;\n} __packed;\n\n#define CONF_TX_MAX_AC_COUNT 4\n\n \n#define CONF_TX_AIFS_PIFS 1\n \n#define CONF_TX_AIFS_DIFS 2\n\n\nenum conf_tx_ac {\n\tCONF_TX_AC_BE = 0,          \n\tCONF_TX_AC_BK = 1,          \n\tCONF_TX_AC_VI = 2,          \n\tCONF_TX_AC_VO = 3,          \n\tCONF_TX_AC_CTS2SELF = 4,    \n\tCONF_TX_AC_ANY_TID = 0xff\n};\n\nstruct conf_tx_ac_category {\n\t \n\tu8 ac;\n\n\t \n\tu8 cw_min;\n\n\t \n\tu16 cw_max;\n\n\t \n\tu8 aifsn;\n\n\t \n\tu16 tx_op_limit;\n} __packed;\n\n#define CONF_TX_MAX_TID_COUNT 8\n\n \n#define CONF_TX_BA_ENABLED_TID_BITMAP 0x3F\n\nenum {\n\tCONF_CHANNEL_TYPE_DCF = 0,    \n\tCONF_CHANNEL_TYPE_EDCF = 1,   \n\tCONF_CHANNEL_TYPE_HCCA = 2,   \n};\n\nenum {\n\tCONF_PS_SCHEME_LEGACY = 0,\n\tCONF_PS_SCHEME_UPSD_TRIGGER = 1,\n\tCONF_PS_SCHEME_LEGACY_PSPOLL = 2,\n\tCONF_PS_SCHEME_SAPSD = 3,\n};\n\nenum {\n\tCONF_ACK_POLICY_LEGACY = 0,\n\tCONF_ACK_POLICY_NO_ACK = 1,\n\tCONF_ACK_POLICY_BLOCK = 2,\n};\n\n\nstruct conf_tx_tid {\n\tu8 queue_id;\n\tu8 channel_type;\n\tu8 tsid;\n\tu8 ps_scheme;\n\tu8 ack_policy;\n\tu32 apsd_conf[2];\n} __packed;\n\nstruct conf_tx_settings {\n\t \n\tu8 tx_energy_detection;\n\n\t \n\tstruct conf_tx_rate_class sta_rc_conf;\n\n\t \n\tu8 ac_conf_count;\n\tstruct conf_tx_ac_category ac_conf[CONF_TX_MAX_AC_COUNT];\n\n\t \n\tu8 max_tx_retries;\n\n\t \n\tu16 ap_aging_period;\n\n\t \n\tu8 tid_conf_count;\n\tstruct conf_tx_tid tid_conf[CONF_TX_MAX_TID_COUNT];\n\n\t \n\tu16 frag_threshold;\n\n\t \n\tu16 tx_compl_timeout;\n\n\t \n\tu16 tx_compl_threshold;\n\n\t \n\tu32 basic_rate;\n\n\t \n\tu32 basic_rate_5;\n\n\t \n\tu8 tmpl_short_retry_limit;\n\tu8 tmpl_long_retry_limit;\n\n\t \n\tu32 tx_watchdog_timeout;\n\n\t \n\tu8 slow_link_thold;\n\n\t \n\tu8 fast_link_thold;\n} __packed;\n\nenum {\n\tCONF_WAKE_UP_EVENT_BEACON    = 0x01,  \n\tCONF_WAKE_UP_EVENT_DTIM      = 0x02,  \n\tCONF_WAKE_UP_EVENT_N_DTIM    = 0x04,  \n\tCONF_WAKE_UP_EVENT_N_BEACONS = 0x08,  \n\tCONF_WAKE_UP_EVENT_BITS_MASK = 0x0F\n};\n\n#define CONF_MAX_BCN_FILT_IE_COUNT 32\n\n#define CONF_BCN_RULE_PASS_ON_CHANGE         BIT(0)\n#define CONF_BCN_RULE_PASS_ON_APPEARANCE     BIT(1)\n\n#define CONF_BCN_IE_OUI_LEN    3\n#define CONF_BCN_IE_VER_LEN    2\n\nstruct conf_bcn_filt_rule {\n\t \n\tu8 ie;\n\n\t \n\tu8 rule;\n\n\t \n\tu8 oui[CONF_BCN_IE_OUI_LEN];\n\n\t \n\tu8 type;\n\n\t \n\tu8 version[CONF_BCN_IE_VER_LEN];\n} __packed;\n\n#define CONF_MAX_RSSI_SNR_TRIGGERS 8\n\nenum {\n\tCONF_TRIG_METRIC_RSSI_BEACON = 0,\n\tCONF_TRIG_METRIC_RSSI_DATA,\n\tCONF_TRIG_METRIC_SNR_BEACON,\n\tCONF_TRIG_METRIC_SNR_DATA\n};\n\nenum {\n\tCONF_TRIG_EVENT_TYPE_LEVEL = 0,\n\tCONF_TRIG_EVENT_TYPE_EDGE\n};\n\nenum {\n\tCONF_TRIG_EVENT_DIR_LOW = 0,\n\tCONF_TRIG_EVENT_DIR_HIGH,\n\tCONF_TRIG_EVENT_DIR_BIDIR\n};\n\nstruct conf_sig_weights {\n\n\t \n\tu8 rssi_bcn_avg_weight;\n\n\t \n\tu8 rssi_pkt_avg_weight;\n\n\t \n\tu8 snr_bcn_avg_weight;\n\n\t \n\tu8 snr_pkt_avg_weight;\n} __packed;\n\nenum conf_bcn_filt_mode {\n\tCONF_BCN_FILT_MODE_DISABLED = 0,\n\tCONF_BCN_FILT_MODE_ENABLED = 1\n};\n\nenum conf_bet_mode {\n\tCONF_BET_MODE_DISABLE = 0,\n\tCONF_BET_MODE_ENABLE = 1,\n};\n\nstruct conf_conn_settings {\n\t \n\tu8 wake_up_event;\n\n\t \n\tu8 listen_interval;\n\n\t \n\tu8 suspend_wake_up_event;\n\n\t \n\tu8 suspend_listen_interval;\n\n\t \n\tu8 bcn_filt_mode;\n\n\t \n\tu8 bcn_filt_ie_count;\n\tstruct conf_bcn_filt_rule bcn_filt_ie[CONF_MAX_BCN_FILT_IE_COUNT];\n\n\t \n\tu32 synch_fail_thold;\n\n\t \n\tu32 bss_lose_timeout;\n\n\t \n\tu32 beacon_rx_timeout;\n\n\t \n\tu32 broadcast_timeout;\n\n\t \n\tu8 rx_broadcast_in_ps;\n\n\t \n\tu8 ps_poll_threshold;\n\n\t \n\tstruct conf_sig_weights sig_weights;\n\n\t \n\tu8 bet_enable;\n\n\t \n\tu8 bet_max_consecutive;\n\n\t \n\tu8 psm_entry_retries;\n\n\t \n\tu8 psm_exit_retries;\n\n\t \n\tu8 psm_entry_nullfunc_retries;\n\n\t \n\tu16 dynamic_ps_timeout;\n\n\t \n\tu8 forced_ps;\n\n\t \n\tu32 keep_alive_interval;\n\n\t \n\tu8 max_listen_interval;\n\n\t \n\tu8 sta_sleep_auth;\n\n\t \n\tu8 suspend_rx_ba_activity;\n} __packed;\n\nenum {\n\tCONF_REF_CLK_19_2_E,\n\tCONF_REF_CLK_26_E,\n\tCONF_REF_CLK_38_4_E,\n\tCONF_REF_CLK_52_E,\n\tCONF_REF_CLK_38_4_M_XTAL,\n\tCONF_REF_CLK_26_M_XTAL,\n};\n\nenum single_dual_band_enum {\n\tCONF_SINGLE_BAND,\n\tCONF_DUAL_BAND\n};\n\n#define CONF_RSSI_AND_PROCESS_COMPENSATION_SIZE 15\n#define CONF_NUMBER_OF_SUB_BANDS_5  7\n#define CONF_NUMBER_OF_RATE_GROUPS  6\n#define CONF_NUMBER_OF_CHANNELS_2_4 14\n#define CONF_NUMBER_OF_CHANNELS_5   35\n\nstruct conf_itrim_settings {\n\t \n\tu8 enable;\n\n\t \n\tu32 timeout;\n} __packed;\n\nenum conf_fast_wakeup {\n\tCONF_FAST_WAKEUP_ENABLE,\n\tCONF_FAST_WAKEUP_DISABLE,\n};\n\nstruct conf_pm_config_settings {\n\t \n\tu32 host_clk_settling_time;\n\n\t \n\tu8 host_fast_wakeup_support;\n} __packed;\n\nstruct conf_roam_trigger_settings {\n\t \n\tu16 trigger_pacing;\n\n\t \n\tu8 avg_weight_rssi_beacon;\n\n\t \n\tu8 avg_weight_rssi_data;\n\n\t \n\tu8 avg_weight_snr_beacon;\n\n\t \n\tu8 avg_weight_snr_data;\n} __packed;\n\nstruct conf_scan_settings {\n\t \n\tu32 min_dwell_time_active;\n\n\t \n\tu32 max_dwell_time_active;\n\n\t \n\tu32 min_dwell_time_active_long;\n\n\t \n\tu32 max_dwell_time_active_long;\n\n\t \n\tu32 dwell_time_passive;\n\n\t \n\tu32 dwell_time_dfs;\n\n\t \n\tu16 num_probe_reqs;\n\n\t \n\tu32 split_scan_timeout;\n} __packed;\n\nstruct conf_sched_scan_settings {\n\t \n\tu32 base_dwell_time;\n\n\t \n\tu32 max_dwell_time_delta;\n\n\t \n\tu32 dwell_time_delta_per_probe;\n\n\t \n\tu32 dwell_time_delta_per_probe_5;\n\n\t \n\tu32 dwell_time_passive;\n\n\t \n\tu32 dwell_time_dfs;\n\n\t \n\tu8 num_probe_reqs;\n\n\t \n\ts8 rssi_threshold;\n\n\t \n\ts8 snr_threshold;\n\n\t \n\tu8 num_short_intervals;\n\n\t \n\tu16 long_interval;\n} __packed;\n\nstruct conf_ht_setting {\n\tu8 rx_ba_win_size;\n\tu8 tx_ba_win_size;\n\tu16 inactivity_timeout;\n\n\t \n\tu8 tx_ba_tid_bitmap;\n} __packed;\n\nstruct conf_memory_settings {\n\t \n\tu8 num_stations;\n\n\t \n\tu8 ssid_profiles;\n\n\t \n\tu8 rx_block_num;\n\n\t \n\tu8 tx_min_block_num;\n\n\t \n\tu8 dynamic_memory;\n\n\t \n\tu8 min_req_tx_blocks;\n\n\t \n\tu8 min_req_rx_blocks;\n\n\t \n\tu8 tx_min;\n} __packed;\n\nstruct conf_fm_coex {\n\tu8 enable;\n\tu8 swallow_period;\n\tu8 n_divider_fref_set_1;\n\tu8 n_divider_fref_set_2;\n\tu16 m_divider_fref_set_1;\n\tu16 m_divider_fref_set_2;\n\tu32 coex_pll_stabilization_time;\n\tu16 ldo_stabilization_time;\n\tu8 fm_disturbed_band_margin;\n\tu8 swallow_clk_diff;\n} __packed;\n\nstruct conf_rx_streaming_settings {\n\t \n\tu32 duration;\n\n\t \n\tu8 queues;\n\n\t \n\tu8 interval;\n\n\t \n\tu8 always;\n} __packed;\n\n#define CONF_FWLOG_MIN_MEM_BLOCKS\t2\n#define CONF_FWLOG_MAX_MEM_BLOCKS\t16\n\nstruct conf_fwlog {\n\t \n\tu8 mode;\n\n\t \n\tu8 mem_blocks;\n\n\t \n\tu8 severity;\n\n\t \n\tu8 timestamp;\n\n\t \n\tu8 output;\n\n\t \n\tu8 threshold;\n} __packed;\n\n#define ACX_RATE_MGMT_NUM_OF_RATES 13\nstruct conf_rate_policy_settings {\n\tu16 rate_retry_score;\n\tu16 per_add;\n\tu16 per_th1;\n\tu16 per_th2;\n\tu16 max_per;\n\tu8 inverse_curiosity_factor;\n\tu8 tx_fail_low_th;\n\tu8 tx_fail_high_th;\n\tu8 per_alpha_shift;\n\tu8 per_add_shift;\n\tu8 per_beta1_shift;\n\tu8 per_beta2_shift;\n\tu8 rate_check_up;\n\tu8 rate_check_down;\n\tu8 rate_retry_policy[ACX_RATE_MGMT_NUM_OF_RATES];\n} __packed;\n\nstruct conf_hangover_settings {\n\tu32 recover_time;\n\tu8 hangover_period;\n\tu8 dynamic_mode;\n\tu8 early_termination_mode;\n\tu8 max_period;\n\tu8 min_period;\n\tu8 increase_delta;\n\tu8 decrease_delta;\n\tu8 quiet_time;\n\tu8 increase_time;\n\tu8 window_size;\n} __packed;\n\nstruct conf_recovery_settings {\n\t \n\tu8 bug_on_recovery;\n\n\t \n\tu8 no_recovery;\n} __packed;\n\n \n#define WLCORE_CONF_VERSION\t(0x0007 << 16)\n#define WLCORE_CONF_MASK\t0xffff0000\n#define WLCORE_CONF_SIZE\t(sizeof(struct wlcore_conf_header) +\t\\\n\t\t\t\t sizeof(struct wlcore_conf))\n\nstruct wlcore_conf_header {\n\t__le32 magic;\n\t__le32 version;\n\t__le32 checksum;\n} __packed;\n\nstruct wlcore_conf {\n\tstruct conf_sg_settings sg;\n\tstruct conf_rx_settings rx;\n\tstruct conf_tx_settings tx;\n\tstruct conf_conn_settings conn;\n\tstruct conf_itrim_settings itrim;\n\tstruct conf_pm_config_settings pm_config;\n\tstruct conf_roam_trigger_settings roam_trigger;\n\tstruct conf_scan_settings scan;\n\tstruct conf_sched_scan_settings sched_scan;\n\tstruct conf_ht_setting ht;\n\tstruct conf_memory_settings mem;\n\tstruct conf_fm_coex fm_coex;\n\tstruct conf_rx_streaming_settings rx_streaming;\n\tstruct conf_fwlog fwlog;\n\tstruct conf_rate_policy_settings rate;\n\tstruct conf_hangover_settings hangover;\n\tstruct conf_recovery_settings recovery;\n} __packed;\n\nstruct wlcore_conf_file {\n\tstruct wlcore_conf_header header;\n\tstruct wlcore_conf core;\n\tu8 priv[];\n} __packed;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}