<!DOCTYPE html>
<html>
  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Setting up the clock frequency</title>
  <meta name="description" content="Z80.ro">

  <link rel="stylesheet" href="/css/main.css">
  <link href="https://fonts.googleapis.com/css?family=Istok+Web&display=swap" rel="stylesheet"> 
</head>


  <body>
    <div class="page-content">
      <div class="container">
        <div class="three columns">
                <header class="site-header">
                
                  <h2 class="logo"><a href="//">Z80.ro</a></h2>
                
                  <div class="nav">
                    
                    <label for="menu-toggle" class="menu-icon">
                        
                        <svg viewBox="0 0 18 15">
                          <path fill="#424242" d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.031C17.335,0,18,0.665,18,1.484L18,1.484z"/>
                          <path fill="#424242" d="M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0c0-0.82,0.665-1.484,1.484-1.484 h15.031C17.335,6.031,18,6.696,18,7.516L18,7.516z"/>
                          <path fill="#424242" d="M18,13.516C18,14.335,17.335,15,16.516,15H1.484C0.665,15,0,14.335,0,13.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.031C17.335,12.031,18,12.696,18,13.516L18,13.516z"/>
                        </svg>
                    </label>
                    <input type="checkbox" id="menu-toggle">
                
                    <div class="site-nav">
                      <nav>
                        <ul class="page-link">
                          <li><a href="/">Home</a></li>
                          <li><a href="/archive">All posts</a></li>
                          <li><a href="/post">Categories</a></li>
                          <li><a href="/tags">Tags</a></li>
                          <li><a href="/about">About</a></li>
                        </ul>
                      </nav>
                    </div>
                
                  </div>
                </header>
        </div>

        <div class="nine columns" style="z-index:100;">
          <div class="wrapper">


<article class="post" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post_header">
    <h1 class="post_title" itemprop="name headline">Setting up the clock frequency</h1>
    <h2><time class="post_date">March 19, 2020 (Thursday)</time></h2>
  </header>

  
<aside>
    <header>
    <h4>Table of contents</h4>
    </header>
    <nav id="TableOfContents">
  <ul>
    <li>
      <ul>
        <li><a href="#default-net-type">Default net type</a></li>
        <li><a href="#simple-counter">Simple counter</a></li>
        <li><a href="#counter-with-reset">Counter with reset</a></li>
      </ul>
    </li>
  </ul>
</nav>
</aside>




  <div class="article-content" itemprop="articleBody">
    <p>Next step would be to test a sequential circuit and make sure simulation works.
I will try to implement a 32bit counter in verilog and try to get some feedback about the values it holds using a few LEDs.</p>
<hr>
<h3 id="default-net-type">Default net type</h3>
<p>First thing is to tell Verilog to be as strict as possible when trying to guess the types of my wires/regs.
By default Verilog does not require me to declare signals before I use them. By default any undeclared one will be a wire.
Solution to this problem is a directive called <em>default_nettype</em> and I will need to set it to none:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="no">`default_nettype</span> <span class="n">none</span>       <span class="c1">// will error if there are undeclared nets
</span></code></pre></div><blockquote>
<p>Please note that the first character is not the regular single quote but the back-quote (usually found on the same key as &ldquo;~&rdquo;, to the left of &ldquo;1&rdquo;).</p>
</blockquote>
<hr>
<h3 id="simple-counter">Simple counter</h3>
<p>With this out of the way let&rsquo;s start thinking about how to implement a counter.
Until now I used <em>wire</em> and &ldquo;assign&rdquo; statement to assign states (values) to them. I used combinatorial logic (all statements executed at the same time) and this is clearly not enough because for a counter be incremented it needs to remember its previous value.</p>
<p>Verilog offers the register type for this : <em>reg</em>. This is implemented with either a latch or a flip-flop (FF) and it represents data storage elements. Declaring works like it does for wires:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span> <span class="n">counter</span><span class="p">;</span>
</code></pre></div><p>This declares a 1 bit register named counter. If size is not specified, verilog defaults to 1 and I will need a larger register than this 1 bit-wide one. This would be the proper way of declaring a 32 bit register:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>
</code></pre></div><p>This way of declaring the size is using little-endian convention: starting with 0 at the rightmost bit. This bit is also named &ldquo;least significant bit&rdquo; or LSB.
Please remember this is just a convention, it determines how the data will read. I could have just as easily use big-endian by declaring the vector [0:31] but I am used to little-endian processors so I will stick with this. Consistency is also important, please do not mix these! You can, verilog allows it but don&rsquo;t do it or a kitten will die.</p>
<p>To increment the counter I need a way to split the time in regular intervals: a clock.</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="no">`default_nettype</span> <span class="n">none</span>

<span class="k">module</span> <span class="n">counter</span> <span class="p">(</span>
    <span class="k">input</span> <span class="n">CLK</span><span class="p">,</span> 
    <span class="k">output</span> <span class="kt">wire</span> <span class="n">LED_GREEN4</span><span class="p">,</span> 
    <span class="k">output</span> <span class="kt">wire</span> <span class="n">LED_GREEN5</span> <span class="p">);</span>

<span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">LED_GREEN5</span> <span class="o">=</span> <span class="n">counter</span><span class="p">[</span><span class="mh">4</span><span class="p">];</span>
<span class="k">assign</span> <span class="n">LED_GREEN4</span> <span class="o">=</span> <span class="n">counter</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">CLK</span><span class="p">)</span> <span class="k">begin</span>
    <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div><p>My module has one input which is the clock (CLK) and two outputs which are two LEDs. I am assigning bits 2 and 4 to the LEDs to see some feedback while the counter increments.</p>
<p>I am using a sequential block triggered whenever the clock has a rising edge. The @() construct contains the sensitivity list: signals which can trigger &ldquo;execution&rdquo; of that always block.</p>
<p>I am incrementing the counter using a non-blocking assignment. Usage of blocking or non-blocking assignments is a design-dependent decision. In my opinion the core difference between these two is:</p>
<ul>
<li>blocking assignments need to happen one after the other fully (evaluating each actual value being assigned and assigning it).</li>
<li>non-blocking assignments happen concurently after all the right-side values have been evaluated in the whole block.</li>
</ul>
<p>I almost never use blocking assignments because it creates problems with simulators.</p>
<p>I saved this file as counter.v</p>
<p>iVerilog compiles this just fine but I need a testbench. I cannot just use the one from the previous article because now I need to provide a clock.
Here is what I came up with:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">test</span><span class="p">;</span>

<span class="kt">reg</span> <span class="n">clk</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">led1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">led2</span><span class="p">;</span>

    <span class="k">initial</span>
        <span class="k">begin</span>
            <span class="n">$dumpfile</span><span class="p">(</span><span class="s">&#34;complete.vcd&#34;</span><span class="p">);</span>
            <span class="n">$dumpvars</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span> <span class="n">test</span><span class="p">);</span>
            <span class="p">#</span><span class="mh">1000</span> <span class="nb">$finish</span><span class="p">;</span>
        <span class="k">end</span>
    
    <span class="k">always</span> <span class="p">#</span><span class="mh">1</span> <span class="n">clk</span> <span class="o">=</span> <span class="o">!</span><span class="n">clk</span><span class="p">;</span>

    <span class="n">counter</span> <span class="n">cnt</span> <span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">led1</span><span class="p">,</span> <span class="n">led2</span><span class="p">);</span>

<span class="k">endmodule</span>
</code></pre></div><p>I saved this as test.v and then I ran the simulation.</p>
<pre><code>iverilog test.v counter.v -o counter
vvp counter
gtkwave complete.vcd
</code></pre><p><img src="/img/02_gtkwave_initial.png" alt="GtkWave showing a counter initial result"></p>
<p>Hmmm, something is wrong. Counter has a value of xxxxxx which means undetermined or unknown value. Why is that ? Well, pretty simple, nowhere in my code I set up an initial value for it. To increment its value it has to start from something, right ?</p>
<hr>
<h3 id="counter-with-reset">Counter with reset</h3>
<p>The easiest way of doing this is using an initial block and giving it a value like this:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">initial</span> <span class="k">begin</span>
    <span class="n">counter</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div><p>I can also add the initial value in the declaration phase which will have the same effect:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
</code></pre></div><p>This would work even with FPGAs but not with ASICs. In FPGAs there is the bitstream which can be used to set initial values but ASICs don&rsquo;t have this luxury.</p>
<p>The proper way to do this would be with a reset signal. I define another input named RESET which will be driven from the testbench. For the lolz I made it active-low:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="no">`default_nettype</span> <span class="n">none</span>

<span class="k">module</span> <span class="n">counter</span> <span class="p">(</span>
    <span class="k">input</span> <span class="n">CLK</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">RESET</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">wire</span> <span class="n">LED_GREEN4</span><span class="p">,</span> 
    <span class="k">output</span> <span class="kt">wire</span> <span class="n">LED_GREEN5</span> <span class="p">);</span>

<span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">LED_GREEN5</span> <span class="o">=</span> <span class="n">counter</span><span class="p">[</span><span class="mh">4</span><span class="p">];</span>
<span class="k">assign</span> <span class="n">LED_GREEN4</span> <span class="o">=</span> <span class="n">counter</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">CLK</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">RESET</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">RESET</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> 
        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">else</span>
        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div><p>I added another signal in the sensitivity list which is triggered when it transitions from high to low (1 to 0). Because there are multiple triggering signals the code needs to be modified to clarify which ones affect which part of the block. I do this using a regular if/else construct while trying to make sure I don&rsquo;t left out any possible case/combination of triggering values. You can read this as &ldquo;If reset is active then set counter to 0. If reset is not active then it must be the clock and counter increments&rdquo;.</p>
<p>Here is the testbench to go with it:</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">test</span><span class="p">;</span>

<span class="kt">reg</span> <span class="n">clk</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">led1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">led2</span><span class="p">;</span>

    <span class="k">initial</span>
        <span class="k">begin</span>
            <span class="n">$dumpfile</span><span class="p">(</span><span class="s">&#34;complete.vcd&#34;</span><span class="p">);</span>
            <span class="n">$dumpvars</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span> <span class="n">test</span><span class="p">);</span>
            <span class="p">#</span><span class="mh">2</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="p">#</span><span class="mh">4</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
            <span class="p">#</span><span class="mh">1000</span> <span class="nb">$finish</span><span class="p">;</span>
        <span class="k">end</span>
    
    <span class="k">always</span> <span class="p">#</span><span class="mh">1</span> <span class="n">clk</span> <span class="o">=</span> <span class="o">!</span><span class="n">clk</span><span class="p">;</span>

    <span class="n">counter</span> <span class="n">cnt</span> <span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">led1</span><span class="p">,</span> <span class="n">led2</span><span class="p">);</span>

<span class="k">endmodule</span>
</code></pre></div><p>In this testbench I set up the initial value of reset to 1 and then I toggle it to 0 and back to 1. As you can see until that point counter has an unknown value but after reset goes back to 1 counter starts at 0 and increments every clock.</p>
<p><img src="/img/02_gtkwave_with_reset.png" alt="GtkWave showing a counter initial result"></p>
<p>Pretty good, exactly what I expected. Here is how the LEDs get assigned and as expected one pulses much faster than the other one:</p>
<p><img src="/img/02_gtkwave_leds_values.png" alt="GtkWave showing a counter initial result"></p>
<p>TO BE CONTINUED</p>
<!-- raw HTML omitted -->
<!-- raw HTML omitted -->

  </div>

  <footer class="article-footer">
  <br />
  <section class="author">
  <div class="authorimage box" style="background: url(/img/io.jpg)"></div>
  <div class="authorinfo box">
    <p class="bio">
    Playing around with electronics in my spare time.<br/>
    Opinions are my own and not the views of my employer.<br/>
    Use this website AT YOUR OWN DISCRETION AND RISK, you will be solely responsible for any harm, loss or damage that you suffer as a result.<br/>
    </p>
  </div>
</section>

  </footer>

  
  
  <div id="disqus_thread"></div>
  <script type="text/javascript">
    var disqus_shortname  = 'z80-ro';
    var disqus_identifier = '983b67fa4748c6711fc1b9f6bb840da4';
    (function() {
      var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
      dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
      (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
    })();
  </script>


  

</article>
          </div>
        </div>
      </div>
        <footer class="site-footer">
          <div class="container">
            <div class="footer cntr column ">
              <section class="small-font">
              
              <a href="https://github.com/z80-ro"><span class="icon icon--github">
<svg width="24" height="24" viewBox="0 0 1024 1024" fill="none" xmlns="http://www.w3.org/2000/svg">
<path fill-rule="evenodd" clip-rule="evenodd" d="M8 0C3.58 0 0 3.58 0 8C0 11.54 2.29 14.53 5.47 15.59C5.87 15.66 6.02 15.42 6.02 15.21C6.02 15.02 6.01 14.39 6.01 13.72C4 14.09 3.48 13.23 3.32 12.78C3.23 12.55 2.84 11.84 2.5 11.65C2.22 11.5 1.82 11.13 2.49 11.12C3.12 11.11 3.57 11.7 3.72 11.94C4.44 13.15 5.59 12.81 6.05 12.6C6.12 12.08 6.33 11.73 6.56 11.53C4.78 11.33 2.92 10.64 2.92 7.58C2.92 6.71 3.23 5.99 3.74 5.43C3.66 5.23 3.38 4.41 3.82 3.31C3.82 3.31 4.49 3.1 6.02 4.13C6.66 3.95 7.34 3.86 8.02 3.86C8.7 3.86 9.38 3.95 10.02 4.13C11.55 3.09 12.22 3.31 12.22 3.31C12.66 4.41 12.38 5.23 12.3 5.43C12.81 5.99 13.12 6.7 13.12 7.58C13.12 10.65 11.25 11.33 9.47 11.53C9.76 11.78 10.01 12.26 10.01 13.01C10.01 14.08 10 14.94 10 15.21C10 15.42 10.15 15.67 10.55 15.59C13.71 14.53 16 11.53 16 8C16 3.58 12.42 0 8 0Z" transform="scale(64)" fill="#5B5F63"/>
</svg>
</span></a>

              
              
              <a href="https://twitter.com/Z80Ro"><span class="icon icon--twitter">
<svg width="24px" height="24px" id="Logo_FIXED" data-name="Logo â€” FIXED" xmlns="http://www.w3.org/2000/svg" viewBox="80 80 250 250"><defs><style>.cls-1{fill:none;}.cls-2{fill:#1da1f2;}</style></defs><title>Twitter_Logo_Blue</title><rect class="cls-1" width="400" height="400"/><path class="cls-2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span></a>

              
              
              
              <a href="https://youtube.com/channel/UCp80hNaSqPz_hkw4wnYRV_w"><span class="icon icon--github">
<svg version="1.1" width="24px" height="24px" id="Layer_1" xmlns="http://www.w3.org/2000/svg" x="0" y="0" viewBox="0 0 125 80" xml:space="preserve"><style>.st2{fill:#282828}</style><path d="M118.9 13.3c-1.4-5.2-5.5-9.3-10.7-10.7C98.7 0 60.7 0 60.7 0s-38 0-47.5 2.5C8.1 3.9 3.9 8.1 2.5 13.3 0 22.8 0 42.5 0 42.5s0 19.8 2.5 29.2C3.9 76.9 8 81 13.2 82.4 22.8 85 60.7 85 60.7 85s38 0 47.5-2.5c5.2-1.4 9.3-5.5 10.7-10.7 2.5-9.5 2.5-29.2 2.5-29.2s.1-19.8-2.5-29.3z" fill="red"/><path fill="#fff" d="M48.6 60.7l31.6-18.2-31.6-18.2z"/><g><path class="st2" d="M176.3 77.4c-2.4-1.6-4.1-4.1-5.1-7.6-1-3.4-1.5-8-1.5-13.6v-7.7c0-5.7.6-10.3 1.7-13.8 1.2-3.5 3-6 5.4-7.6 2.5-1.6 5.7-2.4 9.7-2.4 3.9 0 7.1.8 9.5 2.4 2.4 1.6 4.1 4.2 5.2 7.6 1.1 3.4 1.7 8 1.7 13.8v7.7c0 5.7-.5 10.2-1.6 13.7-1.1 3.4-2.8 6-5.2 7.6-2.4 1.6-5.7 2.4-9.8 2.4-4.2-.1-7.6-.9-10-2.5zm13.5-8.4c.7-1.7 1-4.6 1-8.5V43.9c0-3.8-.3-6.6-1-8.4-.7-1.8-1.8-2.6-3.5-2.6-1.6 0-2.8.9-3.4 2.6-.7 1.8-1 4.6-1 8.4v16.6c0 3.9.3 6.8 1 8.5.6 1.7 1.8 2.6 3.5 2.6 1.6 0 2.7-.8 3.4-2.6zM360.9 56.3V59c0 3.4.1 6 .3 7.7.2 1.7.6 3 1.3 3.7.6.8 1.6 1.2 3 1.2 1.8 0 3-.7 3.7-2.1.7-1.4 1-3.7 1.1-7l10.3.6c.1.5.1 1.1.1 1.9 0 4.9-1.3 8.6-4 11s-6.5 3.6-11.4 3.6c-5.9 0-10-1.9-12.4-5.6-2.4-3.7-3.6-9.4-3.6-17.2v-9.3c0-8 1.2-13.8 3.7-17.5 2.5-3.7 6.7-5.5 12.6-5.5 4.1 0 7.3.8 9.5 2.3 2.2 1.5 3.7 3.9 4.6 7 .9 3.2 1.3 7.6 1.3 13.2v9.1h-20.1zm1.5-22.4c-.6.8-1 2-1.2 3.7-.2 1.7-.3 4.3-.3 7.8v3.8h8.8v-3.8c0-3.4-.1-6-.3-7.8-.2-1.8-.7-3-1.3-3.7-.6-.7-1.6-1.1-2.8-1.1-1.4-.1-2.3.3-2.9 1.1zM147.1 55.3L133.5 6h11.9l4.8 22.3c1.2 5.5 2.1 10.2 2.7 14.1h.3c.4-2.8 1.3-7.4 2.7-14l5-22.4h11.9L159 55.3v23.6h-11.8V55.3zM241.6 25.7V79h-9.4l-1-6.5h-.3c-2.5 4.9-6.4 7.4-11.5 7.4-3.5 0-6.1-1.2-7.8-3.5-1.7-2.3-2.5-5.9-2.5-10.9V25.7h12v39.1c0 2.4.3 4.1.8 5.1s1.4 1.5 2.6 1.5c1 0 2-.3 3-1 1-.6 1.7-1.4 2.1-2.4V25.7h12zM303.1 25.7V79h-9.4l-1-6.5h-.3c-2.5 4.9-6.4 7.4-11.5 7.4-3.5 0-6.1-1.2-7.8-3.5-1.7-2.3-2.5-5.9-2.5-10.9V25.7h12v39.1c0 2.4.3 4.1.8 5.1s1.4 1.5 2.6 1.5c1 0 2-.3 3-1 1-.6 1.7-1.4 2.1-2.4V25.7h12z"/><path class="st2" d="M274.2 15.7h-11.9v63.2h-11.7V15.7h-11.9V6h35.5v9.7zM342.8 34.2c-.7-3.4-1.9-5.8-3.5-7.3s-3.9-2.3-6.7-2.3c-2.2 0-4.3.6-6.2 1.9-1.9 1.2-3.4 2.9-4.4 4.9h-.1V3.3h-11.6v75.6h9.9l1.2-5h.3c.9 1.8 2.3 3.2 4.2 4.3 1.9 1 3.9 1.6 6.2 1.6 4.1 0 7-1.9 8.9-5.6 1.9-3.7 2.9-9.6 2.9-17.5v-8.4c-.1-6.1-.4-10.8-1.1-14.1zm-11 21.7c0 3.9-.2 6.9-.5 9.1-.3 2.2-.9 3.8-1.6 4.7-.8.9-1.8 1.4-3 1.4-1 0-1.9-.2-2.7-.7-.8-.5-1.5-1.2-2-2.1V38.1c.4-1.4 1.1-2.6 2.1-3.6 1-.9 2.1-1.4 3.2-1.4 1.2 0 2.2.5 2.8 1.4.7 1 1.1 2.6 1.4 4.8.3 2.3.4 5.5.4 9.6v7z"/></g></svg>
</span></a>

              
              
              <a href="/sitemap.xml"><span class="icon icon--github">
<svg xmlns="http://www.w3.org/2000/svg" version="1.1" width="24px" height="24px" id="RSSicon" viewBox="0 0 256 256">
<defs>
<linearGradient x1="0.085" y1="0.085" x2="0.915" y2="0.915" id="RSSg">
<stop  offset="0.0" stop-color="#E3702D"/><stop  offset="0.1071" stop-color="#EA7D31"/>
<stop  offset="0.3503" stop-color="#F69537"/><stop  offset="0.5" stop-color="#FB9E3A"/>
<stop  offset="0.7016" stop-color="#EA7C31"/><stop  offset="0.8866" stop-color="#DE642B"/>
<stop  offset="1.0" stop-color="#D95B29"/>
</linearGradient>
</defs>
<rect width="256" height="256" rx="55" ry="55" x="0"  y="0"  fill="#CC5D15"/>
<rect width="246" height="246" rx="50" ry="50" x="5"  y="5"  fill="#F49C52"/>
<rect width="236" height="236" rx="47" ry="47" x="10" y="10" fill="url(#RSSg)"/>
<circle cx="68" cy="189" r="24" fill="#FFF"/>
<path d="M160 213h-34a82 82 0 0 0 -82 -82v-34a116 116 0 0 1 116 116z" fill="#FFF"/>
<path d="M184 213A140 140 0 0 0 44 73 V 38a175 175 0 0 1 175 175z" fill="#FFF"/>
</svg>
</span></a>

              </section>
            </div>
          </div>
        </footer>
    </div>
  </body>
</html>



