<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign2.v.html" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign2.v</a>


%Warning-LITENDIAN: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign2.v.html#l-4" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign2.v:4</a>: Little bit endian vector: MSB &lt; LSB of bit range: 1:16
%Warning-LITENDIAN: Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign2.v.html#l-5" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign2.v:5</a>: Little bit endian vector: MSB &lt; LSB of bit range: 1:16
%Warning-LITENDIAN: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign2.v.html#l-7" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign2.v:7</a>: Little bit endian vector: MSB &lt; LSB of bit range: 1:2
%Warning-LITENDIAN: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign2.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign2.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: 1:16


</pre>