

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_2'
================================================================
* Date:           Sun Feb  2 15:39:45 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.113 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_53_val"   --->   Operation 4 'read' 'weights_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_52_val"   --->   Operation 5 'read' 'weights_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_51_val"   --->   Operation 6 'read' 'weights_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_50_val"   --->   Operation 7 'read' 'weights_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_49_val"   --->   Operation 8 'read' 'weights_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_48_val"   --->   Operation 9 'read' 'weights_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_47_val"   --->   Operation 10 'read' 'weights_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_46_val"   --->   Operation 11 'read' 'weights_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_45_val"   --->   Operation 12 'read' 'weights_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_44_val"   --->   Operation 13 'read' 'weights_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_43_val"   --->   Operation 14 'read' 'weights_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_42_val"   --->   Operation 15 'read' 'weights_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_41_val"   --->   Operation 16 'read' 'weights_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_40_val"   --->   Operation 17 'read' 'weights_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_39_val"   --->   Operation 18 'read' 'weights_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_38_val"   --->   Operation 19 'read' 'weights_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_37_val"   --->   Operation 20 'read' 'weights_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_36_val"   --->   Operation 21 'read' 'weights_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val"   --->   Operation 22 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val"   --->   Operation 23 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val"   --->   Operation 24 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val"   --->   Operation 25 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val"   --->   Operation 26 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val"   --->   Operation 27 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val"   --->   Operation 28 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val"   --->   Operation 29 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val"   --->   Operation 30 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.55ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i5, i5 18, i16 %data_18_val_read, i5 19, i16 %data_19_val_read, i5 20, i16 %data_20_val_read, i5 21, i16 %data_21_val_read, i5 22, i16 %data_22_val_read, i5 23, i16 %data_23_val_read, i5 24, i16 %data_24_val_read, i16 0, i5 %idx_read"   --->   Operation 31 'sparsemux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 32 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_36_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_9174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp_9174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_9175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp_9175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_626)   --->   "%tmp_9176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_9176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_9174, i1 %icmp_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_9175" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9177 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitselect' 'tmp_9177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_626)   --->   "%xor_ln42 = xor i1 %tmp_9177, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_626 = and i1 %tmp_9176, i1 %xor_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_626' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_356 = icmp_eq  i5 %tmp_8, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_356' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_357 = icmp_eq  i6 %tmp_s, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_357' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_358 = icmp_eq  i6 %tmp_s, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_358' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_86 = sext i16 %weights_37_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_86 = mul i32 %conv_i_i, i32 %sext_ln73_86" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_9179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_86, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_9180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_9180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_9181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_9181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_103 = trunc i32 %mul_ln73_86" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln42_359 = icmp_ne  i9 %trunc_ln42_103, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_359' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_633)   --->   "%tmp_9182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_9182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%or_ln42_268 = or i1 %tmp_9180, i1 %icmp_ln42_359" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%and_ln42_632 = and i1 %or_ln42_268, i1 %tmp_9181" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%zext_ln42_86 = zext i1 %and_ln42_632" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_86 = add i16 %trunc_ln42_s, i16 %zext_ln42_86" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_86, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_9183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_633)   --->   "%xor_ln42_359 = xor i1 %tmp_9183, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_633 = and i1 %tmp_9182, i1 %xor_ln42_359" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_633' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3571 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_86, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_3571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_360 = icmp_eq  i5 %tmp_3571, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_360' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3572 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_86, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_3572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_361 = icmp_eq  i6 %tmp_3572, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_362 = icmp_eq  i6 %tmp_3572, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_362' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_87 = sext i16 %weights_38_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln73_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln73_87 = mul i32 %conv_i_i, i32 %sext_ln73_87" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln73_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitselect' 'tmp_9185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%trunc_ln42_81 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_87, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_9186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_9186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_9187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_9187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_104 = trunc i32 %mul_ln73_87" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'trunc' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%icmp_ln42_363 = icmp_ne  i9 %trunc_ln42_104, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_363' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_640)   --->   "%tmp_9188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_9188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%or_ln42_271 = or i1 %tmp_9186, i1 %icmp_ln42_363" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'or' 'or_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%and_ln42_639 = and i1 %or_ln42_271, i1 %tmp_9187" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%zext_ln42_87 = zext i1 %and_ln42_639" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_87 = add i16 %trunc_ln42_81, i16 %zext_ln42_87" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'add' 'add_ln42_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9189 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_87, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitselect' 'tmp_9189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_640)   --->   "%xor_ln42_363 = xor i1 %tmp_9189, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_640 = and i1 %tmp_9188, i1 %xor_ln42_363" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'and' 'and_ln42_640' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3573 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_87, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_3573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln42_364 = icmp_eq  i5 %tmp_3573, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'icmp' 'icmp_ln42_364' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3574 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_87, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'tmp_3574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln42_365 = icmp_eq  i6 %tmp_3574, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'icmp' 'icmp_ln42_365' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_366 = icmp_eq  i6 %tmp_3574, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_366' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln73_88 = sext i16 %weights_39_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'sext' 'sext_ln73_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln73_88 = mul i32 %conv_i_i, i32 %sext_ln73_88" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'mul' 'mul_ln73_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_9191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%trunc_ln42_82 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_88, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_9192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_9192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_9193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_9193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln42_105 = trunc i32 %mul_ln73_88" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'trunc' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.71ns)   --->   "%icmp_ln42_367 = icmp_ne  i9 %trunc_ln42_105, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'icmp' 'icmp_ln42_367' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_647)   --->   "%tmp_9194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_9194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%or_ln42_274 = or i1 %tmp_9192, i1 %icmp_ln42_367" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%and_ln42_646 = and i1 %or_ln42_274, i1 %tmp_9193" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'and' 'and_ln42_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%zext_ln42_88 = zext i1 %and_ln42_646" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_88 = add i16 %trunc_ln42_82, i16 %zext_ln42_88" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'add' 'add_ln42_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_88, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_9195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_647)   --->   "%xor_ln42_367 = xor i1 %tmp_9195, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'xor' 'xor_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_647 = and i1 %tmp_9194, i1 %xor_ln42_367" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_647' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3575 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_88, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_3575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_368 = icmp_eq  i5 %tmp_3575, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_368' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3576 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_88, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'tmp_3576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_369 = icmp_eq  i6 %tmp_3576, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_370 = icmp_eq  i6 %tmp_3576, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_370' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln73_89 = sext i16 %weights_40_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'sext_ln73_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln73_89 = mul i32 %conv_i_i, i32 %sext_ln73_89" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'mul_ln73_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_9197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%trunc_ln42_83 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_89, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_9198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_9198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_9199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_9199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln42_106 = trunc i32 %mul_ln73_89" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'trunc' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.71ns)   --->   "%icmp_ln42_371 = icmp_ne  i9 %trunc_ln42_106, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'icmp' 'icmp_ln42_371' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_654)   --->   "%tmp_9200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_9200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%or_ln42_277 = or i1 %tmp_9198, i1 %icmp_ln42_371" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%and_ln42_653 = and i1 %or_ln42_277, i1 %tmp_9199" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'and' 'and_ln42_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%zext_ln42_89 = zext i1 %and_ln42_653" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_89 = add i16 %trunc_ln42_83, i16 %zext_ln42_89" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'add' 'add_ln42_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_9201 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_89, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_9201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_654)   --->   "%xor_ln42_371 = xor i1 %tmp_9201, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'xor' 'xor_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_654 = and i1 %tmp_9200, i1 %xor_ln42_371" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'and' 'and_ln42_654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3577 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_89, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'tmp_3577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln42_372 = icmp_eq  i5 %tmp_3577, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'icmp' 'icmp_ln42_372' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3578 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_89, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'tmp_3578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln42_373 = icmp_eq  i6 %tmp_3578, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_374 = icmp_eq  i6 %tmp_3578, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_374' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_90 = sext i16 %weights_41_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_90 = mul i32 %conv_i_i, i32 %sext_ln73_90" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_9203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_9203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%trunc_ln42_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_90, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_9204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_9204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_9205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_9205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_107 = trunc i32 %mul_ln73_90" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%icmp_ln42_375 = icmp_ne  i9 %trunc_ln42_107, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_375' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_661)   --->   "%tmp_9206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_9206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%or_ln42_280 = or i1 %tmp_9204, i1 %icmp_ln42_375" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%and_ln42_660 = and i1 %or_ln42_280, i1 %tmp_9205" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%zext_ln42_90 = zext i1 %and_ln42_660" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_90 = add i16 %trunc_ln42_84, i16 %zext_ln42_90" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9207 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_90, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_9207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_661)   --->   "%xor_ln42_375 = xor i1 %tmp_9207, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_661 = and i1 %tmp_9206, i1 %xor_ln42_375" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_661' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3579 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_90, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_3579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln42_376 = icmp_eq  i5 %tmp_3579, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3580 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_90, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_3580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_377 = icmp_eq  i6 %tmp_3580, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_378 = icmp_eq  i6 %tmp_3580, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_378' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.55ns)   --->   "%a_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i5, i5 18, i16 %data_19_val_read, i5 19, i16 %data_20_val_read, i5 20, i16 %data_21_val_read, i5 21, i16 %data_22_val_read, i5 22, i16 %data_23_val_read, i5 23, i16 %data_24_val_read, i5 24, i16 %data_25_val_read, i16 0, i5 %idx_read"   --->   Operation 159 'sparsemux' 'a_11' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_11"   --->   Operation 160 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_91 = sext i16 %weights_42_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln73_91 = mul i32 %conv_i_i_1, i32 %sext_ln73_91" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'mul' 'mul_ln73_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_9209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%trunc_ln42_85 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_91, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_9210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_9210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_9211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_9211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln42_108 = trunc i32 %mul_ln73_91" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'trunc' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln42_379 = icmp_ne  i9 %trunc_ln42_108, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'icmp' 'icmp_ln42_379' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_668)   --->   "%tmp_9212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_9212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%or_ln42_283 = or i1 %tmp_9210, i1 %icmp_ln42_379" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%and_ln42_667 = and i1 %or_ln42_283, i1 %tmp_9211" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%zext_ln42_91 = zext i1 %and_ln42_667" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_91 = add i16 %trunc_ln42_85, i16 %zext_ln42_91" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'add_ln42_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_9213 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_91, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_9213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_668)   --->   "%xor_ln42_379 = xor i1 %tmp_9213, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'xor' 'xor_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_668 = and i1 %tmp_9212, i1 %xor_ln42_379" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_668' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3581 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_91, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_3581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_380 = icmp_eq  i5 %tmp_3581, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_380' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3582 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_91, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'tmp_3582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln42_381 = icmp_eq  i6 %tmp_3582, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'icmp' 'icmp_ln42_381' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln42_382 = icmp_eq  i6 %tmp_3582, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_382' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln73_92 = sext i16 %weights_43_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'sext' 'sext_ln73_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%mul_ln73_92 = mul i32 %conv_i_i_1, i32 %sext_ln73_92" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'mul' 'mul_ln73_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_9215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_9215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%trunc_ln42_86 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_92, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_9216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_9216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_9217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_9217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln42_109 = trunc i32 %mul_ln73_92" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'trunc' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.71ns)   --->   "%icmp_ln42_383 = icmp_ne  i9 %trunc_ln42_109, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'icmp' 'icmp_ln42_383' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_675)   --->   "%tmp_9218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_9218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%or_ln42_286 = or i1 %tmp_9216, i1 %icmp_ln42_383" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%and_ln42_674 = and i1 %or_ln42_286, i1 %tmp_9217" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%zext_ln42_92 = zext i1 %and_ln42_674" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_92 = add i16 %trunc_ln42_86, i16 %zext_ln42_92" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'add' 'add_ln42_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_9219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_92, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_9219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_675)   --->   "%xor_ln42_383 = xor i1 %tmp_9219, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_675 = and i1 %tmp_9218, i1 %xor_ln42_383" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_675' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3583 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_92, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'tmp_3583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln42_384 = icmp_eq  i5 %tmp_3583, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'icmp' 'icmp_ln42_384' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3584 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_92, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'partselect' 'tmp_3584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln42_385 = icmp_eq  i6 %tmp_3584, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'icmp' 'icmp_ln42_385' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln42_386 = icmp_eq  i6 %tmp_3584, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'icmp' 'icmp_ln42_386' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln73_93 = sext i16 %weights_44_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'sext' 'sext_ln73_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln73_93 = mul i32 %conv_i_i_1, i32 %sext_ln73_93" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'mul' 'mul_ln73_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_9221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_9221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%trunc_ln42_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_93, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%tmp_9222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_9222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%tmp_9223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_9223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42_110 = trunc i32 %mul_ln73_93" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'trunc' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln42_387 = icmp_ne  i9 %trunc_ln42_110, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_387' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_682)   --->   "%tmp_9224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'bitselect' 'tmp_9224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%or_ln42_289 = or i1 %tmp_9222, i1 %icmp_ln42_387" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%and_ln42_681 = and i1 %or_ln42_289, i1 %tmp_9223" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'and' 'and_ln42_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%zext_ln42_93 = zext i1 %and_ln42_681" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_93 = add i16 %trunc_ln42_87, i16 %zext_ln42_93" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'add' 'add_ln42_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_9225 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_93, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_9225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_682)   --->   "%xor_ln42_387 = xor i1 %tmp_9225, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_682 = and i1 %tmp_9224, i1 %xor_ln42_387" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_682' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3585 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_93, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'partselect' 'tmp_3585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_388 = icmp_eq  i5 %tmp_3585, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_388' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3586 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_93, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'tmp_3586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_389 = icmp_eq  i6 %tmp_3586, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln42_390 = icmp_eq  i6 %tmp_3586, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'icmp' 'icmp_ln42_390' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln73_94 = sext i16 %weights_45_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'sext' 'sext_ln73_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%mul_ln73_94 = mul i32 %conv_i_i_1, i32 %sext_ln73_94" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'mul' 'mul_ln73_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_9227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_9227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%trunc_ln42_88 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_94, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'partselect' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%tmp_9228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_9228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%tmp_9229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_9229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln42_111 = trunc i32 %mul_ln73_94" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'trunc' 'trunc_ln42_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.71ns)   --->   "%icmp_ln42_391 = icmp_ne  i9 %trunc_ln42_111, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'icmp' 'icmp_ln42_391' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_689)   --->   "%tmp_9230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_9230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%or_ln42_292 = or i1 %tmp_9228, i1 %icmp_ln42_391" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%and_ln42_688 = and i1 %or_ln42_292, i1 %tmp_9229" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%zext_ln42_94 = zext i1 %and_ln42_688" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'zext' 'zext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_94 = add i16 %trunc_ln42_88, i16 %zext_ln42_94" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'add' 'add_ln42_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_9231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_94, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_9231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_689)   --->   "%xor_ln42_391 = xor i1 %tmp_9231, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_689 = and i1 %tmp_9230, i1 %xor_ln42_391" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_689' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3587 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_94, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'tmp_3587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln42_392 = icmp_eq  i5 %tmp_3587, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'icmp' 'icmp_ln42_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3588 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_94, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'partselect' 'tmp_3588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_393 = icmp_eq  i6 %tmp_3588, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_393' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln42_394 = icmp_eq  i6 %tmp_3588, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_394' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln73_95 = sext i16 %weights_46_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'sext' 'sext_ln73_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln73_95 = mul i32 %conv_i_i_1, i32 %sext_ln73_95" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'mul' 'mul_ln73_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_9233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%trunc_ln42_89 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_95, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%tmp_9234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_9234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%tmp_9235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'bitselect' 'tmp_9235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_112 = trunc i32 %mul_ln73_95" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'trunc' 'trunc_ln42_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%icmp_ln42_395 = icmp_ne  i9 %trunc_ln42_112, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_395' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_696)   --->   "%tmp_9236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_9236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%or_ln42_295 = or i1 %tmp_9234, i1 %icmp_ln42_395" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%and_ln42_695 = and i1 %or_ln42_295, i1 %tmp_9235" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%zext_ln42_95 = zext i1 %and_ln42_695" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_95 = add i16 %trunc_ln42_89, i16 %zext_ln42_95" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'add' 'add_ln42_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_9237 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_95, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_9237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_696)   --->   "%xor_ln42_395 = xor i1 %tmp_9237, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_696 = and i1 %tmp_9236, i1 %xor_ln42_395" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_696' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3589 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_95, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'tmp_3589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln42_396 = icmp_eq  i5 %tmp_3589, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'icmp' 'icmp_ln42_396' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_3590 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_95, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'partselect' 'tmp_3590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln42_397 = icmp_eq  i6 %tmp_3590, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'icmp' 'icmp_ln42_397' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_398 = icmp_eq  i6 %tmp_3590, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_398' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_96 = sext i16 %weights_47_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln73_96 = mul i32 %conv_i_i_1, i32 %sext_ln73_96" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_9239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_9239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%trunc_ln42_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_96, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%tmp_9240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_9240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%tmp_9241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_9241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_113 = trunc i32 %mul_ln73_96" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln42_399 = icmp_ne  i9 %trunc_ln42_113, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_399' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_703)   --->   "%tmp_9242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_9242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%or_ln42_298 = or i1 %tmp_9240, i1 %icmp_ln42_399" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%and_ln42_702 = and i1 %or_ln42_298, i1 %tmp_9241" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%zext_ln42_96 = zext i1 %and_ln42_702" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_96 = add i16 %trunc_ln42_90, i16 %zext_ln42_96" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_9243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_96, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_9243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_703)   --->   "%xor_ln42_399 = xor i1 %tmp_9243, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_703 = and i1 %tmp_9242, i1 %xor_ln42_399" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_703' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3591 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_96, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_3591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_400 = icmp_eq  i5 %tmp_3591, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_400' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3592 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_96, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_3592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_401 = icmp_eq  i6 %tmp_3592, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_402 = icmp_eq  i6 %tmp_3592, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_402' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.55ns)   --->   "%a_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i5, i5 18, i16 %data_20_val_read, i5 19, i16 %data_21_val_read, i5 20, i16 %data_22_val_read, i5 21, i16 %data_23_val_read, i5 22, i16 %data_24_val_read, i5 23, i16 %data_25_val_read, i5 24, i16 %data_26_val_read, i16 0, i5 %idx_read"   --->   Operation 287 'sparsemux' 'a_12' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_12"   --->   Operation 288 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln73_97 = sext i16 %weights_48_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sext' 'sext_ln73_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln73_97 = mul i32 %conv_i_i_2, i32 %sext_ln73_97" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_9245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_9245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%trunc_ln42_91 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_97, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%tmp_9246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_9246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%tmp_9247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_9247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_114 = trunc i32 %mul_ln73_97" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln42_403 = icmp_ne  i9 %trunc_ln42_114, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_403' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_710)   --->   "%tmp_9248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_9248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%or_ln42_301 = or i1 %tmp_9246, i1 %icmp_ln42_403" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'or' 'or_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%and_ln42_709 = and i1 %or_ln42_301, i1 %tmp_9247" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%zext_ln42_97 = zext i1 %and_ln42_709" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_97 = add i16 %trunc_ln42_91, i16 %zext_ln42_97" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln42_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_9249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_97, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_9249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_710)   --->   "%xor_ln42_403 = xor i1 %tmp_9249, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_710 = and i1 %tmp_9248, i1 %xor_ln42_403" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'and' 'and_ln42_710' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3593 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_97, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_3593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_404 = icmp_eq  i5 %tmp_3593, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_404' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3594 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_97, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_3594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln42_405 = icmp_eq  i6 %tmp_3594, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln42_406 = icmp_eq  i6 %tmp_3594, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_406' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_98 = sext i16 %weights_49_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_98 = mul i32 %conv_i_i_2, i32 %sext_ln73_98" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_9251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_9251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%trunc_ln42_92 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_98, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%tmp_9252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_9252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%tmp_9253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_9253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_115 = trunc i32 %mul_ln73_98" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln42_407 = icmp_ne  i9 %trunc_ln42_115, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_407' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_717)   --->   "%tmp_9254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_9254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%or_ln42_304 = or i1 %tmp_9252, i1 %icmp_ln42_407" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%and_ln42_716 = and i1 %or_ln42_304, i1 %tmp_9253" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%zext_ln42_98 = zext i1 %and_ln42_716" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_98 = add i16 %trunc_ln42_92, i16 %zext_ln42_98" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_9255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_98, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_9255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_717)   --->   "%xor_ln42_407 = xor i1 %tmp_9255, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_717 = and i1 %tmp_9254, i1 %xor_ln42_407" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_717' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_3595 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_98, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'partselect' 'tmp_3595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln42_408 = icmp_eq  i5 %tmp_3595, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'icmp' 'icmp_ln42_408' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_3596 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_98, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_3596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_409 = icmp_eq  i6 %tmp_3596, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_409' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln42_410 = icmp_eq  i6 %tmp_3596, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'icmp' 'icmp_ln42_410' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_99 = sext i16 %weights_50_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln73_99 = mul i32 %conv_i_i_2, i32 %sext_ln73_99" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'mul' 'mul_ln73_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_9257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_9257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%trunc_ln42_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_99, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'partselect' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%tmp_9258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_9258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%tmp_9259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_9259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_116 = trunc i32 %mul_ln73_99" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'trunc' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.71ns)   --->   "%icmp_ln42_411 = icmp_ne  i9 %trunc_ln42_116, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'icmp' 'icmp_ln42_411' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_724)   --->   "%tmp_9260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_9260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%or_ln42_307 = or i1 %tmp_9258, i1 %icmp_ln42_411" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%and_ln42_723 = and i1 %or_ln42_307, i1 %tmp_9259" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%zext_ln42_99 = zext i1 %and_ln42_723" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_99 = add i16 %trunc_ln42_93, i16 %zext_ln42_99" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'add_ln42_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_9261 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_99, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_9261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_724)   --->   "%xor_ln42_411 = xor i1 %tmp_9261, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_724 = and i1 %tmp_9260, i1 %xor_ln42_411" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_724' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3597 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_99, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_3597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_412 = icmp_eq  i5 %tmp_3597, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_412' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_3598 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_99, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'partselect' 'tmp_3598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_413 = icmp_eq  i6 %tmp_3598, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_413' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln42_414 = icmp_eq  i6 %tmp_3598, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'icmp' 'icmp_ln42_414' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln73_100 = sext i16 %weights_51_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'sext' 'sext_ln73_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln73_100 = mul i32 %conv_i_i_2, i32 %sext_ln73_100" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'mul' 'mul_ln73_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_9263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_9263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%trunc_ln42_94 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_100, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'partselect' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%tmp_9264 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_9264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%tmp_9265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_9265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_117 = trunc i32 %mul_ln73_100" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'trunc' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.71ns)   --->   "%icmp_ln42_415 = icmp_ne  i9 %trunc_ln42_117, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'icmp' 'icmp_ln42_415' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_731)   --->   "%tmp_9266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'bitselect' 'tmp_9266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%or_ln42_310 = or i1 %tmp_9264, i1 %icmp_ln42_415" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%and_ln42_730 = and i1 %or_ln42_310, i1 %tmp_9265" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'and' 'and_ln42_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%zext_ln42_100 = zext i1 %and_ln42_730" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_100 = add i16 %trunc_ln42_94, i16 %zext_ln42_100" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'add' 'add_ln42_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_9267 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_100, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'bitselect' 'tmp_9267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_731)   --->   "%xor_ln42_415 = xor i1 %tmp_9267, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_731 = and i1 %tmp_9266, i1 %xor_ln42_415" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_3599 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_100, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_3599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_416 = icmp_eq  i5 %tmp_3599, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_416' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3600 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_100, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'tmp_3600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_417 = icmp_eq  i6 %tmp_3600, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_417' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_418 = icmp_eq  i6 %tmp_3600, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_418' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73_101 = sext i16 %weights_52_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln73_101 = mul i32 %conv_i_i_2, i32 %sext_ln73_101" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'mul' 'mul_ln73_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_9269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_9269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%trunc_ln42_95 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_101, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'partselect' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%tmp_9270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_9270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%tmp_9271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_9271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln42_118 = trunc i32 %mul_ln73_101" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'trunc' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.71ns)   --->   "%icmp_ln42_419 = icmp_ne  i9 %trunc_ln42_118, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'icmp' 'icmp_ln42_419' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_738)   --->   "%tmp_9272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_9272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%or_ln42_313 = or i1 %tmp_9270, i1 %icmp_ln42_419" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%and_ln42_737 = and i1 %or_ln42_313, i1 %tmp_9271" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%zext_ln42_101 = zext i1 %and_ln42_737" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'zext' 'zext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_101 = add i16 %trunc_ln42_95, i16 %zext_ln42_101" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'add' 'add_ln42_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_9273 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_101, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_9273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_738)   --->   "%xor_ln42_419 = xor i1 %tmp_9273, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_738 = and i1 %tmp_9272, i1 %xor_ln42_419" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_738' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3601 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_101, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'tmp_3601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln42_420 = icmp_eq  i5 %tmp_3601, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'icmp' 'icmp_ln42_420' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_3602 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_101, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'tmp_3602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln42_421 = icmp_eq  i6 %tmp_3602, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'icmp' 'icmp_ln42_421' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln42_422 = icmp_eq  i6 %tmp_3602, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'icmp' 'icmp_ln42_422' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln73_102 = sext i16 %weights_53_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln73_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln73_102 = mul i32 %conv_i_i_2, i32 %sext_ln73_102" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'mul' 'mul_ln73_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_9275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_9275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%trunc_ln42_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_102, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%tmp_9276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_9276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%tmp_9277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'bitselect' 'tmp_9277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln42_119 = trunc i32 %mul_ln73_102" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'trunc' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln42_423 = icmp_ne  i9 %trunc_ln42_119, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_423' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_745)   --->   "%tmp_9278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_9278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%or_ln42_316 = or i1 %tmp_9276, i1 %icmp_ln42_423" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'or' 'or_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%and_ln42_744 = and i1 %or_ln42_316, i1 %tmp_9277" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'and' 'and_ln42_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%zext_ln42_102 = zext i1 %and_ln42_744" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_102 = add i16 %trunc_ln42_96, i16 %zext_ln42_102" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'add' 'add_ln42_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_9279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_102, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_9279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_745)   --->   "%xor_ln42_423 = xor i1 %tmp_9279, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'xor' 'xor_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_745 = and i1 %tmp_9278, i1 %xor_ln42_423" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'and' 'and_ln42_745' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3603 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_102, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'tmp_3603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln42_424 = icmp_eq  i5 %tmp_3603, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'icmp' 'icmp_ln42_424' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_3604 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_102, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'tmp_3604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_425 = icmp_eq  i6 %tmp_3604, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_425' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_426 = icmp_eq  i6 %tmp_3604, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_426' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 415 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 416 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%select_ln42 = select i1 %and_ln42_626, i1 %icmp_ln42_357, i1 %icmp_ln42_358" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_630)   --->   "%tmp_9178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'bitselect' 'tmp_9178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_630)   --->   "%xor_ln42_427 = xor i1 %tmp_9178, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'xor' 'xor_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_630)   --->   "%and_ln42_627 = and i1 %icmp_ln42_356, i1 %xor_ln42_427" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_630)   --->   "%select_ln42_356 = select i1 %and_ln42_626, i1 %and_ln42_627, i1 %icmp_ln42_357" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'select' 'select_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%and_ln42_628 = and i1 %and_ln42_626, i1 %icmp_ln42_357" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%xor_ln42_356 = xor i1 %select_ln42, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'xor' 'xor_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%or_ln42_266 = or i1 %tmp_9177, i1 %xor_ln42_356" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_629)   --->   "%xor_ln42_357 = xor i1 %tmp, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_629 = and i1 %or_ln42_266, i1 %xor_ln42_357" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'and' 'and_ln42_629' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_630 = and i1 %tmp_9177, i1 %select_ln42_356" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_630' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%or_ln42_319 = or i1 %and_ln42_628, i1 %and_ln42_630" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'or' 'or_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%xor_ln42_358 = xor i1 %or_ln42_319, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%and_ln42_631 = and i1 %tmp, i1 %xor_ln42_358" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_358)   --->   "%select_ln42_357 = select i1 %and_ln42_629, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_267 = or i1 %and_ln42_629, i1 %and_ln42_631" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_358 = select i1 %or_ln42_267, i16 %select_ln42_357, i16 %add_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'select' 'select_ln42_358' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%select_ln42_359 = select i1 %and_ln42_633, i1 %icmp_ln42_361, i1 %icmp_ln42_362" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_637)   --->   "%tmp_9184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_86, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_9184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_637)   --->   "%xor_ln42_428 = xor i1 %tmp_9184, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_637)   --->   "%and_ln42_634 = and i1 %icmp_ln42_360, i1 %xor_ln42_428" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_637)   --->   "%select_ln42_360 = select i1 %and_ln42_633, i1 %and_ln42_634, i1 %icmp_ln42_361" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_270)   --->   "%and_ln42_635 = and i1 %and_ln42_633, i1 %icmp_ln42_361" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%xor_ln42_360 = xor i1 %select_ln42_359, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%or_ln42_269 = or i1 %tmp_9183, i1 %xor_ln42_360" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'or' 'or_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_636)   --->   "%xor_ln42_361 = xor i1 %tmp_9179, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'xor' 'xor_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_636 = and i1 %or_ln42_269, i1 %xor_ln42_361" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'and' 'and_ln42_636' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_637 = and i1 %tmp_9183, i1 %select_ln42_360" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_637' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_270)   --->   "%or_ln42_320 = or i1 %and_ln42_635, i1 %and_ln42_637" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_270)   --->   "%xor_ln42_362 = xor i1 %or_ln42_320, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_270)   --->   "%and_ln42_638 = and i1 %tmp_9179, i1 %xor_ln42_362" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_362)   --->   "%select_ln42_361 = select i1 %and_ln42_636, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_270 = or i1 %and_ln42_636, i1 %and_ln42_638" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'or' 'or_ln42_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_362 = select i1 %or_ln42_270, i16 %select_ln42_361, i16 %add_ln42_86" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'select' 'select_ln42_362' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%select_ln42_363 = select i1 %and_ln42_640, i1 %icmp_ln42_365, i1 %icmp_ln42_366" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_644)   --->   "%tmp_9190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_87, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_9190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_644)   --->   "%xor_ln42_429 = xor i1 %tmp_9190, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_644)   --->   "%and_ln42_641 = and i1 %icmp_ln42_364, i1 %xor_ln42_429" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_644)   --->   "%select_ln42_364 = select i1 %and_ln42_640, i1 %and_ln42_641, i1 %icmp_ln42_365" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'select' 'select_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_273)   --->   "%and_ln42_642 = and i1 %and_ln42_640, i1 %icmp_ln42_365" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%xor_ln42_364 = xor i1 %select_ln42_363, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%or_ln42_272 = or i1 %tmp_9189, i1 %xor_ln42_364" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_643)   --->   "%xor_ln42_365 = xor i1 %tmp_9185, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_643 = and i1 %or_ln42_272, i1 %xor_ln42_365" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_643' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_644 = and i1 %tmp_9189, i1 %select_ln42_364" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_644' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_273)   --->   "%or_ln42_321 = or i1 %and_ln42_642, i1 %and_ln42_644" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_273)   --->   "%xor_ln42_366 = xor i1 %or_ln42_321, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'xor' 'xor_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_273)   --->   "%and_ln42_645 = and i1 %tmp_9185, i1 %xor_ln42_366" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_366)   --->   "%select_ln42_365 = select i1 %and_ln42_643, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_273 = or i1 %and_ln42_643, i1 %and_ln42_645" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'or' 'or_ln42_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_366 = select i1 %or_ln42_273, i16 %select_ln42_365, i16 %add_ln42_87" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_366' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%select_ln42_367 = select i1 %and_ln42_647, i1 %icmp_ln42_369, i1 %icmp_ln42_370" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_651)   --->   "%tmp_9196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_88, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_9196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_651)   --->   "%xor_ln42_430 = xor i1 %tmp_9196, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_651)   --->   "%and_ln42_648 = and i1 %icmp_ln42_368, i1 %xor_ln42_430" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_651)   --->   "%select_ln42_368 = select i1 %and_ln42_647, i1 %and_ln42_648, i1 %icmp_ln42_369" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_276)   --->   "%and_ln42_649 = and i1 %and_ln42_647, i1 %icmp_ln42_369" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'and' 'and_ln42_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%xor_ln42_368 = xor i1 %select_ln42_367, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%or_ln42_275 = or i1 %tmp_9195, i1 %xor_ln42_368" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_650)   --->   "%xor_ln42_369 = xor i1 %tmp_9191, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_650 = and i1 %or_ln42_275, i1 %xor_ln42_369" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_650' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_651 = and i1 %tmp_9195, i1 %select_ln42_368" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_651' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_276)   --->   "%or_ln42_322 = or i1 %and_ln42_649, i1 %and_ln42_651" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'or' 'or_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_276)   --->   "%xor_ln42_370 = xor i1 %or_ln42_322, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_276)   --->   "%and_ln42_652 = and i1 %tmp_9191, i1 %xor_ln42_370" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_370)   --->   "%select_ln42_369 = select i1 %and_ln42_650, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_276 = or i1 %and_ln42_650, i1 %and_ln42_652" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'or' 'or_ln42_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_370 = select i1 %or_ln42_276, i16 %select_ln42_369, i16 %add_ln42_88" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_370' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%select_ln42_371 = select i1 %and_ln42_654, i1 %icmp_ln42_373, i1 %icmp_ln42_374" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_658)   --->   "%tmp_9202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_89, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_9202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_658)   --->   "%xor_ln42_431 = xor i1 %tmp_9202, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_658)   --->   "%and_ln42_655 = and i1 %icmp_ln42_372, i1 %xor_ln42_431" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_658)   --->   "%select_ln42_372 = select i1 %and_ln42_654, i1 %and_ln42_655, i1 %icmp_ln42_373" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%and_ln42_656 = and i1 %and_ln42_654, i1 %icmp_ln42_373" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%xor_ln42_372 = xor i1 %select_ln42_371, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%or_ln42_278 = or i1 %tmp_9201, i1 %xor_ln42_372" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_657)   --->   "%xor_ln42_373 = xor i1 %tmp_9197, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_657 = and i1 %or_ln42_278, i1 %xor_ln42_373" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_657' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_658 = and i1 %tmp_9201, i1 %select_ln42_372" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_658' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%or_ln42_323 = or i1 %and_ln42_656, i1 %and_ln42_658" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%xor_ln42_374 = xor i1 %or_ln42_323, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%and_ln42_659 = and i1 %tmp_9197, i1 %xor_ln42_374" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_374)   --->   "%select_ln42_373 = select i1 %and_ln42_657, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_279 = or i1 %and_ln42_657, i1 %and_ln42_659" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_374 = select i1 %or_ln42_279, i16 %select_ln42_373, i16 %add_ln42_89" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_374' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%select_ln42_375 = select i1 %and_ln42_661, i1 %icmp_ln42_377, i1 %icmp_ln42_378" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_665)   --->   "%tmp_9208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_90, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_9208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_665)   --->   "%xor_ln42_432 = xor i1 %tmp_9208, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'xor' 'xor_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_665)   --->   "%and_ln42_662 = and i1 %icmp_ln42_376, i1 %xor_ln42_432" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_665)   --->   "%select_ln42_376 = select i1 %and_ln42_661, i1 %and_ln42_662, i1 %icmp_ln42_377" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_282)   --->   "%and_ln42_663 = and i1 %and_ln42_661, i1 %icmp_ln42_377" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%xor_ln42_376 = xor i1 %select_ln42_375, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%or_ln42_281 = or i1 %tmp_9207, i1 %xor_ln42_376" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'or' 'or_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_664)   --->   "%xor_ln42_377 = xor i1 %tmp_9203, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_664 = and i1 %or_ln42_281, i1 %xor_ln42_377" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_664' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_665 = and i1 %tmp_9207, i1 %select_ln42_376" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'and' 'and_ln42_665' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_282)   --->   "%or_ln42_324 = or i1 %and_ln42_663, i1 %and_ln42_665" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_282)   --->   "%xor_ln42_378 = xor i1 %or_ln42_324, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_282)   --->   "%and_ln42_666 = and i1 %tmp_9203, i1 %xor_ln42_378" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_378)   --->   "%select_ln42_377 = select i1 %and_ln42_664, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'select' 'select_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_282 = or i1 %and_ln42_664, i1 %and_ln42_666" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_378 = select i1 %or_ln42_282, i16 %select_ln42_377, i16 %add_ln42_90" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_378' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%select_ln42_379 = select i1 %and_ln42_668, i1 %icmp_ln42_381, i1 %icmp_ln42_382" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_672)   --->   "%tmp_9214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_91, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_9214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_672)   --->   "%xor_ln42_433 = xor i1 %tmp_9214, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'xor' 'xor_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_672)   --->   "%and_ln42_669 = and i1 %icmp_ln42_380, i1 %xor_ln42_433" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'and' 'and_ln42_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_672)   --->   "%select_ln42_380 = select i1 %and_ln42_668, i1 %and_ln42_669, i1 %icmp_ln42_381" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'select' 'select_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_285)   --->   "%and_ln42_670 = and i1 %and_ln42_668, i1 %icmp_ln42_381" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'and' 'and_ln42_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%xor_ln42_380 = xor i1 %select_ln42_379, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'xor' 'xor_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%or_ln42_284 = or i1 %tmp_9213, i1 %xor_ln42_380" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'or' 'or_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_671)   --->   "%xor_ln42_381 = xor i1 %tmp_9209, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_671 = and i1 %or_ln42_284, i1 %xor_ln42_381" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_671' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_672 = and i1 %tmp_9213, i1 %select_ln42_380" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_672' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_285)   --->   "%or_ln42_325 = or i1 %and_ln42_670, i1 %and_ln42_672" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'or' 'or_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_285)   --->   "%xor_ln42_382 = xor i1 %or_ln42_325, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_285)   --->   "%and_ln42_673 = and i1 %tmp_9209, i1 %xor_ln42_382" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'and' 'and_ln42_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_382)   --->   "%select_ln42_381 = select i1 %and_ln42_671, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'select' 'select_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_285 = or i1 %and_ln42_671, i1 %and_ln42_673" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'or' 'or_ln42_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_382 = select i1 %or_ln42_285, i16 %select_ln42_381, i16 %add_ln42_91" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_382' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%select_ln42_383 = select i1 %and_ln42_675, i1 %icmp_ln42_385, i1 %icmp_ln42_386" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'select' 'select_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_679)   --->   "%tmp_9220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_92, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_9220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_679)   --->   "%xor_ln42_434 = xor i1 %tmp_9220, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_679)   --->   "%and_ln42_676 = and i1 %icmp_ln42_384, i1 %xor_ln42_434" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_679)   --->   "%select_ln42_384 = select i1 %and_ln42_675, i1 %and_ln42_676, i1 %icmp_ln42_385" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_288)   --->   "%and_ln42_677 = and i1 %and_ln42_675, i1 %icmp_ln42_385" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%xor_ln42_384 = xor i1 %select_ln42_383, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%or_ln42_287 = or i1 %tmp_9219, i1 %xor_ln42_384" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_678)   --->   "%xor_ln42_385 = xor i1 %tmp_9215, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_678 = and i1 %or_ln42_287, i1 %xor_ln42_385" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_678' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_679 = and i1 %tmp_9219, i1 %select_ln42_384" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_679' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_288)   --->   "%or_ln42_326 = or i1 %and_ln42_677, i1 %and_ln42_679" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'or' 'or_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_288)   --->   "%xor_ln42_386 = xor i1 %or_ln42_326, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'xor' 'xor_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_288)   --->   "%and_ln42_680 = and i1 %tmp_9215, i1 %xor_ln42_386" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_386)   --->   "%select_ln42_385 = select i1 %and_ln42_678, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'select' 'select_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_288 = or i1 %and_ln42_678, i1 %and_ln42_680" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_386 = select i1 %or_ln42_288, i16 %select_ln42_385, i16 %add_ln42_92" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_386' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_685)   --->   "%select_ln42_387 = select i1 %and_ln42_682, i1 %icmp_ln42_389, i1 %icmp_ln42_390" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_686)   --->   "%tmp_9226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_93, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_9226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_686)   --->   "%xor_ln42_435 = xor i1 %tmp_9226, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_686)   --->   "%and_ln42_683 = and i1 %icmp_ln42_388, i1 %xor_ln42_435" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_686)   --->   "%select_ln42_388 = select i1 %and_ln42_682, i1 %and_ln42_683, i1 %icmp_ln42_389" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'select' 'select_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%and_ln42_684 = and i1 %and_ln42_682, i1 %icmp_ln42_389" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_685)   --->   "%xor_ln42_388 = xor i1 %select_ln42_387, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'xor' 'xor_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_685)   --->   "%or_ln42_290 = or i1 %tmp_9225, i1 %xor_ln42_388" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_685)   --->   "%xor_ln42_389 = xor i1 %tmp_9221, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_685 = and i1 %or_ln42_290, i1 %xor_ln42_389" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_685' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_686 = and i1 %tmp_9225, i1 %select_ln42_388" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'and' 'and_ln42_686' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%or_ln42_327 = or i1 %and_ln42_684, i1 %and_ln42_686" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'or' 'or_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%xor_ln42_390 = xor i1 %or_ln42_327, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%and_ln42_687 = and i1 %tmp_9221, i1 %xor_ln42_390" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_390)   --->   "%select_ln42_389 = select i1 %and_ln42_685, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_291 = or i1 %and_ln42_685, i1 %and_ln42_687" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'or' 'or_ln42_291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_390 = select i1 %or_ln42_291, i16 %select_ln42_389, i16 %add_ln42_93" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'select' 'select_ln42_390' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_692)   --->   "%select_ln42_391 = select i1 %and_ln42_689, i1 %icmp_ln42_393, i1 %icmp_ln42_394" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'select' 'select_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_693)   --->   "%tmp_9232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_94, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_9232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_693)   --->   "%xor_ln42_436 = xor i1 %tmp_9232, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_693)   --->   "%and_ln42_690 = and i1 %icmp_ln42_392, i1 %xor_ln42_436" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_693)   --->   "%select_ln42_392 = select i1 %and_ln42_689, i1 %and_ln42_690, i1 %icmp_ln42_393" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'select' 'select_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_294)   --->   "%and_ln42_691 = and i1 %and_ln42_689, i1 %icmp_ln42_393" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_692)   --->   "%xor_ln42_392 = xor i1 %select_ln42_391, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'xor' 'xor_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_692)   --->   "%or_ln42_293 = or i1 %tmp_9231, i1 %xor_ln42_392" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_692)   --->   "%xor_ln42_393 = xor i1 %tmp_9227, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_692 = and i1 %or_ln42_293, i1 %xor_ln42_393" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_692' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_693 = and i1 %tmp_9231, i1 %select_ln42_392" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'and' 'and_ln42_693' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_294)   --->   "%or_ln42_328 = or i1 %and_ln42_691, i1 %and_ln42_693" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_294)   --->   "%xor_ln42_394 = xor i1 %or_ln42_328, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'xor' 'xor_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_294)   --->   "%and_ln42_694 = and i1 %tmp_9227, i1 %xor_ln42_394" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_394)   --->   "%select_ln42_393 = select i1 %and_ln42_692, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'select' 'select_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_294 = or i1 %and_ln42_692, i1 %and_ln42_694" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_294' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_394 = select i1 %or_ln42_294, i16 %select_ln42_393, i16 %add_ln42_94" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_394' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_699)   --->   "%select_ln42_395 = select i1 %and_ln42_696, i1 %icmp_ln42_397, i1 %icmp_ln42_398" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_700)   --->   "%tmp_9238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_95, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'bitselect' 'tmp_9238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_700)   --->   "%xor_ln42_437 = xor i1 %tmp_9238, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'xor' 'xor_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_700)   --->   "%and_ln42_697 = and i1 %icmp_ln42_396, i1 %xor_ln42_437" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_700)   --->   "%select_ln42_396 = select i1 %and_ln42_696, i1 %and_ln42_697, i1 %icmp_ln42_397" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'select' 'select_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_297)   --->   "%and_ln42_698 = and i1 %and_ln42_696, i1 %icmp_ln42_397" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_699)   --->   "%xor_ln42_396 = xor i1 %select_ln42_395, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'xor' 'xor_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_699)   --->   "%or_ln42_296 = or i1 %tmp_9237, i1 %xor_ln42_396" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'or' 'or_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_699)   --->   "%xor_ln42_397 = xor i1 %tmp_9233, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'xor' 'xor_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_699 = and i1 %or_ln42_296, i1 %xor_ln42_397" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'and' 'and_ln42_699' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_700 = and i1 %tmp_9237, i1 %select_ln42_396" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_700' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_297)   --->   "%or_ln42_329 = or i1 %and_ln42_698, i1 %and_ln42_700" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_297)   --->   "%xor_ln42_398 = xor i1 %or_ln42_329, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_297)   --->   "%and_ln42_701 = and i1 %tmp_9233, i1 %xor_ln42_398" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_398)   --->   "%select_ln42_397 = select i1 %and_ln42_699, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_297 = or i1 %and_ln42_699, i1 %and_ln42_701" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_297' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_398 = select i1 %or_ln42_297, i16 %select_ln42_397, i16 %add_ln42_95" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_398' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_706)   --->   "%select_ln42_399 = select i1 %and_ln42_703, i1 %icmp_ln42_401, i1 %icmp_ln42_402" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_707)   --->   "%tmp_9244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_96, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_9244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_707)   --->   "%xor_ln42_438 = xor i1 %tmp_9244, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_707)   --->   "%and_ln42_704 = and i1 %icmp_ln42_400, i1 %xor_ln42_438" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_707)   --->   "%select_ln42_400 = select i1 %and_ln42_703, i1 %and_ln42_704, i1 %icmp_ln42_401" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_300)   --->   "%and_ln42_705 = and i1 %and_ln42_703, i1 %icmp_ln42_401" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'and' 'and_ln42_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_706)   --->   "%xor_ln42_400 = xor i1 %select_ln42_399, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'xor' 'xor_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_706)   --->   "%or_ln42_299 = or i1 %tmp_9243, i1 %xor_ln42_400" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'or' 'or_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_706)   --->   "%xor_ln42_401 = xor i1 %tmp_9239, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_706 = and i1 %or_ln42_299, i1 %xor_ln42_401" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_706' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_707 = and i1 %tmp_9243, i1 %select_ln42_400" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_707' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_300)   --->   "%or_ln42_330 = or i1 %and_ln42_705, i1 %and_ln42_707" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_300)   --->   "%xor_ln42_402 = xor i1 %or_ln42_330, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'xor' 'xor_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_300)   --->   "%and_ln42_708 = and i1 %tmp_9239, i1 %xor_ln42_402" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'and' 'and_ln42_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_402)   --->   "%select_ln42_401 = select i1 %and_ln42_706, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'select' 'select_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_300 = or i1 %and_ln42_706, i1 %and_ln42_708" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_402 = select i1 %or_ln42_300, i16 %select_ln42_401, i16 %add_ln42_96" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_402' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_713)   --->   "%select_ln42_403 = select i1 %and_ln42_710, i1 %icmp_ln42_405, i1 %icmp_ln42_406" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_714)   --->   "%tmp_9250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_97, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_9250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_714)   --->   "%xor_ln42_439 = xor i1 %tmp_9250, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_714)   --->   "%and_ln42_711 = and i1 %icmp_ln42_404, i1 %xor_ln42_439" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_714)   --->   "%select_ln42_404 = select i1 %and_ln42_710, i1 %and_ln42_711, i1 %icmp_ln42_405" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%and_ln42_712 = and i1 %and_ln42_710, i1 %icmp_ln42_405" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_713)   --->   "%xor_ln42_404 = xor i1 %select_ln42_403, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_713)   --->   "%or_ln42_302 = or i1 %tmp_9249, i1 %xor_ln42_404" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_713)   --->   "%xor_ln42_405 = xor i1 %tmp_9245, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_713 = and i1 %or_ln42_302, i1 %xor_ln42_405" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_713' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_714 = and i1 %tmp_9249, i1 %select_ln42_404" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_714' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%or_ln42_331 = or i1 %and_ln42_712, i1 %and_ln42_714" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%xor_ln42_406 = xor i1 %or_ln42_331, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%and_ln42_715 = and i1 %tmp_9245, i1 %xor_ln42_406" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_406)   --->   "%select_ln42_405 = select i1 %and_ln42_713, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_303 = or i1 %and_ln42_713, i1 %and_ln42_715" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_406 = select i1 %or_ln42_303, i16 %select_ln42_405, i16 %add_ln42_97" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_406' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_720)   --->   "%select_ln42_407 = select i1 %and_ln42_717, i1 %icmp_ln42_409, i1 %icmp_ln42_410" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_721)   --->   "%tmp_9256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_98, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_9256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_721)   --->   "%xor_ln42_440 = xor i1 %tmp_9256, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'xor' 'xor_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_721)   --->   "%and_ln42_718 = and i1 %icmp_ln42_408, i1 %xor_ln42_440" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_721)   --->   "%select_ln42_408 = select i1 %and_ln42_717, i1 %and_ln42_718, i1 %icmp_ln42_409" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'select' 'select_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_306)   --->   "%and_ln42_719 = and i1 %and_ln42_717, i1 %icmp_ln42_409" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'and' 'and_ln42_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_720)   --->   "%xor_ln42_408 = xor i1 %select_ln42_407, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'xor' 'xor_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_720)   --->   "%or_ln42_305 = or i1 %tmp_9255, i1 %xor_ln42_408" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'or' 'or_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_720)   --->   "%xor_ln42_409 = xor i1 %tmp_9251, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'xor' 'xor_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_720 = and i1 %or_ln42_305, i1 %xor_ln42_409" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'and' 'and_ln42_720' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_721 = and i1 %tmp_9255, i1 %select_ln42_408" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_721' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_306)   --->   "%or_ln42_332 = or i1 %and_ln42_719, i1 %and_ln42_721" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'or' 'or_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_306)   --->   "%xor_ln42_410 = xor i1 %or_ln42_332, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'xor' 'xor_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_306)   --->   "%and_ln42_722 = and i1 %tmp_9251, i1 %xor_ln42_410" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'and' 'and_ln42_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_410)   --->   "%select_ln42_409 = select i1 %and_ln42_720, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_306 = or i1 %and_ln42_720, i1 %and_ln42_722" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'or' 'or_ln42_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_410 = select i1 %or_ln42_306, i16 %select_ln42_409, i16 %add_ln42_98" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'select' 'select_ln42_410' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_727)   --->   "%select_ln42_411 = select i1 %and_ln42_724, i1 %icmp_ln42_413, i1 %icmp_ln42_414" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_728)   --->   "%tmp_9262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_99, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_9262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_728)   --->   "%xor_ln42_441 = xor i1 %tmp_9262, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_728)   --->   "%and_ln42_725 = and i1 %icmp_ln42_412, i1 %xor_ln42_441" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_728)   --->   "%select_ln42_412 = select i1 %and_ln42_724, i1 %and_ln42_725, i1 %icmp_ln42_413" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_309)   --->   "%and_ln42_726 = and i1 %and_ln42_724, i1 %icmp_ln42_413" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_727)   --->   "%xor_ln42_412 = xor i1 %select_ln42_411, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_727)   --->   "%or_ln42_308 = or i1 %tmp_9261, i1 %xor_ln42_412" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_727)   --->   "%xor_ln42_413 = xor i1 %tmp_9257, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_727 = and i1 %or_ln42_308, i1 %xor_ln42_413" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_727' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_728 = and i1 %tmp_9261, i1 %select_ln42_412" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_728' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_309)   --->   "%or_ln42_333 = or i1 %and_ln42_726, i1 %and_ln42_728" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_309)   --->   "%xor_ln42_414 = xor i1 %or_ln42_333, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_309)   --->   "%and_ln42_729 = and i1 %tmp_9257, i1 %xor_ln42_414" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_414)   --->   "%select_ln42_413 = select i1 %and_ln42_727, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_309 = or i1 %and_ln42_727, i1 %and_ln42_729" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_414 = select i1 %or_ln42_309, i16 %select_ln42_413, i16 %add_ln42_99" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_414' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_734)   --->   "%select_ln42_415 = select i1 %and_ln42_731, i1 %icmp_ln42_417, i1 %icmp_ln42_418" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_735)   --->   "%tmp_9268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_100, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'bitselect' 'tmp_9268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_735)   --->   "%xor_ln42_442 = xor i1 %tmp_9268, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'xor' 'xor_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_735)   --->   "%and_ln42_732 = and i1 %icmp_ln42_416, i1 %xor_ln42_442" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_735)   --->   "%select_ln42_416 = select i1 %and_ln42_731, i1 %and_ln42_732, i1 %icmp_ln42_417" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'select' 'select_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_312)   --->   "%and_ln42_733 = and i1 %and_ln42_731, i1 %icmp_ln42_417" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'and' 'and_ln42_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_734)   --->   "%xor_ln42_416 = xor i1 %select_ln42_415, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'xor' 'xor_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_734)   --->   "%or_ln42_311 = or i1 %tmp_9267, i1 %xor_ln42_416" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'or' 'or_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_734)   --->   "%xor_ln42_417 = xor i1 %tmp_9263, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'xor' 'xor_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_734 = and i1 %or_ln42_311, i1 %xor_ln42_417" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'and' 'and_ln42_734' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_735 = and i1 %tmp_9267, i1 %select_ln42_416" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_735' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_312)   --->   "%or_ln42_334 = or i1 %and_ln42_733, i1 %and_ln42_735" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_312)   --->   "%xor_ln42_418 = xor i1 %or_ln42_334, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'xor' 'xor_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_312)   --->   "%and_ln42_736 = and i1 %tmp_9263, i1 %xor_ln42_418" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'and' 'and_ln42_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_418)   --->   "%select_ln42_417 = select i1 %and_ln42_734, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'select' 'select_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_312 = or i1 %and_ln42_734, i1 %and_ln42_736" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'or' 'or_ln42_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_418 = select i1 %or_ln42_312, i16 %select_ln42_417, i16 %add_ln42_100" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'select' 'select_ln42_418' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_741)   --->   "%select_ln42_419 = select i1 %and_ln42_738, i1 %icmp_ln42_421, i1 %icmp_ln42_422" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'select' 'select_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_742)   --->   "%tmp_9274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_101, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_9274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_742)   --->   "%xor_ln42_443 = xor i1 %tmp_9274, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_742)   --->   "%and_ln42_739 = and i1 %icmp_ln42_420, i1 %xor_ln42_443" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_742)   --->   "%select_ln42_420 = select i1 %and_ln42_738, i1 %and_ln42_739, i1 %icmp_ln42_421" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%and_ln42_740 = and i1 %and_ln42_738, i1 %icmp_ln42_421" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'and' 'and_ln42_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_741)   --->   "%xor_ln42_420 = xor i1 %select_ln42_419, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_741)   --->   "%or_ln42_314 = or i1 %tmp_9273, i1 %xor_ln42_420" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_741)   --->   "%xor_ln42_421 = xor i1 %tmp_9269, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'xor' 'xor_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_741 = and i1 %or_ln42_314, i1 %xor_ln42_421" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_741' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_742 = and i1 %tmp_9273, i1 %select_ln42_420" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_742' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%or_ln42_335 = or i1 %and_ln42_740, i1 %and_ln42_742" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%xor_ln42_422 = xor i1 %or_ln42_335, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%and_ln42_743 = and i1 %tmp_9269, i1 %xor_ln42_422" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_422)   --->   "%select_ln42_421 = select i1 %and_ln42_741, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'select_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_315 = or i1 %and_ln42_741, i1 %and_ln42_743" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_422 = select i1 %or_ln42_315, i16 %select_ln42_421, i16 %add_ln42_101" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'select' 'select_ln42_422' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_748)   --->   "%select_ln42_423 = select i1 %and_ln42_745, i1 %icmp_ln42_425, i1 %icmp_ln42_426" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'select' 'select_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_749)   --->   "%tmp_9280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_102, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_9280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_749)   --->   "%xor_ln42_444 = xor i1 %tmp_9280, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'xor' 'xor_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_749)   --->   "%and_ln42_746 = and i1 %icmp_ln42_424, i1 %xor_ln42_444" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'and' 'and_ln42_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_749)   --->   "%select_ln42_424 = select i1 %and_ln42_745, i1 %and_ln42_746, i1 %icmp_ln42_425" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'select' 'select_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%and_ln42_747 = and i1 %and_ln42_745, i1 %icmp_ln42_425" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_748)   --->   "%xor_ln42_424 = xor i1 %select_ln42_423, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'xor' 'xor_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_748)   --->   "%or_ln42_317 = or i1 %tmp_9279, i1 %xor_ln42_424" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_748)   --->   "%xor_ln42_425 = xor i1 %tmp_9275, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'xor' 'xor_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_748 = and i1 %or_ln42_317, i1 %xor_ln42_425" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'and' 'and_ln42_748' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_749 = and i1 %tmp_9279, i1 %select_ln42_424" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'and' 'and_ln42_749' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%or_ln42_336 = or i1 %and_ln42_747, i1 %and_ln42_749" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'or' 'or_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%xor_ln42_426 = xor i1 %or_ln42_336, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_318)   --->   "%and_ln42_750 = and i1 %tmp_9275, i1 %xor_ln42_426" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_426)   --->   "%select_ln42_425 = select i1 %and_ln42_748, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_318 = or i1 %and_ln42_748, i1 %and_ln42_750" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'or' 'or_ln42_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_426 = select i1 %or_ln42_318, i16 %select_ln42_425, i16 %add_ln42_102" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'select' 'select_ln42_426' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_358" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln58_116 = sext i16 %select_ln42_382" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'sext' 'sext_ln58_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%add_ln58_72 = add i16 %select_ln42_382, i16 %select_ln42_358" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'add' 'add_ln58_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_116, i17 %sext_ln58" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_9281 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'bitselect' 'tmp_9281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_9282 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_72, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'bitselect' 'tmp_9282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%xor_ln58 = xor i1 %tmp_9281, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%and_ln58 = and i1 %tmp_9282, i1 %xor_ln58" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%xor_ln58_236 = xor i1 %tmp_9282, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%and_ln58_116 = and i1 %tmp_9281, i1 %xor_ln58_236" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns)   --->   "%xor_ln58_237 = xor i1 %tmp_9281, i1 %tmp_9282" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%xor_ln58_238 = xor i1 %xor_ln58_237, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_238" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%select_ln58 = select i1 %xor_ln58_237, i16 32767, i16 %add_ln58_72" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_176 = select i1 %and_ln58_116, i16 32768, i16 %add_ln58_72" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'select' 'select_ln58_176' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_177 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_176" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_177' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln58_117 = sext i16 %select_ln42_362" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'sext' 'sext_ln58_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln58_118 = sext i16 %select_ln42_386" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'sext' 'sext_ln58_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.78ns)   --->   "%add_ln58_73 = add i16 %select_ln42_386, i16 %select_ln42_362" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.78ns)   --->   "%add_ln58_56 = add i17 %sext_ln58_118, i17 %sext_ln58_117" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_9283 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_56, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'bitselect' 'tmp_9283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_9284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_73, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'bitselect' 'tmp_9284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%xor_ln58_239 = xor i1 %tmp_9283, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'xor' 'xor_ln58_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%and_ln58_117 = and i1 %tmp_9284, i1 %xor_ln58_239" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'and' 'and_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%xor_ln58_240 = xor i1 %tmp_9284, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%and_ln58_118 = and i1 %tmp_9283, i1 %xor_ln58_240" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln58_241 = xor i1 %tmp_9283, i1 %tmp_9284" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%xor_ln58_242 = xor i1 %xor_ln58_241, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%or_ln58_56 = or i1 %and_ln58_117, i1 %xor_ln58_242" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'or' 'or_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%select_ln58_178 = select i1 %xor_ln58_241, i16 32767, i16 %add_ln58_73" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'select' 'select_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_179 = select i1 %and_ln58_118, i16 32768, i16 %add_ln58_73" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'select' 'select_ln58_179' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_180 = select i1 %or_ln58_56, i16 %select_ln58_178, i16 %select_ln58_179" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_180' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln58_119 = sext i16 %select_ln42_366" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'sext' 'sext_ln58_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln58_120 = sext i16 %select_ln42_390" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'sext' 'sext_ln58_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns)   --->   "%add_ln58_74 = add i16 %select_ln42_390, i16 %select_ln42_366" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.78ns)   --->   "%add_ln58_57 = add i17 %sext_ln58_120, i17 %sext_ln58_119" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_9285 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_57, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'bitselect' 'tmp_9285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_9286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_74, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'bitselect' 'tmp_9286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%xor_ln58_243 = xor i1 %tmp_9285, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'xor' 'xor_ln58_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%and_ln58_119 = and i1 %tmp_9286, i1 %xor_ln58_243" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'and' 'and_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%xor_ln58_244 = xor i1 %tmp_9286, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%and_ln58_120 = and i1 %tmp_9285, i1 %xor_ln58_244" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln58_245 = xor i1 %tmp_9285, i1 %tmp_9286" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%xor_ln58_246 = xor i1 %xor_ln58_245, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%or_ln58_57 = or i1 %and_ln58_119, i1 %xor_ln58_246" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'or' 'or_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%select_ln58_181 = select i1 %xor_ln58_245, i16 32767, i16 %add_ln58_74" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'select' 'select_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_182 = select i1 %and_ln58_120, i16 32768, i16 %add_ln58_74" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'select' 'select_ln58_182' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_183 = select i1 %or_ln58_57, i16 %select_ln58_181, i16 %select_ln58_182" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_183' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln58_121 = sext i16 %select_ln42_370" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'sext' 'sext_ln58_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln58_122 = sext i16 %select_ln42_394" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'sext' 'sext_ln58_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.78ns)   --->   "%add_ln58_75 = add i16 %select_ln42_394, i16 %select_ln42_370" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.78ns)   --->   "%add_ln58_58 = add i17 %sext_ln58_122, i17 %sext_ln58_121" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_9287 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_58, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'bitselect' 'tmp_9287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_9288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_75, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'bitselect' 'tmp_9288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%xor_ln58_247 = xor i1 %tmp_9287, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'xor' 'xor_ln58_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%and_ln58_121 = and i1 %tmp_9288, i1 %xor_ln58_247" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'and' 'and_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%xor_ln58_248 = xor i1 %tmp_9288, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'xor' 'xor_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%and_ln58_122 = and i1 %tmp_9287, i1 %xor_ln58_248" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'and' 'and_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln58_249 = xor i1 %tmp_9287, i1 %tmp_9288" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'xor' 'xor_ln58_249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%xor_ln58_250 = xor i1 %xor_ln58_249, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%or_ln58_58 = or i1 %and_ln58_121, i1 %xor_ln58_250" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'or' 'or_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%select_ln58_184 = select i1 %xor_ln58_249, i16 32767, i16 %add_ln58_75" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'select' 'select_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_185 = select i1 %and_ln58_122, i16 32768, i16 %add_ln58_75" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'select' 'select_ln58_185' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_186 = select i1 %or_ln58_58, i16 %select_ln58_184, i16 %select_ln58_185" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'select' 'select_ln58_186' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_123 = sext i16 %select_ln42_374" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_124 = sext i16 %select_ln42_398" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.78ns)   --->   "%add_ln58_76 = add i16 %select_ln42_398, i16 %select_ln42_374" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln58_59 = add i17 %sext_ln58_124, i17 %sext_ln58_123" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_9289 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_59, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_9289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_9290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_76, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_9290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%xor_ln58_251 = xor i1 %tmp_9289, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'xor' 'xor_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%and_ln58_123 = and i1 %tmp_9290, i1 %xor_ln58_251" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'and' 'and_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%xor_ln58_252 = xor i1 %tmp_9290, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'xor' 'xor_ln58_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%and_ln58_124 = and i1 %tmp_9289, i1 %xor_ln58_252" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'and' 'and_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.12ns)   --->   "%xor_ln58_253 = xor i1 %tmp_9289, i1 %tmp_9290" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'xor' 'xor_ln58_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%xor_ln58_254 = xor i1 %xor_ln58_253, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%or_ln58_59 = or i1 %and_ln58_123, i1 %xor_ln58_254" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'or' 'or_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%select_ln58_187 = select i1 %xor_ln58_253, i16 32767, i16 %add_ln58_76" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'select' 'select_ln58_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_188 = select i1 %and_ln58_124, i16 32768, i16 %add_ln58_76" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'select' 'select_ln58_188' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_189 = select i1 %or_ln58_59, i16 %select_ln58_187, i16 %select_ln58_188" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'select' 'select_ln58_189' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln58_125 = sext i16 %select_ln42_378" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'sext' 'sext_ln58_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln58_126 = sext i16 %select_ln42_402" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'sext' 'sext_ln58_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_77 = add i16 %select_ln42_402, i16 %select_ln42_378" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.78ns)   --->   "%add_ln58_60 = add i17 %sext_ln58_126, i17 %sext_ln58_125" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_9291 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_60, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'bitselect' 'tmp_9291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_9292 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_77, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'bitselect' 'tmp_9292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%xor_ln58_255 = xor i1 %tmp_9291, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%and_ln58_125 = and i1 %tmp_9292, i1 %xor_ln58_255" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%xor_ln58_256 = xor i1 %tmp_9292, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%and_ln58_126 = and i1 %tmp_9291, i1 %xor_ln58_256" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'and' 'and_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.12ns)   --->   "%xor_ln58_257 = xor i1 %tmp_9291, i1 %tmp_9292" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%xor_ln58_258 = xor i1 %xor_ln58_257, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%or_ln58_60 = or i1 %and_ln58_125, i1 %xor_ln58_258" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'or' 'or_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%select_ln58_190 = select i1 %xor_ln58_257, i16 32767, i16 %add_ln58_77" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_191 = select i1 %and_ln58_126, i16 32768, i16 %add_ln58_77" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'select' 'select_ln58_191' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_192 = select i1 %or_ln58_60, i16 %select_ln58_190, i16 %select_ln58_191" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'select' 'select_ln58_192' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln58_127 = sext i16 %select_ln58_177" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'sext' 'sext_ln58_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln58_128 = sext i16 %select_ln42_406" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'sext' 'sext_ln58_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln58_78 = add i16 %select_ln42_406, i16 %select_ln58_177" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.78ns)   --->   "%add_ln58_61 = add i17 %sext_ln58_128, i17 %sext_ln58_127" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_9293 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_61, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'bitselect' 'tmp_9293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_9294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_78, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'bitselect' 'tmp_9294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%xor_ln58_259 = xor i1 %tmp_9293, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'xor' 'xor_ln58_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%and_ln58_127 = and i1 %tmp_9294, i1 %xor_ln58_259" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'and' 'and_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%xor_ln58_260 = xor i1 %tmp_9294, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%and_ln58_128 = and i1 %tmp_9293, i1 %xor_ln58_260" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln58_261 = xor i1 %tmp_9293, i1 %tmp_9294" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%xor_ln58_262 = xor i1 %xor_ln58_261, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%or_ln58_61 = or i1 %and_ln58_127, i1 %xor_ln58_262" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'or' 'or_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%select_ln58_193 = select i1 %xor_ln58_261, i16 32767, i16 %add_ln58_78" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'select' 'select_ln58_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_194 = select i1 %and_ln58_128, i16 32768, i16 %add_ln58_78" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'select' 'select_ln58_194' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_195 = select i1 %or_ln58_61, i16 %select_ln58_193, i16 %select_ln58_194" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_195' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln58_129 = sext i16 %select_ln58_180" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'sext' 'sext_ln58_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln58_130 = sext i16 %select_ln42_410" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'sext' 'sext_ln58_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.78ns)   --->   "%add_ln58_79 = add i16 %select_ln42_410, i16 %select_ln58_180" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln58_62 = add i17 %sext_ln58_130, i17 %sext_ln58_129" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_9295 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_62, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'bitselect' 'tmp_9295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_9296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_79, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'bitselect' 'tmp_9296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%xor_ln58_263 = xor i1 %tmp_9295, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%and_ln58_129 = and i1 %tmp_9296, i1 %xor_ln58_263" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'and' 'and_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%xor_ln58_264 = xor i1 %tmp_9296, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'xor' 'xor_ln58_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%and_ln58_130 = and i1 %tmp_9295, i1 %xor_ln58_264" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'and' 'and_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln58_265 = xor i1 %tmp_9295, i1 %tmp_9296" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'xor' 'xor_ln58_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%xor_ln58_266 = xor i1 %xor_ln58_265, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%or_ln58_62 = or i1 %and_ln58_129, i1 %xor_ln58_266" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'or' 'or_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%select_ln58_196 = select i1 %xor_ln58_265, i16 32767, i16 %add_ln58_79" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'select' 'select_ln58_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_197 = select i1 %and_ln58_130, i16 32768, i16 %add_ln58_79" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'select' 'select_ln58_197' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_198 = select i1 %or_ln58_62, i16 %select_ln58_196, i16 %select_ln58_197" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'select' 'select_ln58_198' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln58_131 = sext i16 %select_ln58_183" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'sext' 'sext_ln58_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln58_132 = sext i16 %select_ln42_414" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'sext' 'sext_ln58_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln58_80 = add i16 %select_ln42_414, i16 %select_ln58_183" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln58_63 = add i17 %sext_ln58_132, i17 %sext_ln58_131" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_9297 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_63, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'bitselect' 'tmp_9297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_9298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_80, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'bitselect' 'tmp_9298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%xor_ln58_267 = xor i1 %tmp_9297, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'xor' 'xor_ln58_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%and_ln58_131 = and i1 %tmp_9298, i1 %xor_ln58_267" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'and' 'and_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%xor_ln58_268 = xor i1 %tmp_9298, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'xor' 'xor_ln58_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%and_ln58_132 = and i1 %tmp_9297, i1 %xor_ln58_268" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'and' 'and_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.12ns)   --->   "%xor_ln58_269 = xor i1 %tmp_9297, i1 %tmp_9298" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'xor' 'xor_ln58_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%xor_ln58_270 = xor i1 %xor_ln58_269, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%or_ln58_63 = or i1 %and_ln58_131, i1 %xor_ln58_270" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'or' 'or_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%select_ln58_199 = select i1 %xor_ln58_269, i16 32767, i16 %add_ln58_80" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'select' 'select_ln58_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_200 = select i1 %and_ln58_132, i16 32768, i16 %add_ln58_80" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'select' 'select_ln58_200' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_201 = select i1 %or_ln58_63, i16 %select_ln58_199, i16 %select_ln58_200" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'select' 'select_ln58_201' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln58_133 = sext i16 %select_ln58_186" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'sext' 'sext_ln58_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln58_134 = sext i16 %select_ln42_418" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'sext' 'sext_ln58_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.78ns)   --->   "%add_ln58_81 = add i16 %select_ln42_418, i16 %select_ln58_186" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%add_ln58_64 = add i17 %sext_ln58_134, i17 %sext_ln58_133" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_9299 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_64, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'bitselect' 'tmp_9299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_9300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_81, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'bitselect' 'tmp_9300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%xor_ln58_271 = xor i1 %tmp_9299, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'xor' 'xor_ln58_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%and_ln58_133 = and i1 %tmp_9300, i1 %xor_ln58_271" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'and' 'and_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%xor_ln58_272 = xor i1 %tmp_9300, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'xor' 'xor_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%and_ln58_134 = and i1 %tmp_9299, i1 %xor_ln58_272" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'and' 'and_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.12ns)   --->   "%xor_ln58_273 = xor i1 %tmp_9299, i1 %tmp_9300" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'xor' 'xor_ln58_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%xor_ln58_274 = xor i1 %xor_ln58_273, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%or_ln58_64 = or i1 %and_ln58_133, i1 %xor_ln58_274" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'or' 'or_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%select_ln58_202 = select i1 %xor_ln58_273, i16 32767, i16 %add_ln58_81" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'select' 'select_ln58_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_203 = select i1 %and_ln58_134, i16 32768, i16 %add_ln58_81" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'select' 'select_ln58_203' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_204 = select i1 %or_ln58_64, i16 %select_ln58_202, i16 %select_ln58_203" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'select' 'select_ln58_204' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln58_135 = sext i16 %select_ln58_189" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'sext' 'sext_ln58_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln58_136 = sext i16 %select_ln42_422" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'sext' 'sext_ln58_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.78ns)   --->   "%add_ln58_82 = add i16 %select_ln42_422, i16 %select_ln58_189" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'add' 'add_ln58_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_65 = add i17 %sext_ln58_136, i17 %sext_ln58_135" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_9301 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_65, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_9301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_9302 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_82, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'bitselect' 'tmp_9302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%xor_ln58_275 = xor i1 %tmp_9301, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'xor' 'xor_ln58_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%and_ln58_135 = and i1 %tmp_9302, i1 %xor_ln58_275" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'and' 'and_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%xor_ln58_276 = xor i1 %tmp_9302, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'xor' 'xor_ln58_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%and_ln58_136 = and i1 %tmp_9301, i1 %xor_ln58_276" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'and' 'and_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns)   --->   "%xor_ln58_277 = xor i1 %tmp_9301, i1 %tmp_9302" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'xor' 'xor_ln58_277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%xor_ln58_278 = xor i1 %xor_ln58_277, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%or_ln58_65 = or i1 %and_ln58_135, i1 %xor_ln58_278" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'or' 'or_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%select_ln58_205 = select i1 %xor_ln58_277, i16 32767, i16 %add_ln58_82" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'select' 'select_ln58_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_206 = select i1 %and_ln58_136, i16 32768, i16 %add_ln58_82" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'select' 'select_ln58_206' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_207 = select i1 %or_ln58_65, i16 %select_ln58_205, i16 %select_ln58_206" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'select' 'select_ln58_207' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln58_137 = sext i16 %select_ln58_192" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'sext' 'sext_ln58_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln58_138 = sext i16 %select_ln42_426" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'sext' 'sext_ln58_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%add_ln58_83 = add i16 %select_ln42_426, i16 %select_ln58_192" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln58_66 = add i17 %sext_ln58_138, i17 %sext_ln58_137" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_9303 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_66, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'bitselect' 'tmp_9303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_9304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_83, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'bitselect' 'tmp_9304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%xor_ln58_279 = xor i1 %tmp_9303, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'xor' 'xor_ln58_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%and_ln58_137 = and i1 %tmp_9304, i1 %xor_ln58_279" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'and' 'and_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%xor_ln58_280 = xor i1 %tmp_9304, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'xor' 'xor_ln58_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%and_ln58_138 = and i1 %tmp_9303, i1 %xor_ln58_280" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'and' 'and_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.12ns)   --->   "%xor_ln58_281 = xor i1 %tmp_9303, i1 %tmp_9304" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'xor' 'xor_ln58_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%xor_ln58_282 = xor i1 %xor_ln58_281, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%or_ln58_66 = or i1 %and_ln58_137, i1 %xor_ln58_282" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'or' 'or_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%select_ln58_208 = select i1 %xor_ln58_281, i16 32767, i16 %add_ln58_83" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'select' 'select_ln58_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_209 = select i1 %and_ln58_138, i16 32768, i16 %add_ln58_83" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'select' 'select_ln58_209' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_210 = select i1 %or_ln58_66, i16 %select_ln58_208, i16 %select_ln58_209" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'select' 'select_ln58_210' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %select_ln58_195" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_198" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_201" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_204" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_207" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_210" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.113ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [31]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [59]  (0.551 ns)
	'mul' operation 32 bit ('mul_ln73', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.715 ns)
	'or' operation 1 bit ('or_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_626', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.122 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'select' operation 1 bit ('select_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_356', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_266', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_629', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_267', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_358', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_72', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_176', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_177', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_78', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [847]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_194', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [859]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_195', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [860]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
