

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Wed Apr 30 15:25:56 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3448961|  3448961|  3448962|  3448962|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3448960|  3448960|     53890|          -|          -|    64|    no    |
        | + Loop 1.1      |    53888|    53888|       842|          -|          -|    64|    no    |
        |  ++ Loop 1.1.1  |      832|      832|        13|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     147|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|      45|      21|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      85|
|Register         |        -|      -|     268|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|     313|     253|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |bmm_top_mul_32s_32s_32_6_U1  |bmm_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |Total                        |                          |        0|      4|  45|  21|
    +-----------------------------+--------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_142_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_166_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_182_p2        |     +    |      0|  0|   7|           7|           1|
    |tmpVal_1_fu_242_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_258_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_4_fu_214_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_192_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_s_fu_209_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond2_fu_160_p2  |   icmp   |      0|  0|   8|           7|           8|
    |exitcond3_fu_136_p2  |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_fu_176_p2   |   icmp   |      0|  0|   8|           7|           8|
    |ap_sig_bdd_121       |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 147|         143|         128|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |b3_address      |  32|          3|   32|         96|
    |i_reg_90        |   7|          2|    7|         14|
    |j_reg_101       |   7|          2|    7|         14|
    |k_reg_112       |   7|          2|    7|         14|
    |tmpVal_reg_123  |  32|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  85|         11|   85|        202|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+-----+-----------+
    |         Name         | FF | Bits| Const Bits|
    +----------------------+----+-----+-----------+
    |ap_CS_fsm             |   5|    5|          0|
    |b1_addr_read_reg_326  |  32|   32|          0|
    |b2_addr_read_reg_331  |  32|   32|          0|
    |b3_addr_read_reg_347  |  32|   32|          0|
    |b3_addr_reg_341       |  12|   32|         20|
    |i_1_reg_266           |   7|    7|          0|
    |i_reg_90              |   7|    7|          0|
    |j_1_reg_280           |   7|    7|          0|
    |j_reg_101             |   7|    7|          0|
    |k_1_reg_294           |   7|    7|          0|
    |k_reg_112             |   7|    7|          0|
    |tmpVal_reg_123        |  32|   32|          0|
    |tmp_2_cast_reg_285    |   7|   12|          5|
    |tmp_3_reg_352         |  32|   32|          0|
    |tmp_4_reg_309         |  12|   12|          0|
    |tmp_7_reg_271         |   6|   12|          6|
    |tmp_8_reg_299         |  12|   12|          0|
    |tmp_s_reg_304         |  12|   12|          0|
    +----------------------+----+-----+-----------+
    |Total                 | 268|  299|         31|
    +----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|b1_req_din      | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_full_n   |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_write    | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_empty_n  |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_read     | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_address      | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_datain       |  in |   32|   ap_bus   |      b1      |    pointer   |
|b1_dataout      | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_size         | out |   32|   ap_bus   |      b1      |    pointer   |
|b2_req_din      | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_full_n   |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_write    | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_empty_n  |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_read     | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_address      | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_datain       |  in |   32|   ap_bus   |      b2      |    pointer   |
|b2_dataout      | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_size         | out |   32|   ap_bus   |      b2      |    pointer   |
|b3_req_din      | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_full_n   |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_write    | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_empty_n  |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_read     | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_address      | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_datain       |  in |   32|   ap_bus   |      b3      |    pointer   |
|b3_dataout      | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_size         | out |   32|   ap_bus   |      b3      |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

