Design Entry;SmartDesign Check||(null)||SmartDesign 'UART_ABFN' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'UART_ABFN' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/48||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/50||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/52||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/54||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/56||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/58||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_ABFN.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/63||UART_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_MSS\UART_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_ABFN.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/85||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_ABFN.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/86||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_ABFN.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/87||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_ABFN.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/88||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_ABFN.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/89||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||UART_ABFN.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/127||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/271||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/272||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/273||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/274||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/275||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist UART_ABFN ||UART_ABFN.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/282||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 1 sequential elements including UART_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||UART_ABFN.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/308||uart_mss.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_MSS\UART_MSS.v'/linenumber/150
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||UART_ABFN.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/310||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/373||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/374||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/375||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/376||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||UART_ABFN.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/377||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||UART_ABFN.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/440||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.N_RCOSC_25_50MHZ_CLKOUT.||UART_ABFN.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_ABFN.srr'/linenumber/450||null;null
Implementation;Place and Route;RootName:UART_ABFN
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||UART_ABFN_layout_log.log;liberoaction://open_report/file/UART_ABFN_layout_log.log||(null);(null)
