v 20000704
L 300 1000 600 1000 3
L 300 400 600 400 3
A 40 700 400 -48 97 3
A 600 800 400 270 76 3
A 600 600 400 90 -76 3
L 300 1000 300 1400 3
L 300 400 300 0 3
V 1050 700 50 6
P 1100 700 1300 700 1
{
T 1000 700 5 8 0 0 0 0
pin1=OUT0
T 1000 700 5 8 0 0 0 0
type=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 0
pin2=IN0
T 300 100 5 8 0 0 0 0
type=IN
}
P 300 300 0 300 1
{
T 300 300 5 8 0 0 0 0
pin3=IN1
T 300 300 5 8 0 0 0 0
type=IN
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 0
pin4=IN2
T 300 500 5 8 0 0 0 0
type=IN
}
P 300 700 0 700 1
{
T 300 700 5 8 0 0 0 0
pin5=IN3
T 300 700 5 8 0 0 0 0
type=IN
}
P 300 900 0 900 1
{
T 300 900 5 8 0 0 0 0
pin6=IN4
T 300 900 5 8 0 0 0 0
type=IN
}
P 300 1100 0 1100 1
{
T 300 1100 5 8 0 0 0 0
pin7=IN5
T 300 1100 5 8 0 0 0 0
type=IN
}
P 300 1300 0 1300 1
{
T 300 1300 5 8 0 0 0 0
pin8=IN6
T 300 1300 5 8 0 0 0 0
type=IN
}
T 400 300 5 10 1 1 0 2
uref=U?
T 400 100 5 8 0 0 0 0
device=nor7
T 400 200 5 8 0 0 0 0
VERILOG_PORTS=POSITIONAL
