<profile>

<section name = "Vitis HLS Report for 'sobel_resize_accel'" level="0">
<item name = "Date">Mon Jul 15 19:05:01 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sobel_resize_xf</item>
<item name = "Solution">sol2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.544 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4972, 20436, 49.720 us, 0.204 ms, 4936, 20428, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc13_U0">entry_proc13, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Block_entry1_proc_U0">Block_entry1_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Array2xfMat_8_0_128_128_1_2_U0">Array2xfMat_8_0_128_128_1_2_s, 21, 16404, 0.210 us, 0.164 ms, 21, 16404, no</column>
<column name="resize_1_0_128_128_64_64_1_false_2_2_2_U0">resize_1_0_128_128_64_64_1_false_2_2_2_s, 171, 20427, 1.710 us, 0.204 ms, 171, 20427, no</column>
<column name="Sobel_0_3_0_0_64_64_1_false_2_2_2_U0">Sobel_0_3_0_0_64_64_1_false_2_2_2_s, 4935, 4935, 49.350 us, 49.350 us, 4935, 4935, no</column>
<column name="Block_entry14_proc_U0">Block_entry14_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="xfMat2Array_8_0_64_64_1_2_1_U0">xfMat2Array_8_0_64_64_1_2_1_s, 17, 4112, 0.170 us, 41.120 us, 17, 4112, no</column>
<column name="xfMat2Array_8_0_64_64_1_2_1_1_U0">xfMat2Array_8_0_64_64_1_2_1_1, 17, 4112, 0.170 us, 41.120 us, 17, 4112, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 64, -</column>
<column name="FIFO">-, -, 1782, 1218, -</column>
<column name="Instance">12, 18, 11750, 15111, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 8, 12, 31, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Array2xfMat_8_0_128_128_1_2_U0">Array2xfMat_8_0_128_128_1_2_s, 0, 4, 1452, 2252, 0</column>
<column name="Block_entry14_proc_U0">Block_entry14_proc, 0, 0, 130, 47, 0</column>
<column name="Block_entry1_proc_U0">Block_entry1_proc, 0, 0, 130, 47, 0</column>
<column name="Sobel_0_3_0_0_64_64_1_false_2_2_2_U0">Sobel_0_3_0_0_64_64_1_false_2_2_2_s, 3, 0, 580, 1392, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 398, 680, 0</column>
<column name="entry_proc13_U0">entry_proc13, 0, 0, 2, 29, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 2, 0, 866, 854, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 2, 0, 866, 854, 0</column>
<column name="gmem3_m_axi_U">gmem3_m_axi, 2, 0, 866, 854, 0</column>
<column name="resize_1_0_128_128_64_64_1_false_2_2_2_U0">resize_1_0_128_128_64_64_1_false_2_2_2_s, 3, 10, 3946, 4556, 0</column>
<column name="xfMat2Array_8_0_64_64_1_2_1_1_U0">xfMat2Array_8_0_64_64_1_2_1_1, 0, 2, 1257, 1773, 0</column>
<column name="xfMat2Array_8_0_64_64_1_2_1_U0">xfMat2Array_8_0_64_64_1_2_1_s, 0, 2, 1257, 1773, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="img_out1_c_U">0, 99, 0, -, 6, 64, 384</column>
<column name="img_out2_c_U">0, 99, 0, -, 6, 64, 384</column>
<column name="in_mat_cols_c16_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="in_mat_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="in_mat_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="in_mat_rows_c15_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="in_mat_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="out_resize_mat_cols_c18_channel_U">0, 99, 0, -, 3, 32, 96</column>
<column name="out_resize_mat_cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="out_resize_mat_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="out_resize_mat_rows_c17_channel_U">0, 99, 0, -, 3, 32, 96</column>
<column name="out_resize_mat_rows_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="p_dstgx_cols_channel_U">0, 99, 0, -, 5, 32, 160</column>
<column name="p_dstgx_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="p_dstgx_rows_channel_U">0, 99, 0, -, 5, 32, 160</column>
<column name="p_dstgy_cols_channel_U">0, 99, 0, -, 5, 32, 160</column>
<column name="p_dstgy_data_U">0, 99, 0, -, 2, 8, 16</column>
<column name="p_dstgy_rows_channel_U">0, 99, 0, -, 5, 32, 160</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Array2xfMat_8_0_128_128_1_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry14_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry14_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry1_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry1_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_in_mat_cols_c16_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_in_mat_rows_c15_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_resize_mat_cols_c18_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_resize_mat_rows_c17_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_dstgx_cols_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_dstgx_rows_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_dstgy_cols_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_dstgy_rows_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc13_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="resize_1_0_128_128_64_64_1_false_2_2_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="xfMat2Array_8_0_64_64_1_2_1_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="xfMat2Array_8_0_64_64_1_2_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Array2xfMat_8_0_128_128_1_2_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry14_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry1_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_in_mat_cols_c16_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_in_mat_rows_c15_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_resize_mat_cols_c18_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_resize_mat_rows_c17_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_dstgx_cols_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_dstgx_rows_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_dstgy_cols_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_dstgy_rows_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc13_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Array2xfMat_8_0_128_128_1_2_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry14_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry1_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_in_mat_cols_c16_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_in_mat_rows_c15_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_resize_mat_cols_c18_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_resize_mat_rows_c17_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_dstgx_cols_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_dstgx_rows_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_dstgy_cols_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_dstgy_rows_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc13_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Array2xfMat_8_0_128_128_1_2_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry14_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry1_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_in_mat_cols_c16_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_in_mat_rows_c15_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_resize_mat_cols_c18_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_resize_mat_rows_c17_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_dstgx_cols_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_dstgx_rows_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_dstgy_cols_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_dstgy_rows_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc13_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_resize_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel_resize_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel_resize_accel, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
</table>
</item>
</section>
</profile>
