<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="4">
  <kernel name="sinGen" language="c" vlnv="xilinx.com:hls:sinGen:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="">
    <ports>
      <port name="S_AXI_CRTLS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
    </ports>
    <args>
      <arg name="Fs" addressQualifier="0" id="0" port="S_AXI_CRTLS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cycle" addressQualifier="0" id="1" port="S_AXI_CRTLS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="amp" addressQualifier="0" id="2" port="S_AXI_CRTLS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="binOffset" addressQualifier="0" id="3" port="S_AXI_CRTLS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="outIQ" addressQualifier="0" id="4" port="S_AXI_CRTLS" size="0x4" offset="0x400" hostOffset="0x0" hostSize="0x4" type="unsigned int[]"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
