# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do udp_tx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/rtl {H:/FPGA/cyclone source/03_udp_tx/rtl/gmii_to_rgmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/rtl" H:/FPGA/cyclone source/03_udp_tx/rtl/gmii_to_rgmii.v 
# -- Compiling module ddio_out_x4
# -- Compiling module ddio_out_x1
# -- Compiling module gmii_to_rgmii
# 
# Top level modules:
# 	gmii_to_rgmii
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/rtl {H:/FPGA/cyclone source/03_udp_tx/rtl/ip_checksum.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/rtl" H:/FPGA/cyclone source/03_udp_tx/rtl/ip_checksum.v 
# -- Compiling module ip_checksum
# 
# Top level modules:
# 	ip_checksum
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/rtl {H:/FPGA/cyclone source/03_udp_tx/rtl/eth_udp_tx_gmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/rtl" H:/FPGA/cyclone source/03_udp_tx/rtl/eth_udp_tx_gmii.v 
# -- Compiling module eth_udp_tx_gmii
# 
# Top level modules:
# 	eth_udp_tx_gmii
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/rtl {H:/FPGA/cyclone source/03_udp_tx/rtl/eht_udp_tx_gmii_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/rtl" H:/FPGA/cyclone source/03_udp_tx/rtl/eht_udp_tx_gmii_test.v 
# -- Compiling module eht_udp_tx_gmii_test
# 
# Top level modules:
# 	eht_udp_tx_gmii_test
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/rtl {H:/FPGA/cyclone source/03_udp_tx/rtl/crc32_d8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/rtl" H:/FPGA/cyclone source/03_udp_tx/rtl/crc32_d8.v 
# -- Compiling module crc32_d8
# 
# Top level modules:
# 	crc32_d8
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/prj/ip {H:/FPGA/cyclone source/03_udp_tx/prj/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/prj/ip" H:/FPGA/cyclone source/03_udp_tx/prj/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/prj/db {H:/FPGA/cyclone source/03_udp_tx/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/prj/db" H:/FPGA/cyclone source/03_udp_tx/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/03_udp_tx/prj/../testbench {H:/FPGA/cyclone source/03_udp_tx/prj/../testbench/udp_tx_test_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:00 on Jul 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/03_udp_tx/prj/../testbench" H:/FPGA/cyclone source/03_udp_tx/prj/../testbench/udp_tx_test_tb.v 
# -- Compiling module udp_tx_test_tb
# 
# Top level modules:
# 	udp_tx_test_tb
# End time: 10:58:00 on Jul 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  udp_tx_test_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" udp_tx_test_tb 
# Start time: 10:58:00 on Jul 28,2023
# Loading work.udp_tx_test_tb
# Loading work.eht_udp_tx_gmii_test
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.eth_udp_tx_gmii
# Loading work.ip_checksum
# Loading work.crc32_d8
# Loading work.gmii_to_rgmii
# Loading work.ddio_out_x4
# Loading altera_mf_ver.altddio_out
# Loading work.ddio_out_x1
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) H:/FPGA/cyclone source/03_udp_tx/rtl/eht_udp_tx_gmii_test.v(42): [PCDPC] - Port size (16) does not match connection size (32) for port 'data_len'. The port definition is at: H:/FPGA/cyclone source/03_udp_tx/rtl/eth_udp_tx_gmii.v(36).
#    Time: 0 ps  Iteration: 0  Instance: /udp_tx_test_tb/eht_udp_tx_gmii_test/eth_udp_tx_gmii File: H:/FPGA/cyclone source/03_udp_tx/rtl/eth_udp_tx_gmii.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: udp_tx_test_tb.eht_udp_tx_gmii_test.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 260000  Instance: udp_tx_test_tb.eht_udp_tx_gmii_test.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : H:/FPGA/cyclone source/03_udp_tx/prj/../testbench/udp_tx_test_tb.v(42)
#    Time: 5200 ns  Iteration: 0  Instance: /udp_tx_test_tb
# Break in Module udp_tx_test_tb at H:/FPGA/cyclone source/03_udp_tx/prj/../testbench/udp_tx_test_tb.v line 42
# End time: 11:05:24 on Jul 28,2023, Elapsed time: 0:07:24
# Errors: 0, Warnings: 1
