\doxysubsubsubsection{RCC Backup Domain Reset}
\hypertarget{group__RCC__Backup__Domain__Reset}{}\label{group__RCC__Backup__Domain__Reset}\index{RCC Backup Domain Reset@{RCC Backup Domain Reset}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__Backup__Domain__Reset_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~LL\+\_\+\+RCC\+\_\+\+Force\+Backup\+Domain\+Reset()
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCC__Backup__Domain__Reset_ga14f32622c65f4ae239ba8cb00d510321}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}}()~LL\+\_\+\+RCC\+\_\+\+Release\+Backup\+Domain\+Reset()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__Backup__Domain__Reset_ga3bf7da608ff985873ca8e248fb1dc4f0}\label{group__RCC__Backup__Domain__Reset_ga3bf7da608ff985873ca8e248fb1dc4f0} 
\index{RCC Backup Domain Reset@{RCC Backup Domain Reset}!\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}!RCC Backup Domain Reset@{RCC Backup Domain Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Force\+Backup\+Domain\+Reset()}



Macros to force or release the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\+\_\+\+CSR register. 

The SRAM2 is not affected by this reset. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01755}{1755}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__Backup__Domain__Reset_ga14f32622c65f4ae239ba8cb00d510321}\label{group__RCC__Backup__Domain__Reset_ga14f32622c65f4ae239ba8cb00d510321} 
\index{RCC Backup Domain Reset@{RCC Backup Domain Reset}!\_\_HAL\_RCC\_BACKUPRESET\_RELEASE@{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE@{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}!RCC Backup Domain Reset@{RCC Backup Domain Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Release\+Backup\+Domain\+Reset()}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01756}{1756}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

