// Seed: 3668853226
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5
);
  logic module_1;
  xor primCall (id_5, id_4, id_2, id_1, id_3);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd15,
    parameter id_6 = 32'd35
) (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    output wire id_3,
    input uwire _id_4,
    output wand id_5,
    input supply0 _id_6,
    output wor id_7,
    output wand id_8
    , id_10
);
  wire [id_4 : id_6] id_11;
  assign id_10 = -1'b0;
  wire id_12;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always @(posedge 1 or posedge -1) $unsigned(29);
  ;
endmodule
