`timescale 1ns/1ps
module datapath_legv8_tb;
	reg [4:0] DA, SA, SB, FS;
	reg W_en, c_out, B_sel, B_en, ram_en, alu_en, D_en, clk, rst;
	reg [63:0] k;
	reg [7:0] addr;
	wire [3:0] stat;
	wire [63:0] f;
	wire [15:0] r0, r1, r2, r3, r4, r5, r6, r7;

endmodule
