# Up_Down_Counter
This is the Verilog code and synthesis output of my parameterized up-down counter.
