# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/openram_demo.v
-v $(USER_PROJECT_VERILOG)/rtl/sram_32_16_sky130.v
-v /home/serdar/pdks/sky130A/libs.ref/sky130_sram_macros/verilog/sky130_sram_1kbyte_1rw1r_32x256_8.v

 