

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Wed Sep 10 19:53:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab1
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.540 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    46348|  70.160 ns|  0.813 ms|    5|  46349|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+-----------+----------+-----+-------+------------------------------------------------+
        |                                   |                         |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                    |
        |              Instance             |          Module         |   min   |   max   |    min    |    max   | min |  max  |                      Type                      |
        +-----------------------------------+-------------------------+---------+---------+-----------+----------+-----+-------+------------------------------------------------+
        |grp_compute_Pipeline_loop_i_fu_65  |compute_Pipeline_loop_i  |        2|    46343|  35.080 ns|  0.813 ms|    1|  46342|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------+-------------------------+---------+---------+-----------+----------+-----+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    142|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  18|    492|    326|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     47|    -|
|Register         |        -|   -|    231|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  18|    723|    515|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  20|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+
    |              Instance             |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_loop_i_fu_65  |compute_Pipeline_loop_i  |        0|  10|  162|  226|    0|
    |mul_32s_32s_64_2_1_U5              |mul_32s_32s_64_2_1       |        0|   4|  165|   50|    0|
    |mul_32s_32s_64_2_1_U6              |mul_32s_32s_64_2_1       |        0|   4|  165|   50|    0|
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                              |                         |        0|  18|  492|  326|    0|
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |result_fu_91_p2    |         -|   0|  0|  71|          64|          64|
    |icmp_ln6_fu_99_p2  |      icmp|   0|  0|  71|          64|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0| 142|         128|          65|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  29|          7|    1|          7|
    |ap_phi_mux_storemerge_i_phi_fu_57_p4  |   9|          2|   32|         64|
    |storemerge_i_reg_53                   |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  47|         11|   65|        135|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |aa_reg_127                                      |  64|   0|   64|          0|
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |bb_reg_132                                      |  64|   0|   64|          0|
    |grp_compute_Pipeline_loop_i_fu_65_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln6_reg_142                                |   1|   0|    1|          0|
    |storemerge_i_reg_53                             |  32|   0|   32|          0|
    |trunc_ln4_reg_137                               |  63|   0|   63|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 231|   0|  231|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|       compute|  return value|
|a         |   in|   32|     ap_none|             a|        scalar|
|b         |   in|   32|     ap_none|             b|        scalar|
|c         |  out|   32|      ap_vld|             c|       pointer|
|c_ap_vld  |  out|    1|      ap_vld|             c|       pointer|
+----------+-----+-----+------------+--------------+--------------+

