{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710149995654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710149995661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 11:39:55 2024 " "Processing started: Mon Mar 11 11:39:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710149995661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710149995661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710149995661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710149996200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710149996201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003727 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Master-logic " "Found design unit 1: ADC_Master-logic" {  } { { "ADC_Master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Master " "Found entity 1: ADC_Master" {  } { { "ADC_Master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcb_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcb_registers-Behavioral " "Found design unit 1: rcb_registers-Behavioral" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003774 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcb_registers " "Found entity 1: rcb_registers" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAN-Behavioral " "Found design unit 1: FAN-Behavioral" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003802 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAN " "Found entity 1: FAN" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcb_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCB_TOP-Behavioral " "Found design unit 1: RCB_TOP-Behavioral" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003823 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCB_TOP " "Found entity 1: RCB_TOP" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/estop.v 1 1 " "Found 1 design units, including 1 entities, in source file source/estop.v" { { "Info" "ISGN_ENTITY_NAME" "1 estop " "Found entity 1: estop" {  } { { "source/estop.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/estop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003850 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "rcb_top_old rcb_top.v(156) " "Verilog Module Declaration warning at rcb_top.v(156): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"rcb_top_old\"" {  } { { "source/rcb_top.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_top.v" 156 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710150003890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_top_old " "Found entity 1: rcb_top_old" {  } { { "source/rcb_top.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR rcb_spi.v(29) " "Verilog HDL Declaration information at rcb_spi.v(29): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710150003927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_spi " "Found entity 1: rcb_spi" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/PLL1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/pll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710150003975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150003975 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "FAN_TACHO_REG_OUT_1 RCB_TOP.vhd(420) " "VHDL error at RCB_TOP.vhd(420): object \"FAN_TACHO_REG_OUT_1\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 420 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003979 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "FAN_PWM_REG_OUT_1 RCB_TOP.vhd(421) " "VHDL error at RCB_TOP.vhd(421): object \"FAN_PWM_REG_OUT_1\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 421 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003979 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out FAN_PWM_REG_OUT_1 RCB_TOP.vhd(421) " "VHDL error at RCB_TOP.vhd(421): cannot associate formal port \"FAN_PWM_REG_OUT_1\" of mode \"out\" with an expression" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 421 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1710150003979 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "FAN_TACHO_REG_OUT_2 RCB_TOP.vhd(422) " "VHDL error at RCB_TOP.vhd(422): object \"FAN_TACHO_REG_OUT_2\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 422 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003979 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "FAN_PWM_REG_OUT_2 RCB_TOP.vhd(423) " "VHDL error at RCB_TOP.vhd(423): object \"FAN_PWM_REG_OUT_2\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 423 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out FAN_PWM_REG_OUT_2 RCB_TOP.vhd(423) " "VHDL error at RCB_TOP.vhd(423): cannot associate formal port \"FAN_PWM_REG_OUT_2\" of mode \"out\" with an expression" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 423 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN0 RCB_TOP.vhd(424) " "VHDL error at RCB_TOP.vhd(424): object \"AIN0\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 424 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN1 RCB_TOP.vhd(425) " "VHDL error at RCB_TOP.vhd(425): object \"AIN1\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 425 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN2 RCB_TOP.vhd(426) " "VHDL error at RCB_TOP.vhd(426): object \"AIN2\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 426 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN3 RCB_TOP.vhd(427) " "VHDL error at RCB_TOP.vhd(427): object \"AIN3\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 427 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN4 RCB_TOP.vhd(428) " "VHDL error at RCB_TOP.vhd(428): object \"AIN4\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 428 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN5 RCB_TOP.vhd(429) " "VHDL error at RCB_TOP.vhd(429): object \"AIN5\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 429 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN6 RCB_TOP.vhd(430) " "VHDL error at RCB_TOP.vhd(430): object \"AIN6\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 430 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "AIN7 RCB_TOP.vhd(431) " "VHDL error at RCB_TOP.vhd(431): object \"AIN7\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 431 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "FPGA_LEDs_OUT RCB_TOP.vhd(432) " "VHDL error at RCB_TOP.vhd(432): object \"FPGA_LEDs_OUT\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 432 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out FPGA_LEDs_OUT RCB_TOP.vhd(432) " "VHDL error at RCB_TOP.vhd(432): cannot associate formal port \"FPGA_LEDs_OUT\" of mode \"out\" with an expression" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 432 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "R_DIAG_PACK_CNT RCB_TOP.vhd(433) " "VHDL error at RCB_TOP.vhd(433): object \"R_DIAG_PACK_CNT\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 433 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "R_DIAG_ERR_CNT RCB_TOP.vhd(434) " "VHDL error at RCB_TOP.vhd(434): object \"R_DIAG_ERR_CNT\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 434 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "L_DIAG_PACK_CNT RCB_TOP.vhd(435) " "VHDL error at RCB_TOP.vhd(435): object \"L_DIAG_PACK_CNT\" is used but not declared" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 435 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710150003980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg " "Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150004062 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710150004250 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 11 11:40:04 2024 " "Processing ended: Mon Mar 11 11:40:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710150004250 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710150004250 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710150004250 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710150004250 ""}
