	component CRC_RAM_v1 is
		port (
			clk_s1_clk                     : in  std_logic                    := 'X';             -- clk
			clk_s2_clk                     : in  std_logic                    := 'X';             -- clk
			onchip_memory2_0_s1_address    : in  std_logic_vector(7 downto 0) := (others => 'X'); -- address
			onchip_memory2_0_s1_clken      : in  std_logic                    := 'X';             -- clken
			onchip_memory2_0_s1_chipselect : in  std_logic                    := 'X';             -- chipselect
			onchip_memory2_0_s1_write      : in  std_logic                    := 'X';             -- write
			onchip_memory2_0_s1_readdata   : out std_logic_vector(7 downto 0);                    -- readdata
			onchip_memory2_0_s1_writedata  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- writedata
			onchip_memory2_0_s2_address    : in  std_logic_vector(7 downto 0) := (others => 'X'); -- address
			onchip_memory2_0_s2_chipselect : in  std_logic                    := 'X';             -- chipselect
			onchip_memory2_0_s2_clken      : in  std_logic                    := 'X';             -- clken
			onchip_memory2_0_s2_write      : in  std_logic                    := 'X';             -- write
			onchip_memory2_0_s2_readdata   : out std_logic_vector(7 downto 0);                    -- readdata
			onchip_memory2_0_s2_writedata  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- writedata
			reset_s1_reset_n               : in  std_logic                    := 'X';             -- reset_n
			reset_s2_reset_n               : in  std_logic                    := 'X'              -- reset_n
		);
	end component CRC_RAM_v1;

