/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  wire [7:0] _05_;
  reg [2:0] _06_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_19z ? celloutsig_0_19z : celloutsig_0_22z[4]);
  assign celloutsig_0_0z = ~in_data[55];
  assign celloutsig_0_3z = ~in_data[82];
  assign celloutsig_0_4z = ~((celloutsig_0_2z[6] | celloutsig_0_2z[3]) & celloutsig_0_0z);
  assign celloutsig_0_30z = ~((celloutsig_0_15z | celloutsig_0_24z) & celloutsig_0_25z);
  assign celloutsig_0_67z = ~((celloutsig_0_11z | celloutsig_0_44z) & (celloutsig_0_13z | celloutsig_0_32z));
  assign celloutsig_1_5z = ~((in_data[131] | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_4z[5]));
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_2z) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_1z[11]) & (celloutsig_1_6z | celloutsig_1_10z));
  assign celloutsig_1_0z = in_data[116] | ~(in_data[173]);
  assign celloutsig_0_17z = celloutsig_0_4z | ~(celloutsig_0_11z);
  assign celloutsig_0_7z = celloutsig_0_3z | in_data[9];
  assign celloutsig_0_23z = celloutsig_0_12z | celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_3z | celloutsig_0_22z[9];
  assign celloutsig_0_20z = ~(_03_ ^ celloutsig_0_11z);
  reg [5:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_26z };
  assign { _04_[5:4], _01_, _04_[2:0] } = _22_;
  reg [7:0] _23_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 8'h00;
    else _23_ <= { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z };
  assign { _05_[7:6], _00_, _05_[4], _03_, _02_, _05_[1:0] } = _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_14z[2], celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_5z = { celloutsig_0_2z[6:5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z } & { in_data[22:20], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_14z = in_data[175:164] & celloutsig_1_13z[11:0];
  assign celloutsig_1_4z = in_data[130:122] / { 1'h1, in_data[144:140], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_5z[8:5], celloutsig_0_0z } / { 1'h1, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_37z = { celloutsig_0_15z, celloutsig_0_33z, _06_, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_31z } == { celloutsig_0_27z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_1_16z = celloutsig_1_13z[6:0] == { celloutsig_1_14z[10:7], celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_14z[11:1], celloutsig_1_7z } == { celloutsig_1_14z[0], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_31z = { celloutsig_0_5z[7:2], celloutsig_0_30z } == { _05_[6], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_32z = { celloutsig_0_5z[12:7], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_2z } === { in_data[13:3], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_1_10z = { celloutsig_1_1z[13:5], celloutsig_1_2z, celloutsig_1_3z } === { in_data[116:111], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[14:12], celloutsig_1_0z } >= in_data[108:105];
  assign celloutsig_0_16z = { celloutsig_0_2z[7:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z } >= { celloutsig_0_5z[8:2], _05_[7:6], _00_, _05_[4], _03_, _02_, _05_[1:0] };
  assign celloutsig_0_25z = { celloutsig_0_5z[12:6], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_18z } >= { celloutsig_0_14z[1:0], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_44z = { celloutsig_0_22z[5:2], celloutsig_0_30z } || { celloutsig_0_22z[9], celloutsig_0_31z, celloutsig_0_14z };
  assign celloutsig_0_6z = celloutsig_0_2z[6:2] || celloutsig_0_5z[11:7];
  assign celloutsig_1_17z = { celloutsig_1_13z[4], celloutsig_1_10z, celloutsig_1_11z } || { celloutsig_1_4z[3], celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_13z = { in_data[43:38], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z } || { _00_, _05_[4], _03_, _02_, celloutsig_0_10z };
  assign celloutsig_0_15z = { _05_[4], _03_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z } || { celloutsig_0_5z[6:4], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_19z = celloutsig_0_5z[11:8] || { celloutsig_0_10z[3:1], celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_23z } || { in_data[20:8], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_12z = celloutsig_0_0z & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_49z = celloutsig_0_2z[7:1] % { 1'h1, in_data[82:77] };
  assign celloutsig_0_68z = ~ { _06_[0], celloutsig_0_24z, celloutsig_0_51z, celloutsig_0_13z };
  assign celloutsig_0_36z = & { _06_[2:1], celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_0_51z = & { celloutsig_0_49z[5:0], celloutsig_0_41z, celloutsig_0_14z };
  assign celloutsig_1_3z = & in_data[107:103];
  assign celloutsig_1_6z = & celloutsig_1_1z[18:14];
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = & { celloutsig_1_8z, in_data[180:177] };
  assign celloutsig_1_18z = & { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_18z = & { celloutsig_0_17z, celloutsig_0_2z[7:1], celloutsig_0_1z };
  assign celloutsig_0_11z = | { celloutsig_0_4z, in_data[26:24] };
  assign celloutsig_0_8z = { celloutsig_0_2z[5:4], celloutsig_0_4z } << { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_1z[5:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z } << { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_41z = { _01_, _04_[2:0], celloutsig_0_6z, celloutsig_0_11z } >> { celloutsig_0_2z[4:2], celloutsig_0_14z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z } >> { celloutsig_1_4z[5:4], celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_2z[6:5], celloutsig_0_1z } >> { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_22z = { in_data[88:82], celloutsig_0_14z, celloutsig_0_20z } >> { celloutsig_0_5z[14:9], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[161:143] <<< { in_data[149:132], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[45:39], celloutsig_0_1z } <<< { in_data[7:2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_10z[3:1] <<< { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_2z[7], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_8z } <<< { _05_[7:6], _00_, _05_[4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_26z = ~((celloutsig_0_8z[0] & celloutsig_0_23z) | celloutsig_0_7z);
  assign _04_[3] = _01_;
  assign { _05_[5], _05_[3:2] } = { _00_, _03_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
