<profile>

<section name = "Vivado HLS Report for 'compute_pro_1'" level="0">
<item name = "Date">Sun Apr 28 16:07:37 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">mobile_net_hls_v1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.20, 3.675, 0.52</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name=" + mloop">18, 1312, 18 ~ 328, -, -, 1 ~ 4, no</column>
<column name="  ++ nloop">10, 320, 10, -, -, 1 ~ 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 356, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 197, 146, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 227, -</column>
<column name="Register">-, -, 346, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="moblie_net_hadd_1bkb_U2945">moblie_net_hadd_1bkb, 0, 2, 106, 112</column>
<column name="moblie_net_hmul_1cud_U2946">moblie_net_hmul_1cud, 0, 2, 91, 34</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_regs_U">compute_pro_1_inpcmv, 1, 0, 0, 32, 16, 1, 512</column>
<column name="output_temp_U">compute_pro_1_outcnw, 1, 0, 0, 4, 16, 1, 64</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tm_2_fu_366_p2">+, 0, 0, 38, 31, 1</column>
<column name="tmp_40_fu_336_p2">+, 0, 0, 39, 32, 6</column>
<column name="tn_2_fu_392_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_36_fu_298_p2">-, 0, 0, 39, 3, 32</column>
<column name="tmp_37_fu_312_p2">-, 0, 0, 39, 10, 32</column>
<column name="icmp_fu_351_p2">icmp, 0, 0, 20, 23, 1</column>
<column name="tmp_38_fu_317_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="tmp_39_fu_331_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="tmp_42_fu_361_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_44_fu_372_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="tmp_45_fu_387_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="mLoops_fu_304_p3">select, 0, 0, 32, 1, 3</column>
<column name="nLoops_fu_323_p3">select, 0, 0, 32, 1, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="grp_fu_272_p0">21, 4, 16, 64</column>
<column name="mac_dat_reg_248">9, 2, 16, 32</column>
<column name="output_buffer_V_din">15, 3, 16, 48</column>
<column name="output_temp_address1">15, 3, 2, 6</column>
<column name="output_temp_d1">15, 3, 16, 48</column>
<column name="tm_reg_236">9, 2, 31, 62</column>
<column name="tn_reg_260">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="icmp_reg_464">1, 0, 1, 0</column>
<column name="mLoops_reg_450">32, 0, 32, 0</column>
<column name="mac_dat_reg_248">16, 0, 16, 0</column>
<column name="mul_dat_reg_517">16, 0, 16, 0</column>
<column name="nLoops_reg_455">32, 0, 32, 0</column>
<column name="output_temp_addr_reg_491">2, 0, 2, 0</column>
<column name="output_temp_load_reg_527">16, 0, 16, 0</column>
<column name="tm_2_reg_471">31, 0, 31, 0</column>
<column name="tm_reg_236">31, 0, 31, 0</column>
<column name="tmp_1338_reg_445">32, 0, 32, 0</column>
<column name="tmp_1339_reg_437">32, 0, 32, 0</column>
<column name="tmp_1341_reg_502">16, 0, 16, 0</column>
<column name="tmp_1342_reg_497">16, 0, 16, 0</column>
<column name="tmp_39_reg_460">1, 0, 1, 0</column>
<column name="tmp_44_reg_476">1, 0, 1, 0</column>
<column name="tmp_49_reg_538">16, 0, 16, 0</column>
<column name="tmp_51_reg_532">16, 0, 16, 0</column>
<column name="tn_2_reg_486">6, 0, 6, 0</column>
<column name="tn_reg_260">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_pro.1, return value</column>
<column name="input_buffer_V_dout">in, 16, ap_fifo, input_buffer_V, pointer</column>
<column name="input_buffer_V_empty_n">in, 1, ap_fifo, input_buffer_V, pointer</column>
<column name="input_buffer_V_read">out, 1, ap_fifo, input_buffer_V, pointer</column>
<column name="weight_buffer_V_dout">in, 16, ap_fifo, weight_buffer_V, pointer</column>
<column name="weight_buffer_V_empty_n">in, 1, ap_fifo, weight_buffer_V, pointer</column>
<column name="weight_buffer_V_read">out, 1, ap_fifo, weight_buffer_V, pointer</column>
<column name="beta_buffer_V_dout">in, 16, ap_fifo, beta_buffer_V, pointer</column>
<column name="beta_buffer_V_empty_n">in, 1, ap_fifo, beta_buffer_V, pointer</column>
<column name="beta_buffer_V_read">out, 1, ap_fifo, beta_buffer_V, pointer</column>
<column name="output_buffer_V_din">out, 16, ap_fifo, output_buffer_V, pointer</column>
<column name="output_buffer_V_full_n">in, 1, ap_fifo, output_buffer_V, pointer</column>
<column name="output_buffer_V_write">out, 1, ap_fifo, output_buffer_V, pointer</column>
<column name="data_buffer_V_dout">in, 1, ap_fifo, data_buffer_V, pointer</column>
<column name="data_buffer_V_empty_n">in, 1, ap_fifo, data_buffer_V, pointer</column>
<column name="data_buffer_V_read">out, 1, ap_fifo, data_buffer_V, pointer</column>
<column name="result_buffer_V_din">out, 1, ap_fifo, result_buffer_V, pointer</column>
<column name="result_buffer_V_full_n">in, 1, ap_fifo, result_buffer_V, pointer</column>
<column name="result_buffer_V_write">out, 1, ap_fifo, result_buffer_V, pointer</column>
<column name="data_m_V_dout">in, 32, ap_fifo, data_m_V, pointer</column>
<column name="data_m_V_empty_n">in, 1, ap_fifo, data_m_V, pointer</column>
<column name="data_m_V_read">out, 1, ap_fifo, data_m_V, pointer</column>
<column name="data_n_V_dout">in, 32, ap_fifo, data_n_V, pointer</column>
<column name="data_n_V_empty_n">in, 1, ap_fifo, data_n_V, pointer</column>
<column name="data_n_V_read">out, 1, ap_fifo, data_n_V, pointer</column>
<column name="result_m_V_din">out, 32, ap_fifo, result_m_V, pointer</column>
<column name="result_m_V_full_n">in, 1, ap_fifo, result_m_V, pointer</column>
<column name="result_m_V_write">out, 1, ap_fifo, result_m_V, pointer</column>
<column name="result_n_V_din">out, 32, ap_fifo, result_n_V, pointer</column>
<column name="result_n_V_full_n">in, 1, ap_fifo, result_n_V, pointer</column>
<column name="result_n_V_write">out, 1, ap_fifo, result_n_V, pointer</column>
</table>
</item>
</section>
</profile>
