vhdl work "sumador.vhd"
vhdl work "main3.vhd"
verilog work "pruebasimulacion.v"
verilog work "C:/Xilinx/12.3/ISE_DS/ISE//verilog/src/glbl.v"
