<HTML><HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1"><META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css"><META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter"><script language="JavaScript" src="frametest.js"></script><TITLE> Backside Cache</TITLE></HEAD><BODY BGCOLOR="#ffffff"><DIV><a name="top"></a><!-- start of header --><!--#include virtual="/includes/framesetheader"--><!-- end of header --><!-- start of path --><TABLE border="0" cellpadding="0" cellspacing="2" width="432">          <TR>        <TD><FONT face="Geneva,Helvetica,Arial" size="1">        <B>PATH<IMG src="images/space.gif" width="6" height="12"></B><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a -->         <b>&gt;</b> PowerBook G4 Developer Note                </FONT></TD>        </TR></TABLE><!-- end of path --><A HREF="PBG4-21.html"><img src="images/up.gif" border="0" alt="Up"></A><nobr>&nbsp;</nobr><A HREF="PBG4-22.html"><img src="images/previous.gif" border="0" alt="Previous"></A><nobr>&nbsp;</nobr><A HREF="PBG4-24.html"><img src="images/next.gif" border="0" alt="Next"></A><nobr>&nbsp;</nobr><!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!--document.write(frameLink);//--></script><!-- end Show/Hide frames --></A><hr></DIV><H1 CLASS="H2-Heading2"><A NAME="pgfId-5087"></A><A NAME="29107"></A>Backside Cache<A NAME="marker-5085"></A><A NAME="marker-5086"></A></H1><P CLASS="T1-Text1"><A NAME="pgfId-5088"></A>The data storage for the backside L2 cache consists of 1&nbsp;MB of fast static RAM on the processor module. The controller and tag storage for the backside cache are built into the microprocessor. The cache controller includes bus management and control hardware that allows the cache to run at a sub-multiple of the processor's clock speed, rather than at the clock speed of the main system bus. The ratio of the clock speeds of the microprocessor and the backside cache is 2:1. </P><HR>Copyright &#169; 2000 Apple Computer, Inc.  (Last Updated December 19, 2000)<P><A HREF="PBG4-21.html"><img src="images/up.gif" border="0" alt="Up"></A><nobr>&nbsp;</nobr><A HREF="PBG4-22.html"><img src="images/previous.gif" border="0" alt="Previous"></A><nobr>&nbsp;</nobr><A HREF="PBG4-24.html"><img src="images/next.gif" border="0" alt="Next"></A><nobr>&nbsp;</nobr><!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!--document.write(frameLink);//--></script><!-- end Show/Hide frames --></A><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>