# Hardware implementation circuit
![S1-T1-Hardware-Implementation-Circuit](https://github.com/user-attachments/assets/3f905e6a-4928-491e-b8da-0a3aafbd7676)


# Logisim snapshots
![Logisim-S1-T1-main](https://github.com/user-attachments/assets/5d21d9e2-c3c1-42c4-ad7f-2435b5ecd545)
![Logisim-S1-T1-1](https://github.com/user-attachments/assets/6c8de8b8-7022-4de2-a6de-1e1c7bd4775c)
![Logisim-S1-T1-2](https://github.com/user-attachments/assets/d58407b3-846b-40b2-b31a-cd6dc60fe1be)
![Logisim-S1-T1-3](https://github.com/user-attachments/assets/24e2cd30-274b-47e3-8af3-012580ea4e45)
![Logisim-S1-T1-4](https://github.com/user-attachments/assets/6de50d06-ae2f-4e5d-9fd6-5aa93074cd4e)
![Logisim-S1-T1-5](https://github.com/user-attachments/assets/df50d4e5-0d9f-474f-adb3-335df533c309)
![Logisim-S1-T1-6](https://github.com/user-attachments/assets/37727e60-7b51-40bc-91e7-60c22a12264a)
![Logisim-S1-T1-7](https://github.com/user-attachments/assets/75640b6e-e3d5-468b-aa4e-adfd21b04abb)


# Verilog snapshots

<img width="960" alt="Verilog-S1-T1-1" src="https://github.com/user-attachments/assets/c4a00e83-edb0-4f11-89f0-850330f01976">
<img width="960" alt="Verilog-S1-T1-2" src="https://github.com/user-attachments/assets/32c0c6fc-e150-4dde-8e96-57f9d009a62a">
<img width="960" alt="Verilog-S1-T1-3" src="https://github.com/user-attachments/assets/1fa359eb-a64f-401e-bde7-150cc30c3ae9">
<img width="960" alt="Verilog-S1-T1-4" src="https://github.com/user-attachments/assets/6d5884c2-bd85-48cf-9ff7-9d80bf4214f7">


