module comparator (
    input clk,  // clock
    input rst,  // reset
    input pins[4],
    output incr
  ) {
  
  fsm state(.clk(clk),.rst(rst)) = {COMPARE,SLEEP};
  
  always {
    incr = 0;
    case (state.q) {
      state.COMPARE:
        if(&pins) {
          incr = 1;
          state.d = state.SLEEP;
        }
      
      state.SLEEP:       
        state.d = state.COMPARE;
    }
  }
}
