// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_106 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_388_p2;
reg   [0:0] icmp_ln86_reg_1396;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1840_fu_394_p2;
reg   [0:0] icmp_ln86_1840_reg_1407;
wire   [0:0] icmp_ln86_1841_fu_400_p2;
reg   [0:0] icmp_ln86_1841_reg_1412;
reg   [0:0] icmp_ln86_1841_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1841_reg_1412_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1842_fu_406_p2;
reg   [0:0] icmp_ln86_1842_reg_1418;
wire   [0:0] icmp_ln86_1843_fu_412_p2;
reg   [0:0] icmp_ln86_1843_reg_1424;
reg   [0:0] icmp_ln86_1843_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1844_fu_418_p2;
reg   [0:0] icmp_ln86_1844_reg_1430;
reg   [0:0] icmp_ln86_1844_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1844_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1844_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1845_fu_424_p2;
reg   [0:0] icmp_ln86_1845_reg_1436;
reg   [0:0] icmp_ln86_1845_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1845_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1845_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1846_fu_430_p2;
reg   [0:0] icmp_ln86_1846_reg_1442;
wire   [0:0] icmp_ln86_1847_fu_436_p2;
reg   [0:0] icmp_ln86_1847_reg_1448;
reg   [0:0] icmp_ln86_1847_reg_1448_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1848_fu_442_p2;
reg   [0:0] icmp_ln86_1848_reg_1454;
reg   [0:0] icmp_ln86_1848_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1848_reg_1454_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1849_fu_458_p2;
reg   [0:0] icmp_ln86_1849_reg_1460;
reg   [0:0] icmp_ln86_1849_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1849_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1849_reg_1460_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1850_fu_464_p2;
reg   [0:0] icmp_ln86_1850_reg_1466;
reg   [0:0] icmp_ln86_1850_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1850_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1850_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1851_fu_470_p2;
reg   [0:0] icmp_ln86_1851_reg_1472;
reg   [0:0] icmp_ln86_1851_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1851_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1851_reg_1472_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1851_reg_1472_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1852_fu_476_p2;
reg   [0:0] icmp_ln86_1852_reg_1478;
reg   [0:0] icmp_ln86_1852_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1852_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1852_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1852_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1852_reg_1478_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1853_fu_482_p2;
reg   [0:0] icmp_ln86_1853_reg_1484;
reg   [0:0] icmp_ln86_1853_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1853_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1853_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1853_reg_1484_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1853_reg_1484_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1853_reg_1484_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1854_fu_488_p2;
reg   [0:0] icmp_ln86_1854_reg_1490;
reg   [0:0] icmp_ln86_1854_reg_1490_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1855_fu_494_p2;
reg   [0:0] icmp_ln86_1855_reg_1495;
wire   [0:0] icmp_ln86_1856_fu_500_p2;
reg   [0:0] icmp_ln86_1856_reg_1500;
reg   [0:0] icmp_ln86_1856_reg_1500_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1857_fu_506_p2;
reg   [0:0] icmp_ln86_1857_reg_1505;
reg   [0:0] icmp_ln86_1857_reg_1505_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1858_fu_512_p2;
reg   [0:0] icmp_ln86_1858_reg_1510;
reg   [0:0] icmp_ln86_1858_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1858_reg_1510_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1859_fu_528_p2;
reg   [0:0] icmp_ln86_1859_reg_1515;
reg   [0:0] icmp_ln86_1859_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1859_reg_1515_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1860_fu_534_p2;
reg   [0:0] icmp_ln86_1860_reg_1520;
reg   [0:0] icmp_ln86_1860_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1860_reg_1520_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1861_fu_540_p2;
reg   [0:0] icmp_ln86_1861_reg_1525;
reg   [0:0] icmp_ln86_1861_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1861_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1861_reg_1525_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1862_fu_546_p2;
reg   [0:0] icmp_ln86_1862_reg_1530;
reg   [0:0] icmp_ln86_1862_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1862_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1862_reg_1530_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1863_fu_552_p2;
reg   [0:0] icmp_ln86_1863_reg_1535;
reg   [0:0] icmp_ln86_1863_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1863_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1863_reg_1535_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1864_fu_558_p2;
reg   [0:0] icmp_ln86_1864_reg_1540;
reg   [0:0] icmp_ln86_1864_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1864_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1864_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1864_reg_1540_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1865_fu_564_p2;
reg   [0:0] icmp_ln86_1865_reg_1545;
reg   [0:0] icmp_ln86_1865_reg_1545_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1865_reg_1545_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1865_reg_1545_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1865_reg_1545_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1866_fu_570_p2;
reg   [0:0] icmp_ln86_1866_reg_1550;
reg   [0:0] icmp_ln86_1866_reg_1550_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1866_reg_1550_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1866_reg_1550_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1866_reg_1550_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1867_fu_576_p2;
reg   [0:0] icmp_ln86_1867_reg_1555;
reg   [0:0] icmp_ln86_1867_reg_1555_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1867_reg_1555_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1867_reg_1555_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1867_reg_1555_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1867_reg_1555_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1868_fu_582_p2;
reg   [0:0] icmp_ln86_1868_reg_1560;
reg   [0:0] icmp_ln86_1868_reg_1560_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1868_reg_1560_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1868_reg_1560_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1868_reg_1560_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1868_reg_1560_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1869_fu_588_p2;
reg   [0:0] icmp_ln86_1869_reg_1565;
reg   [0:0] icmp_ln86_1869_reg_1565_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1869_reg_1565_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1869_reg_1565_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1869_reg_1565_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1869_reg_1565_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1869_reg_1565_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_594_p2;
reg   [0:0] and_ln102_reg_1570;
reg   [0:0] and_ln102_reg_1570_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1570_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_605_p2;
reg   [0:0] and_ln104_reg_1580;
wire   [0:0] and_ln102_2069_fu_610_p2;
reg   [0:0] and_ln102_2069_reg_1586;
wire   [0:0] and_ln104_351_fu_619_p2;
reg   [0:0] and_ln104_351_reg_1593;
wire   [0:0] and_ln102_2073_fu_624_p2;
reg   [0:0] and_ln102_2073_reg_1598;
wire   [0:0] and_ln102_2074_fu_634_p2;
reg   [0:0] and_ln102_2074_reg_1604;
wire   [0:0] or_ln117_fu_650_p2;
reg   [0:0] or_ln117_reg_1610;
wire   [0:0] xor_ln104_fu_656_p2;
reg   [0:0] xor_ln104_reg_1615;
wire   [0:0] and_ln102_2070_fu_661_p2;
reg   [0:0] and_ln102_2070_reg_1621;
wire   [0:0] and_ln104_352_fu_670_p2;
reg   [0:0] and_ln104_352_reg_1627;
reg   [0:0] and_ln104_352_reg_1627_pp0_iter3_reg;
wire   [0:0] and_ln102_2075_fu_680_p2;
reg   [0:0] and_ln102_2075_reg_1633;
wire   [3:0] select_ln117_1793_fu_781_p3;
reg   [3:0] select_ln117_1793_reg_1638;
wire   [0:0] or_ln117_1681_fu_788_p2;
reg   [0:0] or_ln117_1681_reg_1643;
wire   [0:0] and_ln102_2068_fu_793_p2;
reg   [0:0] and_ln102_2068_reg_1649;
wire   [0:0] and_ln104_350_fu_802_p2;
reg   [0:0] and_ln104_350_reg_1655;
wire   [0:0] and_ln102_2071_fu_807_p2;
reg   [0:0] and_ln102_2071_reg_1661;
wire   [0:0] and_ln102_2077_fu_821_p2;
reg   [0:0] and_ln102_2077_reg_1667;
wire   [0:0] or_ln117_1685_fu_895_p2;
reg   [0:0] or_ln117_1685_reg_1673;
wire   [3:0] select_ln117_1799_fu_909_p3;
reg   [3:0] select_ln117_1799_reg_1678;
wire   [0:0] and_ln104_353_fu_922_p2;
reg   [0:0] and_ln104_353_reg_1683;
wire   [0:0] and_ln102_2072_fu_927_p2;
reg   [0:0] and_ln102_2072_reg_1688;
reg   [0:0] and_ln102_2072_reg_1688_pp0_iter5_reg;
wire   [0:0] and_ln104_354_fu_936_p2;
reg   [0:0] and_ln104_354_reg_1695;
reg   [0:0] and_ln104_354_reg_1695_pp0_iter5_reg;
reg   [0:0] and_ln104_354_reg_1695_pp0_iter6_reg;
wire   [0:0] and_ln102_2078_fu_951_p2;
reg   [0:0] and_ln102_2078_reg_1701;
wire   [0:0] or_ln117_1690_fu_1034_p2;
reg   [0:0] or_ln117_1690_reg_1706;
wire   [4:0] select_ln117_1805_fu_1046_p3;
reg   [4:0] select_ln117_1805_reg_1711;
wire   [0:0] or_ln117_1692_fu_1054_p2;
reg   [0:0] or_ln117_1692_reg_1716;
wire   [0:0] or_ln117_1694_fu_1060_p2;
reg   [0:0] or_ln117_1694_reg_1722;
reg   [0:0] or_ln117_1694_reg_1722_pp0_iter5_reg;
wire   [0:0] or_ln117_1696_fu_1136_p2;
reg   [0:0] or_ln117_1696_reg_1730;
wire   [4:0] select_ln117_1811_fu_1149_p3;
reg   [4:0] select_ln117_1811_reg_1735;
wire   [0:0] or_ln117_1700_fu_1211_p2;
reg   [0:0] or_ln117_1700_reg_1740;
wire   [4:0] select_ln117_1815_fu_1225_p3;
reg   [4:0] select_ln117_1815_reg_1745;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_fu_448_p4;
wire   [15:0] tmp_34_fu_518_p4;
wire   [0:0] xor_ln104_881_fu_600_p2;
wire   [0:0] xor_ln104_883_fu_614_p2;
wire   [0:0] xor_ln104_887_fu_629_p2;
wire   [0:0] and_ln102_2082_fu_639_p2;
wire   [0:0] and_ln102_2083_fu_644_p2;
wire   [0:0] xor_ln104_884_fu_665_p2;
wire   [0:0] xor_ln104_888_fu_675_p2;
wire   [0:0] and_ln102_2085_fu_693_p2;
wire   [0:0] and_ln102_2081_fu_685_p2;
wire   [0:0] xor_ln117_fu_703_p2;
wire   [1:0] zext_ln117_fu_709_p1;
wire   [1:0] select_ln117_fu_713_p3;
wire   [1:0] select_ln117_1788_fu_720_p3;
wire   [0:0] and_ln102_2084_fu_689_p2;
wire   [2:0] zext_ln117_201_fu_727_p1;
wire   [0:0] or_ln117_1677_fu_731_p2;
wire   [2:0] select_ln117_1789_fu_736_p3;
wire   [0:0] or_ln117_1678_fu_743_p2;
wire   [0:0] and_ln102_2086_fu_698_p2;
wire   [2:0] select_ln117_1790_fu_747_p3;
wire   [0:0] or_ln117_1679_fu_755_p2;
wire   [2:0] select_ln117_1791_fu_761_p3;
wire   [2:0] select_ln117_1792_fu_769_p3;
wire   [3:0] zext_ln117_202_fu_777_p1;
wire   [0:0] xor_ln104_882_fu_797_p2;
wire   [0:0] xor_ln104_889_fu_812_p2;
wire   [0:0] and_ln102_2088_fu_830_p2;
wire   [0:0] and_ln102_2076_fu_817_p2;
wire   [0:0] and_ln102_2087_fu_826_p2;
wire   [0:0] or_ln117_1680_fu_845_p2;
wire   [0:0] and_ln102_2089_fu_835_p2;
wire   [3:0] select_ln117_1794_fu_850_p3;
wire   [0:0] or_ln117_1682_fu_857_p2;
wire   [3:0] select_ln117_1795_fu_862_p3;
wire   [0:0] or_ln117_1683_fu_869_p2;
wire   [0:0] and_ln102_2090_fu_840_p2;
wire   [3:0] select_ln117_1796_fu_873_p3;
wire   [0:0] or_ln117_1684_fu_881_p2;
wire   [3:0] select_ln117_1797_fu_887_p3;
wire   [3:0] select_ln117_1798_fu_901_p3;
wire   [0:0] xor_ln104_885_fu_917_p2;
wire   [0:0] xor_ln104_886_fu_931_p2;
wire   [0:0] xor_ln104_890_fu_941_p2;
wire   [0:0] and_ln102_2091_fu_956_p2;
wire   [0:0] xor_ln104_891_fu_946_p2;
wire   [0:0] and_ln102_2094_fu_970_p2;
wire   [0:0] and_ln102_2092_fu_961_p2;
wire   [0:0] or_ln117_1686_fu_980_p2;
wire   [3:0] select_ln117_1800_fu_985_p3;
wire   [0:0] and_ln102_2093_fu_966_p2;
wire   [4:0] zext_ln117_203_fu_992_p1;
wire   [0:0] or_ln117_1687_fu_996_p2;
wire   [4:0] select_ln117_1801_fu_1001_p3;
wire   [0:0] or_ln117_1688_fu_1008_p2;
wire   [0:0] and_ln102_2095_fu_975_p2;
wire   [4:0] select_ln117_1802_fu_1012_p3;
wire   [0:0] or_ln117_1689_fu_1020_p2;
wire   [4:0] select_ln117_1803_fu_1026_p3;
wire   [4:0] select_ln117_1804_fu_1038_p3;
wire   [0:0] xor_ln104_892_fu_1064_p2;
wire   [0:0] and_ln102_2097_fu_1077_p2;
wire   [0:0] and_ln102_2079_fu_1069_p2;
wire   [0:0] and_ln102_2096_fu_1073_p2;
wire   [0:0] or_ln117_1691_fu_1092_p2;
wire   [0:0] and_ln102_2098_fu_1082_p2;
wire   [4:0] select_ln117_1806_fu_1097_p3;
wire   [0:0] or_ln117_1693_fu_1104_p2;
wire   [4:0] select_ln117_1807_fu_1109_p3;
wire   [0:0] and_ln102_2099_fu_1087_p2;
wire   [4:0] select_ln117_1808_fu_1116_p3;
wire   [0:0] or_ln117_1695_fu_1124_p2;
wire   [4:0] select_ln117_1809_fu_1129_p3;
wire   [4:0] select_ln117_1810_fu_1141_p3;
wire   [0:0] xor_ln104_893_fu_1157_p2;
wire   [0:0] and_ln102_2100_fu_1166_p2;
wire   [0:0] and_ln102_2080_fu_1162_p2;
wire   [0:0] and_ln102_2101_fu_1171_p2;
wire   [0:0] or_ln117_1697_fu_1181_p2;
wire   [0:0] or_ln117_1698_fu_1186_p2;
wire   [0:0] and_ln102_2102_fu_1176_p2;
wire   [4:0] select_ln117_1812_fu_1190_p3;
wire   [0:0] or_ln117_1699_fu_1197_p2;
wire   [4:0] select_ln117_1813_fu_1203_p3;
wire   [4:0] select_ln117_1814_fu_1217_p3;
wire   [0:0] xor_ln104_894_fu_1233_p2;
wire   [0:0] and_ln102_2103_fu_1238_p2;
wire   [0:0] and_ln102_2104_fu_1243_p2;
wire   [0:0] or_ln117_1701_fu_1248_p2;
wire   [12:0] agg_result_fu_1260_p65;
wire   [4:0] agg_result_fu_1260_p66;
wire   [12:0] agg_result_fu_1260_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1260_p1;
wire   [4:0] agg_result_fu_1260_p3;
wire   [4:0] agg_result_fu_1260_p5;
wire   [4:0] agg_result_fu_1260_p7;
wire   [4:0] agg_result_fu_1260_p9;
wire   [4:0] agg_result_fu_1260_p11;
wire   [4:0] agg_result_fu_1260_p13;
wire   [4:0] agg_result_fu_1260_p15;
wire   [4:0] agg_result_fu_1260_p17;
wire   [4:0] agg_result_fu_1260_p19;
wire   [4:0] agg_result_fu_1260_p21;
wire   [4:0] agg_result_fu_1260_p23;
wire   [4:0] agg_result_fu_1260_p25;
wire   [4:0] agg_result_fu_1260_p27;
wire   [4:0] agg_result_fu_1260_p29;
wire   [4:0] agg_result_fu_1260_p31;
wire  signed [4:0] agg_result_fu_1260_p33;
wire  signed [4:0] agg_result_fu_1260_p35;
wire  signed [4:0] agg_result_fu_1260_p37;
wire  signed [4:0] agg_result_fu_1260_p39;
wire  signed [4:0] agg_result_fu_1260_p41;
wire  signed [4:0] agg_result_fu_1260_p43;
wire  signed [4:0] agg_result_fu_1260_p45;
wire  signed [4:0] agg_result_fu_1260_p47;
wire  signed [4:0] agg_result_fu_1260_p49;
wire  signed [4:0] agg_result_fu_1260_p51;
wire  signed [4:0] agg_result_fu_1260_p53;
wire  signed [4:0] agg_result_fu_1260_p55;
wire  signed [4:0] agg_result_fu_1260_p57;
wire  signed [4:0] agg_result_fu_1260_p59;
wire  signed [4:0] agg_result_fu_1260_p61;
wire  signed [4:0] agg_result_fu_1260_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x11 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x11_U2558(
    .din0(13'd8157),
    .din1(13'd90),
    .din2(13'd8012),
    .din3(13'd39),
    .din4(13'd239),
    .din5(13'd7793),
    .din6(13'd1868),
    .din7(13'd10),
    .din8(13'd979),
    .din9(13'd8015),
    .din10(13'd1185),
    .din11(13'd13),
    .din12(13'd7767),
    .din13(13'd8042),
    .din14(13'd7963),
    .din15(13'd39),
    .din16(13'd1663),
    .din17(13'd8008),
    .din18(13'd549),
    .din19(13'd8188),
    .din20(13'd8098),
    .din21(13'd569),
    .din22(13'd7912),
    .din23(13'd451),
    .din24(13'd2582),
    .din25(13'd7814),
    .din26(13'd149),
    .din27(13'd1531),
    .din28(13'd8064),
    .din29(13'd1664),
    .din30(13'd56),
    .din31(13'd8173),
    .def(agg_result_fu_1260_p65),
    .sel(agg_result_fu_1260_p66),
    .dout(agg_result_fu_1260_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2068_reg_1649 <= and_ln102_2068_fu_793_p2;
        and_ln102_2069_reg_1586 <= and_ln102_2069_fu_610_p2;
        and_ln102_2070_reg_1621 <= and_ln102_2070_fu_661_p2;
        and_ln102_2071_reg_1661 <= and_ln102_2071_fu_807_p2;
        and_ln102_2072_reg_1688 <= and_ln102_2072_fu_927_p2;
        and_ln102_2072_reg_1688_pp0_iter5_reg <= and_ln102_2072_reg_1688;
        and_ln102_2073_reg_1598 <= and_ln102_2073_fu_624_p2;
        and_ln102_2074_reg_1604 <= and_ln102_2074_fu_634_p2;
        and_ln102_2075_reg_1633 <= and_ln102_2075_fu_680_p2;
        and_ln102_2077_reg_1667 <= and_ln102_2077_fu_821_p2;
        and_ln102_2078_reg_1701 <= and_ln102_2078_fu_951_p2;
        and_ln102_reg_1570 <= and_ln102_fu_594_p2;
        and_ln102_reg_1570_pp0_iter1_reg <= and_ln102_reg_1570;
        and_ln102_reg_1570_pp0_iter2_reg <= and_ln102_reg_1570_pp0_iter1_reg;
        and_ln104_350_reg_1655 <= and_ln104_350_fu_802_p2;
        and_ln104_351_reg_1593 <= and_ln104_351_fu_619_p2;
        and_ln104_352_reg_1627 <= and_ln104_352_fu_670_p2;
        and_ln104_352_reg_1627_pp0_iter3_reg <= and_ln104_352_reg_1627;
        and_ln104_353_reg_1683 <= and_ln104_353_fu_922_p2;
        and_ln104_354_reg_1695 <= and_ln104_354_fu_936_p2;
        and_ln104_354_reg_1695_pp0_iter5_reg <= and_ln104_354_reg_1695;
        and_ln104_354_reg_1695_pp0_iter6_reg <= and_ln104_354_reg_1695_pp0_iter5_reg;
        and_ln104_reg_1580 <= and_ln104_fu_605_p2;
        icmp_ln86_1840_reg_1407 <= icmp_ln86_1840_fu_394_p2;
        icmp_ln86_1841_reg_1412 <= icmp_ln86_1841_fu_400_p2;
        icmp_ln86_1841_reg_1412_pp0_iter1_reg <= icmp_ln86_1841_reg_1412;
        icmp_ln86_1841_reg_1412_pp0_iter2_reg <= icmp_ln86_1841_reg_1412_pp0_iter1_reg;
        icmp_ln86_1842_reg_1418 <= icmp_ln86_1842_fu_406_p2;
        icmp_ln86_1843_reg_1424 <= icmp_ln86_1843_fu_412_p2;
        icmp_ln86_1843_reg_1424_pp0_iter1_reg <= icmp_ln86_1843_reg_1424;
        icmp_ln86_1844_reg_1430 <= icmp_ln86_1844_fu_418_p2;
        icmp_ln86_1844_reg_1430_pp0_iter1_reg <= icmp_ln86_1844_reg_1430;
        icmp_ln86_1844_reg_1430_pp0_iter2_reg <= icmp_ln86_1844_reg_1430_pp0_iter1_reg;
        icmp_ln86_1844_reg_1430_pp0_iter3_reg <= icmp_ln86_1844_reg_1430_pp0_iter2_reg;
        icmp_ln86_1845_reg_1436 <= icmp_ln86_1845_fu_424_p2;
        icmp_ln86_1845_reg_1436_pp0_iter1_reg <= icmp_ln86_1845_reg_1436;
        icmp_ln86_1845_reg_1436_pp0_iter2_reg <= icmp_ln86_1845_reg_1436_pp0_iter1_reg;
        icmp_ln86_1845_reg_1436_pp0_iter3_reg <= icmp_ln86_1845_reg_1436_pp0_iter2_reg;
        icmp_ln86_1846_reg_1442 <= icmp_ln86_1846_fu_430_p2;
        icmp_ln86_1847_reg_1448 <= icmp_ln86_1847_fu_436_p2;
        icmp_ln86_1847_reg_1448_pp0_iter1_reg <= icmp_ln86_1847_reg_1448;
        icmp_ln86_1848_reg_1454 <= icmp_ln86_1848_fu_442_p2;
        icmp_ln86_1848_reg_1454_pp0_iter1_reg <= icmp_ln86_1848_reg_1454;
        icmp_ln86_1848_reg_1454_pp0_iter2_reg <= icmp_ln86_1848_reg_1454_pp0_iter1_reg;
        icmp_ln86_1849_reg_1460 <= icmp_ln86_1849_fu_458_p2;
        icmp_ln86_1849_reg_1460_pp0_iter1_reg <= icmp_ln86_1849_reg_1460;
        icmp_ln86_1849_reg_1460_pp0_iter2_reg <= icmp_ln86_1849_reg_1460_pp0_iter1_reg;
        icmp_ln86_1849_reg_1460_pp0_iter3_reg <= icmp_ln86_1849_reg_1460_pp0_iter2_reg;
        icmp_ln86_1850_reg_1466 <= icmp_ln86_1850_fu_464_p2;
        icmp_ln86_1850_reg_1466_pp0_iter1_reg <= icmp_ln86_1850_reg_1466;
        icmp_ln86_1850_reg_1466_pp0_iter2_reg <= icmp_ln86_1850_reg_1466_pp0_iter1_reg;
        icmp_ln86_1850_reg_1466_pp0_iter3_reg <= icmp_ln86_1850_reg_1466_pp0_iter2_reg;
        icmp_ln86_1851_reg_1472 <= icmp_ln86_1851_fu_470_p2;
        icmp_ln86_1851_reg_1472_pp0_iter1_reg <= icmp_ln86_1851_reg_1472;
        icmp_ln86_1851_reg_1472_pp0_iter2_reg <= icmp_ln86_1851_reg_1472_pp0_iter1_reg;
        icmp_ln86_1851_reg_1472_pp0_iter3_reg <= icmp_ln86_1851_reg_1472_pp0_iter2_reg;
        icmp_ln86_1851_reg_1472_pp0_iter4_reg <= icmp_ln86_1851_reg_1472_pp0_iter3_reg;
        icmp_ln86_1852_reg_1478 <= icmp_ln86_1852_fu_476_p2;
        icmp_ln86_1852_reg_1478_pp0_iter1_reg <= icmp_ln86_1852_reg_1478;
        icmp_ln86_1852_reg_1478_pp0_iter2_reg <= icmp_ln86_1852_reg_1478_pp0_iter1_reg;
        icmp_ln86_1852_reg_1478_pp0_iter3_reg <= icmp_ln86_1852_reg_1478_pp0_iter2_reg;
        icmp_ln86_1852_reg_1478_pp0_iter4_reg <= icmp_ln86_1852_reg_1478_pp0_iter3_reg;
        icmp_ln86_1852_reg_1478_pp0_iter5_reg <= icmp_ln86_1852_reg_1478_pp0_iter4_reg;
        icmp_ln86_1853_reg_1484 <= icmp_ln86_1853_fu_482_p2;
        icmp_ln86_1853_reg_1484_pp0_iter1_reg <= icmp_ln86_1853_reg_1484;
        icmp_ln86_1853_reg_1484_pp0_iter2_reg <= icmp_ln86_1853_reg_1484_pp0_iter1_reg;
        icmp_ln86_1853_reg_1484_pp0_iter3_reg <= icmp_ln86_1853_reg_1484_pp0_iter2_reg;
        icmp_ln86_1853_reg_1484_pp0_iter4_reg <= icmp_ln86_1853_reg_1484_pp0_iter3_reg;
        icmp_ln86_1853_reg_1484_pp0_iter5_reg <= icmp_ln86_1853_reg_1484_pp0_iter4_reg;
        icmp_ln86_1853_reg_1484_pp0_iter6_reg <= icmp_ln86_1853_reg_1484_pp0_iter5_reg;
        icmp_ln86_1854_reg_1490 <= icmp_ln86_1854_fu_488_p2;
        icmp_ln86_1854_reg_1490_pp0_iter1_reg <= icmp_ln86_1854_reg_1490;
        icmp_ln86_1855_reg_1495 <= icmp_ln86_1855_fu_494_p2;
        icmp_ln86_1856_reg_1500 <= icmp_ln86_1856_fu_500_p2;
        icmp_ln86_1856_reg_1500_pp0_iter1_reg <= icmp_ln86_1856_reg_1500;
        icmp_ln86_1857_reg_1505 <= icmp_ln86_1857_fu_506_p2;
        icmp_ln86_1857_reg_1505_pp0_iter1_reg <= icmp_ln86_1857_reg_1505;
        icmp_ln86_1858_reg_1510 <= icmp_ln86_1858_fu_512_p2;
        icmp_ln86_1858_reg_1510_pp0_iter1_reg <= icmp_ln86_1858_reg_1510;
        icmp_ln86_1858_reg_1510_pp0_iter2_reg <= icmp_ln86_1858_reg_1510_pp0_iter1_reg;
        icmp_ln86_1859_reg_1515 <= icmp_ln86_1859_fu_528_p2;
        icmp_ln86_1859_reg_1515_pp0_iter1_reg <= icmp_ln86_1859_reg_1515;
        icmp_ln86_1859_reg_1515_pp0_iter2_reg <= icmp_ln86_1859_reg_1515_pp0_iter1_reg;
        icmp_ln86_1860_reg_1520 <= icmp_ln86_1860_fu_534_p2;
        icmp_ln86_1860_reg_1520_pp0_iter1_reg <= icmp_ln86_1860_reg_1520;
        icmp_ln86_1860_reg_1520_pp0_iter2_reg <= icmp_ln86_1860_reg_1520_pp0_iter1_reg;
        icmp_ln86_1861_reg_1525 <= icmp_ln86_1861_fu_540_p2;
        icmp_ln86_1861_reg_1525_pp0_iter1_reg <= icmp_ln86_1861_reg_1525;
        icmp_ln86_1861_reg_1525_pp0_iter2_reg <= icmp_ln86_1861_reg_1525_pp0_iter1_reg;
        icmp_ln86_1861_reg_1525_pp0_iter3_reg <= icmp_ln86_1861_reg_1525_pp0_iter2_reg;
        icmp_ln86_1862_reg_1530 <= icmp_ln86_1862_fu_546_p2;
        icmp_ln86_1862_reg_1530_pp0_iter1_reg <= icmp_ln86_1862_reg_1530;
        icmp_ln86_1862_reg_1530_pp0_iter2_reg <= icmp_ln86_1862_reg_1530_pp0_iter1_reg;
        icmp_ln86_1862_reg_1530_pp0_iter3_reg <= icmp_ln86_1862_reg_1530_pp0_iter2_reg;
        icmp_ln86_1863_reg_1535 <= icmp_ln86_1863_fu_552_p2;
        icmp_ln86_1863_reg_1535_pp0_iter1_reg <= icmp_ln86_1863_reg_1535;
        icmp_ln86_1863_reg_1535_pp0_iter2_reg <= icmp_ln86_1863_reg_1535_pp0_iter1_reg;
        icmp_ln86_1863_reg_1535_pp0_iter3_reg <= icmp_ln86_1863_reg_1535_pp0_iter2_reg;
        icmp_ln86_1864_reg_1540 <= icmp_ln86_1864_fu_558_p2;
        icmp_ln86_1864_reg_1540_pp0_iter1_reg <= icmp_ln86_1864_reg_1540;
        icmp_ln86_1864_reg_1540_pp0_iter2_reg <= icmp_ln86_1864_reg_1540_pp0_iter1_reg;
        icmp_ln86_1864_reg_1540_pp0_iter3_reg <= icmp_ln86_1864_reg_1540_pp0_iter2_reg;
        icmp_ln86_1864_reg_1540_pp0_iter4_reg <= icmp_ln86_1864_reg_1540_pp0_iter3_reg;
        icmp_ln86_1865_reg_1545 <= icmp_ln86_1865_fu_564_p2;
        icmp_ln86_1865_reg_1545_pp0_iter1_reg <= icmp_ln86_1865_reg_1545;
        icmp_ln86_1865_reg_1545_pp0_iter2_reg <= icmp_ln86_1865_reg_1545_pp0_iter1_reg;
        icmp_ln86_1865_reg_1545_pp0_iter3_reg <= icmp_ln86_1865_reg_1545_pp0_iter2_reg;
        icmp_ln86_1865_reg_1545_pp0_iter4_reg <= icmp_ln86_1865_reg_1545_pp0_iter3_reg;
        icmp_ln86_1866_reg_1550 <= icmp_ln86_1866_fu_570_p2;
        icmp_ln86_1866_reg_1550_pp0_iter1_reg <= icmp_ln86_1866_reg_1550;
        icmp_ln86_1866_reg_1550_pp0_iter2_reg <= icmp_ln86_1866_reg_1550_pp0_iter1_reg;
        icmp_ln86_1866_reg_1550_pp0_iter3_reg <= icmp_ln86_1866_reg_1550_pp0_iter2_reg;
        icmp_ln86_1866_reg_1550_pp0_iter4_reg <= icmp_ln86_1866_reg_1550_pp0_iter3_reg;
        icmp_ln86_1867_reg_1555 <= icmp_ln86_1867_fu_576_p2;
        icmp_ln86_1867_reg_1555_pp0_iter1_reg <= icmp_ln86_1867_reg_1555;
        icmp_ln86_1867_reg_1555_pp0_iter2_reg <= icmp_ln86_1867_reg_1555_pp0_iter1_reg;
        icmp_ln86_1867_reg_1555_pp0_iter3_reg <= icmp_ln86_1867_reg_1555_pp0_iter2_reg;
        icmp_ln86_1867_reg_1555_pp0_iter4_reg <= icmp_ln86_1867_reg_1555_pp0_iter3_reg;
        icmp_ln86_1867_reg_1555_pp0_iter5_reg <= icmp_ln86_1867_reg_1555_pp0_iter4_reg;
        icmp_ln86_1868_reg_1560 <= icmp_ln86_1868_fu_582_p2;
        icmp_ln86_1868_reg_1560_pp0_iter1_reg <= icmp_ln86_1868_reg_1560;
        icmp_ln86_1868_reg_1560_pp0_iter2_reg <= icmp_ln86_1868_reg_1560_pp0_iter1_reg;
        icmp_ln86_1868_reg_1560_pp0_iter3_reg <= icmp_ln86_1868_reg_1560_pp0_iter2_reg;
        icmp_ln86_1868_reg_1560_pp0_iter4_reg <= icmp_ln86_1868_reg_1560_pp0_iter3_reg;
        icmp_ln86_1868_reg_1560_pp0_iter5_reg <= icmp_ln86_1868_reg_1560_pp0_iter4_reg;
        icmp_ln86_1869_reg_1565 <= icmp_ln86_1869_fu_588_p2;
        icmp_ln86_1869_reg_1565_pp0_iter1_reg <= icmp_ln86_1869_reg_1565;
        icmp_ln86_1869_reg_1565_pp0_iter2_reg <= icmp_ln86_1869_reg_1565_pp0_iter1_reg;
        icmp_ln86_1869_reg_1565_pp0_iter3_reg <= icmp_ln86_1869_reg_1565_pp0_iter2_reg;
        icmp_ln86_1869_reg_1565_pp0_iter4_reg <= icmp_ln86_1869_reg_1565_pp0_iter3_reg;
        icmp_ln86_1869_reg_1565_pp0_iter5_reg <= icmp_ln86_1869_reg_1565_pp0_iter4_reg;
        icmp_ln86_1869_reg_1565_pp0_iter6_reg <= icmp_ln86_1869_reg_1565_pp0_iter5_reg;
        icmp_ln86_reg_1396 <= icmp_ln86_fu_388_p2;
        icmp_ln86_reg_1396_pp0_iter1_reg <= icmp_ln86_reg_1396;
        icmp_ln86_reg_1396_pp0_iter2_reg <= icmp_ln86_reg_1396_pp0_iter1_reg;
        icmp_ln86_reg_1396_pp0_iter3_reg <= icmp_ln86_reg_1396_pp0_iter2_reg;
        or_ln117_1681_reg_1643 <= or_ln117_1681_fu_788_p2;
        or_ln117_1685_reg_1673 <= or_ln117_1685_fu_895_p2;
        or_ln117_1690_reg_1706 <= or_ln117_1690_fu_1034_p2;
        or_ln117_1692_reg_1716 <= or_ln117_1692_fu_1054_p2;
        or_ln117_1694_reg_1722 <= or_ln117_1694_fu_1060_p2;
        or_ln117_1694_reg_1722_pp0_iter5_reg <= or_ln117_1694_reg_1722;
        or_ln117_1696_reg_1730 <= or_ln117_1696_fu_1136_p2;
        or_ln117_1700_reg_1740 <= or_ln117_1700_fu_1211_p2;
        or_ln117_reg_1610 <= or_ln117_fu_650_p2;
        select_ln117_1793_reg_1638 <= select_ln117_1793_fu_781_p3;
        select_ln117_1799_reg_1678 <= select_ln117_1799_fu_909_p3;
        select_ln117_1805_reg_1711 <= select_ln117_1805_fu_1046_p3;
        select_ln117_1811_reg_1735 <= select_ln117_1811_fu_1149_p3;
        select_ln117_1815_reg_1745 <= select_ln117_1815_fu_1225_p3;
        xor_ln104_reg_1615 <= xor_ln104_fu_656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1260_p65 = 'bx;

assign agg_result_fu_1260_p66 = ((or_ln117_1701_fu_1248_p2[0:0] == 1'b1) ? select_ln117_1815_reg_1745 : 5'd31);

assign and_ln102_2068_fu_793_p2 = (xor_ln104_reg_1615 & icmp_ln86_1841_reg_1412_pp0_iter2_reg);

assign and_ln102_2069_fu_610_p2 = (icmp_ln86_1842_reg_1418 & and_ln102_reg_1570);

assign and_ln102_2070_fu_661_p2 = (icmp_ln86_1843_reg_1424_pp0_iter1_reg & and_ln104_reg_1580);

assign and_ln102_2071_fu_807_p2 = (icmp_ln86_1844_reg_1430_pp0_iter2_reg & and_ln102_2068_fu_793_p2);

assign and_ln102_2072_fu_927_p2 = (icmp_ln86_1845_reg_1436_pp0_iter3_reg & and_ln104_350_reg_1655);

assign and_ln102_2073_fu_624_p2 = (icmp_ln86_1846_reg_1442 & and_ln102_2069_fu_610_p2);

assign and_ln102_2074_fu_634_p2 = (icmp_ln86_1847_reg_1448 & and_ln104_351_fu_619_p2);

assign and_ln102_2075_fu_680_p2 = (icmp_ln86_1848_reg_1454_pp0_iter1_reg & and_ln102_2070_fu_661_p2);

assign and_ln102_2076_fu_817_p2 = (icmp_ln86_1849_reg_1460_pp0_iter2_reg & and_ln104_352_reg_1627);

assign and_ln102_2077_fu_821_p2 = (icmp_ln86_1850_reg_1466_pp0_iter2_reg & and_ln102_2071_fu_807_p2);

assign and_ln102_2078_fu_951_p2 = (icmp_ln86_1851_reg_1472_pp0_iter3_reg & and_ln104_353_fu_922_p2);

assign and_ln102_2079_fu_1069_p2 = (icmp_ln86_1852_reg_1478_pp0_iter4_reg & and_ln102_2072_reg_1688);

assign and_ln102_2080_fu_1162_p2 = (icmp_ln86_1853_reg_1484_pp0_iter5_reg & and_ln104_354_reg_1695_pp0_iter5_reg);

assign and_ln102_2081_fu_685_p2 = (icmp_ln86_1854_reg_1490_pp0_iter1_reg & and_ln102_2073_reg_1598);

assign and_ln102_2082_fu_639_p2 = (xor_ln104_887_fu_629_p2 & icmp_ln86_1855_reg_1495);

assign and_ln102_2083_fu_644_p2 = (and_ln102_2082_fu_639_p2 & and_ln102_2069_fu_610_p2);

assign and_ln102_2084_fu_689_p2 = (icmp_ln86_1856_reg_1500_pp0_iter1_reg & and_ln102_2074_reg_1604);

assign and_ln102_2085_fu_693_p2 = (xor_ln104_888_fu_675_p2 & icmp_ln86_1857_reg_1505_pp0_iter1_reg);

assign and_ln102_2086_fu_698_p2 = (and_ln104_351_reg_1593 & and_ln102_2085_fu_693_p2);

assign and_ln102_2087_fu_826_p2 = (icmp_ln86_1858_reg_1510_pp0_iter2_reg & and_ln102_2075_reg_1633);

assign and_ln102_2088_fu_830_p2 = (xor_ln104_889_fu_812_p2 & icmp_ln86_1859_reg_1515_pp0_iter2_reg);

assign and_ln102_2089_fu_835_p2 = (and_ln102_2088_fu_830_p2 & and_ln102_2070_reg_1621);

assign and_ln102_2090_fu_840_p2 = (icmp_ln86_1860_reg_1520_pp0_iter2_reg & and_ln102_2076_fu_817_p2);

assign and_ln102_2091_fu_956_p2 = (xor_ln104_890_fu_941_p2 & icmp_ln86_1861_reg_1525_pp0_iter3_reg);

assign and_ln102_2092_fu_961_p2 = (and_ln104_352_reg_1627_pp0_iter3_reg & and_ln102_2091_fu_956_p2);

assign and_ln102_2093_fu_966_p2 = (icmp_ln86_1862_reg_1530_pp0_iter3_reg & and_ln102_2077_reg_1667);

assign and_ln102_2094_fu_970_p2 = (xor_ln104_891_fu_946_p2 & icmp_ln86_1863_reg_1535_pp0_iter3_reg);

assign and_ln102_2095_fu_975_p2 = (and_ln102_2094_fu_970_p2 & and_ln102_2071_reg_1661);

assign and_ln102_2096_fu_1073_p2 = (icmp_ln86_1864_reg_1540_pp0_iter4_reg & and_ln102_2078_reg_1701);

assign and_ln102_2097_fu_1077_p2 = (xor_ln104_892_fu_1064_p2 & icmp_ln86_1865_reg_1545_pp0_iter4_reg);

assign and_ln102_2098_fu_1082_p2 = (and_ln104_353_reg_1683 & and_ln102_2097_fu_1077_p2);

assign and_ln102_2099_fu_1087_p2 = (icmp_ln86_1866_reg_1550_pp0_iter4_reg & and_ln102_2079_fu_1069_p2);

assign and_ln102_2100_fu_1166_p2 = (xor_ln104_893_fu_1157_p2 & icmp_ln86_1867_reg_1555_pp0_iter5_reg);

assign and_ln102_2101_fu_1171_p2 = (and_ln102_2100_fu_1166_p2 & and_ln102_2072_reg_1688_pp0_iter5_reg);

assign and_ln102_2102_fu_1176_p2 = (icmp_ln86_1868_reg_1560_pp0_iter5_reg & and_ln102_2080_fu_1162_p2);

assign and_ln102_2103_fu_1238_p2 = (xor_ln104_894_fu_1233_p2 & icmp_ln86_1869_reg_1565_pp0_iter6_reg);

assign and_ln102_2104_fu_1243_p2 = (and_ln104_354_reg_1695_pp0_iter6_reg & and_ln102_2103_fu_1238_p2);

assign and_ln102_fu_594_p2 = (icmp_ln86_fu_388_p2 & icmp_ln86_1840_fu_394_p2);

assign and_ln104_350_fu_802_p2 = (xor_ln104_reg_1615 & xor_ln104_882_fu_797_p2);

assign and_ln104_351_fu_619_p2 = (xor_ln104_883_fu_614_p2 & and_ln102_reg_1570);

assign and_ln104_352_fu_670_p2 = (xor_ln104_884_fu_665_p2 & and_ln104_reg_1580);

assign and_ln104_353_fu_922_p2 = (xor_ln104_885_fu_917_p2 & and_ln102_2068_reg_1649);

assign and_ln104_354_fu_936_p2 = (xor_ln104_886_fu_931_p2 & and_ln104_350_reg_1655);

assign and_ln104_fu_605_p2 = (xor_ln104_881_fu_600_p2 & icmp_ln86_reg_1396);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1260_p67;

assign icmp_ln86_1840_fu_394_p2 = (($signed(p_read3_int_reg) < $signed(18'd49167)) ? 1'b1 : 1'b0);

assign icmp_ln86_1841_fu_400_p2 = (($signed(p_read10_int_reg) < $signed(18'd2251)) ? 1'b1 : 1'b0);

assign icmp_ln86_1842_fu_406_p2 = (($signed(p_read12_int_reg) < $signed(18'd19766)) ? 1'b1 : 1'b0);

assign icmp_ln86_1843_fu_412_p2 = (($signed(p_read14_int_reg) < $signed(18'd668)) ? 1'b1 : 1'b0);

assign icmp_ln86_1844_fu_418_p2 = (($signed(p_read9_int_reg) < $signed(18'd2050)) ? 1'b1 : 1'b0);

assign icmp_ln86_1845_fu_424_p2 = (($signed(p_read13_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_1846_fu_430_p2 = (($signed(p_read4_int_reg) < $signed(18'd21749)) ? 1'b1 : 1'b0);

assign icmp_ln86_1847_fu_436_p2 = (($signed(p_read19_int_reg) < $signed(18'd65829)) ? 1'b1 : 1'b0);

assign icmp_ln86_1848_fu_442_p2 = (($signed(p_read6_int_reg) < $signed(18'd444)) ? 1'b1 : 1'b0);

assign icmp_ln86_1849_fu_458_p2 = (($signed(tmp_fu_448_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1850_fu_464_p2 = (($signed(p_read18_int_reg) < $signed(18'd79399)) ? 1'b1 : 1'b0);

assign icmp_ln86_1851_fu_470_p2 = (($signed(p_read8_int_reg) < $signed(18'd81)) ? 1'b1 : 1'b0);

assign icmp_ln86_1852_fu_476_p2 = (($signed(p_read8_int_reg) < $signed(18'd97)) ? 1'b1 : 1'b0);

assign icmp_ln86_1853_fu_482_p2 = (($signed(p_read18_int_reg) < $signed(18'd79444)) ? 1'b1 : 1'b0);

assign icmp_ln86_1854_fu_488_p2 = (($signed(p_read16_int_reg) < $signed(18'd459)) ? 1'b1 : 1'b0);

assign icmp_ln86_1855_fu_494_p2 = (($signed(p_read11_int_reg) < $signed(18'd293)) ? 1'b1 : 1'b0);

assign icmp_ln86_1856_fu_500_p2 = (($signed(p_read8_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_1857_fu_506_p2 = (($signed(p_read9_int_reg) < $signed(18'd2353)) ? 1'b1 : 1'b0);

assign icmp_ln86_1858_fu_512_p2 = (($signed(p_read14_int_reg) < $signed(18'd632)) ? 1'b1 : 1'b0);

assign icmp_ln86_1859_fu_528_p2 = (($signed(tmp_34_fu_518_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1860_fu_534_p2 = (($signed(p_read3_int_reg) < $signed(18'd59336)) ? 1'b1 : 1'b0);

assign icmp_ln86_1861_fu_540_p2 = (($signed(p_read1_int_reg) < $signed(18'd213002)) ? 1'b1 : 1'b0);

assign icmp_ln86_1862_fu_546_p2 = (($signed(p_read19_int_reg) < $signed(18'd79291)) ? 1'b1 : 1'b0);

assign icmp_ln86_1863_fu_552_p2 = (($signed(p_read13_int_reg) < $signed(18'd2912)) ? 1'b1 : 1'b0);

assign icmp_ln86_1864_fu_558_p2 = (($signed(p_read6_int_reg) < $signed(18'd460)) ? 1'b1 : 1'b0);

assign icmp_ln86_1865_fu_564_p2 = (($signed(p_read3_int_reg) < $signed(18'd87226)) ? 1'b1 : 1'b0);

assign icmp_ln86_1866_fu_570_p2 = (($signed(p_read19_int_reg) < $signed(18'd88494)) ? 1'b1 : 1'b0);

assign icmp_ln86_1867_fu_576_p2 = (($signed(p_read15_int_reg) < $signed(18'd712)) ? 1'b1 : 1'b0);

assign icmp_ln86_1868_fu_582_p2 = (($signed(p_read5_int_reg) < $signed(18'd693)) ? 1'b1 : 1'b0);

assign icmp_ln86_1869_fu_588_p2 = (($signed(p_read2_int_reg) < $signed(18'd506)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_388_p2 = (($signed(p_read18_int_reg) < $signed(18'd79376)) ? 1'b1 : 1'b0);

assign or_ln117_1677_fu_731_p2 = (and_ln102_2084_fu_689_p2 | and_ln102_2069_reg_1586);

assign or_ln117_1678_fu_743_p2 = (and_ln102_2074_reg_1604 | and_ln102_2069_reg_1586);

assign or_ln117_1679_fu_755_p2 = (or_ln117_1678_fu_743_p2 | and_ln102_2086_fu_698_p2);

assign or_ln117_1680_fu_845_p2 = (and_ln102_reg_1570_pp0_iter2_reg | and_ln102_2087_fu_826_p2);

assign or_ln117_1681_fu_788_p2 = (and_ln102_reg_1570_pp0_iter1_reg | and_ln102_2075_fu_680_p2);

assign or_ln117_1682_fu_857_p2 = (or_ln117_1681_reg_1643 | and_ln102_2089_fu_835_p2);

assign or_ln117_1683_fu_869_p2 = (and_ln102_reg_1570_pp0_iter2_reg | and_ln102_2070_reg_1621);

assign or_ln117_1684_fu_881_p2 = (or_ln117_1683_fu_869_p2 | and_ln102_2090_fu_840_p2);

assign or_ln117_1685_fu_895_p2 = (or_ln117_1683_fu_869_p2 | and_ln102_2076_fu_817_p2);

assign or_ln117_1686_fu_980_p2 = (or_ln117_1685_reg_1673 | and_ln102_2092_fu_961_p2);

assign or_ln117_1687_fu_996_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_2093_fu_966_p2);

assign or_ln117_1688_fu_1008_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_2077_reg_1667);

assign or_ln117_1689_fu_1020_p2 = (or_ln117_1688_fu_1008_p2 | and_ln102_2095_fu_975_p2);

assign or_ln117_1690_fu_1034_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_2071_reg_1661);

assign or_ln117_1691_fu_1092_p2 = (or_ln117_1690_reg_1706 | and_ln102_2096_fu_1073_p2);

assign or_ln117_1692_fu_1054_p2 = (or_ln117_1690_fu_1034_p2 | and_ln102_2078_fu_951_p2);

assign or_ln117_1693_fu_1104_p2 = (or_ln117_1692_reg_1716 | and_ln102_2098_fu_1082_p2);

assign or_ln117_1694_fu_1060_p2 = (icmp_ln86_reg_1396_pp0_iter3_reg | and_ln102_2068_reg_1649);

assign or_ln117_1695_fu_1124_p2 = (or_ln117_1694_reg_1722 | and_ln102_2099_fu_1087_p2);

assign or_ln117_1696_fu_1136_p2 = (or_ln117_1694_reg_1722 | and_ln102_2079_fu_1069_p2);

assign or_ln117_1697_fu_1181_p2 = (or_ln117_1696_reg_1730 | and_ln102_2101_fu_1171_p2);

assign or_ln117_1698_fu_1186_p2 = (or_ln117_1694_reg_1722_pp0_iter5_reg | and_ln102_2072_reg_1688_pp0_iter5_reg);

assign or_ln117_1699_fu_1197_p2 = (or_ln117_1698_fu_1186_p2 | and_ln102_2102_fu_1176_p2);

assign or_ln117_1700_fu_1211_p2 = (or_ln117_1698_fu_1186_p2 | and_ln102_2080_fu_1162_p2);

assign or_ln117_1701_fu_1248_p2 = (or_ln117_1700_reg_1740 | and_ln102_2104_fu_1243_p2);

assign or_ln117_fu_650_p2 = (and_ln102_2083_fu_644_p2 | and_ln102_2073_fu_624_p2);

assign select_ln117_1788_fu_720_p3 = ((or_ln117_reg_1610[0:0] == 1'b1) ? select_ln117_fu_713_p3 : 2'd3);

assign select_ln117_1789_fu_736_p3 = ((and_ln102_2069_reg_1586[0:0] == 1'b1) ? zext_ln117_201_fu_727_p1 : 3'd4);

assign select_ln117_1790_fu_747_p3 = ((or_ln117_1677_fu_731_p2[0:0] == 1'b1) ? select_ln117_1789_fu_736_p3 : 3'd5);

assign select_ln117_1791_fu_761_p3 = ((or_ln117_1678_fu_743_p2[0:0] == 1'b1) ? select_ln117_1790_fu_747_p3 : 3'd6);

assign select_ln117_1792_fu_769_p3 = ((or_ln117_1679_fu_755_p2[0:0] == 1'b1) ? select_ln117_1791_fu_761_p3 : 3'd7);

assign select_ln117_1793_fu_781_p3 = ((and_ln102_reg_1570_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_202_fu_777_p1 : 4'd8);

assign select_ln117_1794_fu_850_p3 = ((or_ln117_1680_fu_845_p2[0:0] == 1'b1) ? select_ln117_1793_reg_1638 : 4'd9);

assign select_ln117_1795_fu_862_p3 = ((or_ln117_1681_reg_1643[0:0] == 1'b1) ? select_ln117_1794_fu_850_p3 : 4'd10);

assign select_ln117_1796_fu_873_p3 = ((or_ln117_1682_fu_857_p2[0:0] == 1'b1) ? select_ln117_1795_fu_862_p3 : 4'd11);

assign select_ln117_1797_fu_887_p3 = ((or_ln117_1683_fu_869_p2[0:0] == 1'b1) ? select_ln117_1796_fu_873_p3 : 4'd12);

assign select_ln117_1798_fu_901_p3 = ((or_ln117_1684_fu_881_p2[0:0] == 1'b1) ? select_ln117_1797_fu_887_p3 : 4'd13);

assign select_ln117_1799_fu_909_p3 = ((or_ln117_1685_fu_895_p2[0:0] == 1'b1) ? select_ln117_1798_fu_901_p3 : 4'd14);

assign select_ln117_1800_fu_985_p3 = ((or_ln117_1686_fu_980_p2[0:0] == 1'b1) ? select_ln117_1799_reg_1678 : 4'd15);

assign select_ln117_1801_fu_1001_p3 = ((icmp_ln86_reg_1396_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_203_fu_992_p1 : 5'd16);

assign select_ln117_1802_fu_1012_p3 = ((or_ln117_1687_fu_996_p2[0:0] == 1'b1) ? select_ln117_1801_fu_1001_p3 : 5'd17);

assign select_ln117_1803_fu_1026_p3 = ((or_ln117_1688_fu_1008_p2[0:0] == 1'b1) ? select_ln117_1802_fu_1012_p3 : 5'd18);

assign select_ln117_1804_fu_1038_p3 = ((or_ln117_1689_fu_1020_p2[0:0] == 1'b1) ? select_ln117_1803_fu_1026_p3 : 5'd19);

assign select_ln117_1805_fu_1046_p3 = ((or_ln117_1690_fu_1034_p2[0:0] == 1'b1) ? select_ln117_1804_fu_1038_p3 : 5'd20);

assign select_ln117_1806_fu_1097_p3 = ((or_ln117_1691_fu_1092_p2[0:0] == 1'b1) ? select_ln117_1805_reg_1711 : 5'd21);

assign select_ln117_1807_fu_1109_p3 = ((or_ln117_1692_reg_1716[0:0] == 1'b1) ? select_ln117_1806_fu_1097_p3 : 5'd22);

assign select_ln117_1808_fu_1116_p3 = ((or_ln117_1693_fu_1104_p2[0:0] == 1'b1) ? select_ln117_1807_fu_1109_p3 : 5'd23);

assign select_ln117_1809_fu_1129_p3 = ((or_ln117_1694_reg_1722[0:0] == 1'b1) ? select_ln117_1808_fu_1116_p3 : 5'd24);

assign select_ln117_1810_fu_1141_p3 = ((or_ln117_1695_fu_1124_p2[0:0] == 1'b1) ? select_ln117_1809_fu_1129_p3 : 5'd25);

assign select_ln117_1811_fu_1149_p3 = ((or_ln117_1696_fu_1136_p2[0:0] == 1'b1) ? select_ln117_1810_fu_1141_p3 : 5'd26);

assign select_ln117_1812_fu_1190_p3 = ((or_ln117_1697_fu_1181_p2[0:0] == 1'b1) ? select_ln117_1811_reg_1735 : 5'd27);

assign select_ln117_1813_fu_1203_p3 = ((or_ln117_1698_fu_1186_p2[0:0] == 1'b1) ? select_ln117_1812_fu_1190_p3 : 5'd28);

assign select_ln117_1814_fu_1217_p3 = ((or_ln117_1699_fu_1197_p2[0:0] == 1'b1) ? select_ln117_1813_fu_1203_p3 : 5'd29);

assign select_ln117_1815_fu_1225_p3 = ((or_ln117_1700_fu_1211_p2[0:0] == 1'b1) ? select_ln117_1814_fu_1217_p3 : 5'd30);

assign select_ln117_fu_713_p3 = ((and_ln102_2073_reg_1598[0:0] == 1'b1) ? zext_ln117_fu_709_p1 : 2'd2);

assign tmp_34_fu_518_p4 = {{p_read7_int_reg[17:2]}};

assign tmp_fu_448_p4 = {{p_read17_int_reg[17:2]}};

assign xor_ln104_881_fu_600_p2 = (icmp_ln86_1840_reg_1407 ^ 1'd1);

assign xor_ln104_882_fu_797_p2 = (icmp_ln86_1841_reg_1412_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_883_fu_614_p2 = (icmp_ln86_1842_reg_1418 ^ 1'd1);

assign xor_ln104_884_fu_665_p2 = (icmp_ln86_1843_reg_1424_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_885_fu_917_p2 = (icmp_ln86_1844_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_886_fu_931_p2 = (icmp_ln86_1845_reg_1436_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_887_fu_629_p2 = (icmp_ln86_1846_reg_1442 ^ 1'd1);

assign xor_ln104_888_fu_675_p2 = (icmp_ln86_1847_reg_1448_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_889_fu_812_p2 = (icmp_ln86_1848_reg_1454_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_890_fu_941_p2 = (icmp_ln86_1849_reg_1460_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_891_fu_946_p2 = (icmp_ln86_1850_reg_1466_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_892_fu_1064_p2 = (icmp_ln86_1851_reg_1472_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_893_fu_1157_p2 = (icmp_ln86_1852_reg_1478_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_894_fu_1233_p2 = (icmp_ln86_1853_reg_1484_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_656_p2 = (icmp_ln86_reg_1396_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_703_p2 = (1'd1 ^ and_ln102_2081_fu_685_p2);

assign zext_ln117_201_fu_727_p1 = select_ln117_1788_fu_720_p3;

assign zext_ln117_202_fu_777_p1 = select_ln117_1792_fu_769_p3;

assign zext_ln117_203_fu_992_p1 = select_ln117_1800_fu_985_p3;

assign zext_ln117_fu_709_p1 = xor_ln117_fu_703_p2;

endmodule //conifer_jettag_accelerator_decision_function_106
