{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 16:30:44 2018 " "Info: Processing started: Mon May 07 16:30:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ea02 -c ea2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ea02 -c ea2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK50 " "Info: Assuming node \"CLK50\" is an undefined clock" {  } { { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -64 248 416 -48 "CLK50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HAND_CLK " "Info: Assuming node \"HAND_CLK\" is an undefined clock" {  } { { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HAND_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK50 memory newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 158.6 MHz 6.305 ns Internal " "Info: Clock \"CLK50\" has Internal fmax of 158.6 MHz between source memory \"newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.305 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.073 ns + Longest memory register " "Info: + Longest memory to register delay is 6.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X13_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/ergAsk123/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\] 2 MEM M4K_X13_Y9 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y9; Fanout = 3; MEM Node = 'newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/ergAsk123/db/altsyncram_7f71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.398 ns) 3.851 ns newlcd:inst\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X12_Y9_N10 9 " "Info: 3: + IC(0.460 ns) + CELL(0.398 ns) = 3.851 ns; Loc. = LCCOMB_X12_Y9_N10; Fanout = 9; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 4.301 ns newlcd:inst\|LCD_Display:inst\|Next_Char\[1\]~4 4 COMB LCCOMB_X12_Y9_N6 5 " "Info: 4: + IC(0.300 ns) + CELL(0.150 ns) = 4.301 ns; Loc. = LCCOMB_X12_Y9_N6; Fanout = 5; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.410 ns) 5.037 ns newlcd:inst\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X12_Y9_N16 3 " "Info: 5: + IC(0.326 ns) + CELL(0.410 ns) = 5.037 ns; Loc. = LCCOMB_X12_Y9_N16; Fanout = 3; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { newlcd:inst|LCD_Display:inst|Next_Char[1]~4 newlcd:inst|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 5.590 ns newlcd:inst\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X12_Y9_N26 1 " "Info: 6: + IC(0.278 ns) + CELL(0.275 ns) = 5.590 ns; Loc. = LCCOMB_X12_Y9_N26; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { newlcd:inst|LCD_Display:inst|Selector6~2 newlcd:inst|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 5.989 ns newlcd:inst\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X12_Y9_N2 1 " "Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 5.989 ns; Loc. = LCCOMB_X12_Y9_N2; Fanout = 1; COMB Node = 'newlcd:inst\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.073 ns newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X12_Y9_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.073 ns; Loc. = LCFF_X12_Y9_N3; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.460 ns ( 73.44 % ) " "Info: Total cell delay = 4.460 ns ( 73.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 26.56 % ) " "Info: Total interconnect delay = 1.613 ns ( 26.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[1]~4 newlcd:inst|LCD_Display:inst|Selector6~2 newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst|LCD_Display:inst|Equal0~0 {} newlcd:inst|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst|LCD_Display:inst|Selector6~2 {} newlcd:inst|LCD_Display:inst|Selector6~3 {} newlcd:inst|LCD_Display:inst|Selector6~4 {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.460ns 0.300ns 0.326ns 0.278ns 0.249ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.059 ns - Smallest " "Info: - Smallest clock skew is -0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 6.496 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK50\" to destination register is 6.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -64 248 416 -48 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.787 ns) 3.248 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X9_Y9_N1 2 " "Info: 2: + IC(1.462 ns) + CELL(0.787 ns) = 3.248 ns; Loc. = LCFF_X9_Y9_N1; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.000 ns) 4.950 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 44 " "Info: 3: + IC(1.702 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.496 ns newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X12_Y9_N3 2 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.496 ns; Loc. = LCFF_X12_Y9_N3; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.76 % ) " "Info: Total cell delay = 2.323 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.173 ns ( 64.24 % ) " "Info: Total interconnect delay = 4.173 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.496 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.496 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.462ns 1.702ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 6.555 ns - Longest memory " "Info: - Longest clock path from clock \"CLK50\" to source memory is 6.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -64 248 416 -48 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.787 ns) 3.248 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X9_Y9_N1 2 " "Info: 2: + IC(1.462 ns) + CELL(0.787 ns) = 3.248 ns; Loc. = LCFF_X9_Y9_N1; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.000 ns) 4.950 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 44 " "Info: 3: + IC(1.702 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.661 ns) 6.555 ns newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X13_Y9 8 " "Info: 4: + IC(0.944 ns) + CELL(0.661 ns) = 6.555 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'newlcd:inst\|lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/ergAsk123/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 37.33 % ) " "Info: Total cell delay = 2.447 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 62.67 % ) " "Info: Total interconnect delay = 4.108 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.555 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.555 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.462ns 1.702ns 0.944ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.496 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.496 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.462ns 1.702ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.555 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.555 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.462ns 1.702ns 0.944ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7f71.tdf" "" { Text "E:/ergAsk123/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst|LCD_Display:inst|Equal0~0 newlcd:inst|LCD_Display:inst|Next_Char[1]~4 newlcd:inst|LCD_Display:inst|Selector6~2 newlcd:inst|LCD_Display:inst|Selector6~3 newlcd:inst|LCD_Display:inst|Selector6~4 newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst|LCD_Display:inst|Equal0~0 {} newlcd:inst|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst|LCD_Display:inst|Selector6~2 {} newlcd:inst|LCD_Display:inst|Selector6~3 {} newlcd:inst|LCD_Display:inst|Selector6~4 {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.460ns 0.300ns 0.326ns 0.278ns 0.249ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.496 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.496 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.462ns 1.702ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.555 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.555 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.462ns 1.702ns 0.944ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HAND_CLK register register Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] 450.05 MHz Internal " "Info: Clock \"HAND_CLK\" Internal fmax is restricted to 450.05 MHz between source register \"Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.926 ns + Longest register register " "Info: + Longest register to register delay is 1.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X15_Y9_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N17; Fanout = 3; REG Node = 'Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.275 ns) 0.601 ns Accumulator:inst4\|Adder8_4bits:inst\|FA:inst1\|inst10~0 2 COMB LCCOMB_X15_Y9_N26 2 " "Info: 2: + IC(0.326 ns) + CELL(0.275 ns) = 0.601 ns; Loc. = LCCOMB_X15_Y9_N26; Fanout = 2; COMB Node = 'Accumulator:inst4\|Adder8_4bits:inst\|FA:inst1\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] Accumulator:inst4|Adder8_4bits:inst|FA:inst1|inst10~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "E:/ergAsk123/FA.bdf" { { 200 440 504 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 1.015 ns Accumulator:inst4\|Adder8_4bits:inst\|FA:inst2\|inst10~0 3 COMB LCCOMB_X15_Y9_N12 3 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 1.015 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 3; COMB Node = 'Accumulator:inst4\|Adder8_4bits:inst\|FA:inst2\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Accumulator:inst4|Adder8_4bits:inst|FA:inst1|inst10~0 Accumulator:inst4|Adder8_4bits:inst|FA:inst2|inst10~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "E:/ergAsk123/FA.bdf" { { 200 440 504 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.419 ns Accumulator:inst4\|Adder8_4bits:inst\|HA:inst4\|inst2 4 COMB LCCOMB_X15_Y9_N22 3 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.419 ns; Loc. = LCCOMB_X15_Y9_N22; Fanout = 3; COMB Node = 'Accumulator:inst4\|Adder8_4bits:inst\|HA:inst4\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Accumulator:inst4|Adder8_4bits:inst|FA:inst2|inst10~0 Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst2 } "NODE_NAME" } } { "HA.bdf" "" { Schematic "E:/ergAsk123/HA.bdf" { { 88 256 320 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 1.842 ns Accumulator:inst4\|Adder8_4bits:inst\|HA:inst5\|inst 5 COMB LCCOMB_X15_Y9_N2 1 " "Info: 5: + IC(0.273 ns) + CELL(0.150 ns) = 1.842 ns; Loc. = LCCOMB_X15_Y9_N2; Fanout = 1; COMB Node = 'Accumulator:inst4\|Adder8_4bits:inst\|HA:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst2 Accumulator:inst4|Adder8_4bits:inst|HA:inst5|inst } "NODE_NAME" } } { "HA.bdf" "" { Schematic "E:/ergAsk123/HA.bdf" { { 16 256 320 64 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.926 ns Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X15_Y9_N3 4 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.926 ns; Loc. = LCFF_X15_Y9_N3; Fanout = 4; REG Node = 'Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Accumulator:inst4|Adder8_4bits:inst|HA:inst5|inst Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 42.00 % ) " "Info: Total cell delay = 0.809 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 58.00 % ) " "Info: Total interconnect delay = 1.117 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] Accumulator:inst4|Adder8_4bits:inst|FA:inst1|inst10~0 Accumulator:inst4|Adder8_4bits:inst|FA:inst2|inst10~0 Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst2 Accumulator:inst4|Adder8_4bits:inst|HA:inst5|inst Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.926 ns" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} Accumulator:inst4|Adder8_4bits:inst|FA:inst1|inst10~0 {} Accumulator:inst4|Adder8_4bits:inst|FA:inst2|inst10~0 {} Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst2 {} Accumulator:inst4|Adder8_4bits:inst|HA:inst5|inst {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.326ns 0.264ns 0.254ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK destination 2.573 ns + Shortest register " "Info: + Shortest clock path from clock \"HAND_CLK\" to destination register is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.573 ns Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X15_Y9_N3 4 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 2.573 ns; Loc. = LCFF_X15_Y9_N3; Fanout = 4; REG Node = 'Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.62 % ) " "Info: Total cell delay = 1.534 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 40.38 % ) " "Info: Total interconnect delay = 1.039 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK source 2.573 ns - Longest register " "Info: - Longest clock path from clock \"HAND_CLK\" to source register is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.573 ns Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X15_Y9_N17 3 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 2.573 ns; Loc. = LCFF_X15_Y9_N17; Fanout = 3; REG Node = 'Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.62 % ) " "Info: Total cell delay = 1.534 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 40.38 % ) " "Info: Total interconnect delay = 1.039 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] Accumulator:inst4|Adder8_4bits:inst|FA:inst1|inst10~0 Accumulator:inst4|Adder8_4bits:inst|FA:inst2|inst10~0 Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst2 Accumulator:inst4|Adder8_4bits:inst|HA:inst5|inst Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.926 ns" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} Accumulator:inst4|Adder8_4bits:inst|FA:inst1|inst10~0 {} Accumulator:inst4|Adder8_4bits:inst|FA:inst2|inst10~0 {} Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst2 {} Accumulator:inst4|Adder8_4bits:inst|HA:inst5|inst {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.326ns 0.264ns 0.254ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] SET CLK50 6.488 ns register " "Info: tsu for register \"newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]\" (data pin = \"SET\", clock pin = \"CLK50\") is 6.488 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.174 ns + Longest pin register " "Info: + Longest pin to register delay is 9.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns SET 1 PIN PIN_G26 49 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 49; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { 128 -88 80 144 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.663 ns) + CELL(0.438 ns) 7.963 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[10\]~50 2 COMB LCCOMB_X8_Y9_N22 20 " "Info: 2: + IC(6.663 ns) + CELL(0.438 ns) = 7.963 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 20; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[10\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { SET newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.510 ns) 9.174 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X8_Y10_N27 3 " "Info: 3: + IC(0.701 ns) + CELL(0.510 ns) = 9.174 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 3; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 19.73 % ) " "Info: Total cell delay = 1.810 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.364 ns ( 80.27 % ) " "Info: Total interconnect delay = 7.364 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.174 ns" { SET newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.174 ns" { SET {} SET~combout {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 6.663ns 0.701ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK50\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -64 248 416 -48 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK50~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK50 CLK50~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -64 248 416 -48 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X8_Y10_N27 3 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 3; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { CLK50 CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { CLK50 {} CLK50~combout {} CLK50~clkctrl {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.174 ns" { SET newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.174 ns" { SET {} SET~combout {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 6.663ns 0.701ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { CLK50 CLK50~clkctrl newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { CLK50 {} CLK50~combout {} CLK50~clkctrl {} newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK50 LCD_RW newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 12.354 ns register " "Info: tco from clock \"CLK50\" to destination pin \"LCD_RW\" through register \"newlcd:inst\|LCD_Display:inst\|LCD_RW_INT\" is 12.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 6.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to source register is 6.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -64 248 416 -48 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.787 ns) 3.248 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X9_Y9_N1 2 " "Info: 2: + IC(1.462 ns) + CELL(0.787 ns) = 3.248 ns; Loc. = LCFF_X9_Y9_N1; Fanout = 2; REG Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.000 ns) 4.950 ns newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 44 " "Info: 3: + IC(1.702 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'newlcd:inst\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.495 ns newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 4 REG LCFF_X10_Y9_N3 9 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.495 ns; Loc. = LCFF_X10_Y9_N3; Fanout = 9; REG Node = 'newlcd:inst\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.77 % ) " "Info: Total cell delay = 2.323 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 64.23 % ) " "Info: Total interconnect delay = 4.172 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.462ns 1.702ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.609 ns + Longest register pin " "Info: + Longest register to pin delay is 5.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst\|LCD_Display:inst\|LCD_RW_INT 1 REG LCFF_X10_Y9_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N3; Fanout = 9; REG Node = 'newlcd:inst\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/documents and settings/c1/desktop/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.977 ns) + CELL(2.632 ns) 5.609 ns LCD_RW 2 PIN PIN_K4 0 " "Info: 2: + IC(2.977 ns) + CELL(2.632 ns) = 5.609 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { 40 728 904 56 "LCD_RW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 46.92 % ) " "Info: Total cell delay = 2.632 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.977 ns ( 53.08 % ) " "Info: Total interconnect delay = 2.977 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.977ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { CLK50 newlcd:inst|LCD_Display:inst|CLK_400HZ newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { CLK50 {} CLK50~combout {} newlcd:inst|LCD_Display:inst|CLK_400HZ {} newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.462ns 1.702ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { newlcd:inst|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.977ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] DIP\[3\] HAND_CLK -0.190 ns register " "Info: th for register \"Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"DIP\[3\]\", clock pin = \"HAND_CLK\") is -0.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HAND_CLK destination 2.573 ns + Longest register " "Info: + Longest clock path from clock \"HAND_CLK\" to destination register is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns HAND_CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAND_CLK } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns HAND_CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns HAND_CLK~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { -24 -80 88 -8 "HAND_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.573 ns Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X15_Y9_N15 3 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 2.573 ns; Loc. = LCFF_X15_Y9_N15; Fanout = 3; REG Node = 'Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.62 % ) " "Info: Total cell delay = 1.534 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 40.38 % ) " "Info: Total interconnect delay = 1.039 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.029 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DIP\[3\] 1 PIN PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; PIN Node = 'DIP\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP[3] } "NODE_NAME" } } { "AccBoard.bdf" "" { Schematic "E:/ergAsk123/AccBoard.bdf" { { 96 -96 72 112 "DIP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.438 ns) 2.945 ns Accumulator:inst4\|Adder8_4bits:inst\|HA:inst4\|inst 2 COMB LCCOMB_X15_Y9_N14 1 " "Info: 2: + IC(1.508 ns) + CELL(0.438 ns) = 2.945 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 1; COMB Node = 'Accumulator:inst4\|Adder8_4bits:inst\|HA:inst4\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { DIP[3] Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst } "NODE_NAME" } } { "HA.bdf" "" { Schematic "E:/ergAsk123/HA.bdf" { { 16 256 320 64 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.029 ns Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X15_Y9_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.029 ns; Loc. = LCFF_X15_Y9_N15; Fanout = 3; REG Node = 'Accumulator:inst4\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 50.21 % ) " "Info: Total cell delay = 1.521 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.508 ns ( 49.79 % ) " "Info: Total interconnect delay = 1.508 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { DIP[3] Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { DIP[3] {} DIP[3]~combout {} Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.508ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { HAND_CLK HAND_CLK~clk_delay_ctrl HAND_CLK~clkctrl Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { HAND_CLK {} HAND_CLK~combout {} HAND_CLK~clk_delay_ctrl {} HAND_CLK~clkctrl {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.998ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { DIP[3] Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { DIP[3] {} DIP[3]~combout {} Accumulator:inst4|Adder8_4bits:inst|HA:inst4|inst {} Accumulator:inst4|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.508ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 16:30:54 2018 " "Info: Processing ended: Mon May 07 16:30:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
