

================================================================
== Vitis HLS Report for 'fft_64pt'
================================================================
* Date:           Sun Aug 31 16:41:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      362|      362|  3.620 us|  3.620 us|  362|  362|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e_in_real_V = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 9 'alloca' 'e_in_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_in_real_V_1 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 10 'alloca' 'e_in_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%e_in_real_V_2 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 11 'alloca' 'e_in_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%e_in_real_V_3 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 12 'alloca' 'e_in_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%e_in_real_V_4 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 13 'alloca' 'e_in_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%e_in_real_V_5 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 14 'alloca' 'e_in_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%e_in_real_V_6 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 15 'alloca' 'e_in_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_in_real_V_7 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 16 'alloca' 'e_in_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_in_imag_V = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 17 'alloca' 'e_in_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_in_imag_V_1 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 18 'alloca' 'e_in_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%e_in_imag_V_2 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 19 'alloca' 'e_in_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%e_in_imag_V_3 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 20 'alloca' 'e_in_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%e_in_imag_V_4 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 21 'alloca' 'e_in_imag_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%e_in_imag_V_5 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 22 'alloca' 'e_in_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%e_in_imag_V_6 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 23 'alloca' 'e_in_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%e_in_imag_V_7 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 24 'alloca' 'e_in_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%e_out_real_V = alloca i64 1"   --->   Operation 25 'alloca' 'e_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%e_out_real_V_1 = alloca i64 1"   --->   Operation 26 'alloca' 'e_out_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%e_out_real_V_2 = alloca i64 1"   --->   Operation 27 'alloca' 'e_out_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%e_out_real_V_3 = alloca i64 1"   --->   Operation 28 'alloca' 'e_out_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%e_out_real_V_4 = alloca i64 1"   --->   Operation 29 'alloca' 'e_out_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%e_out_real_V_5 = alloca i64 1"   --->   Operation 30 'alloca' 'e_out_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%e_out_real_V_6 = alloca i64 1"   --->   Operation 31 'alloca' 'e_out_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%e_out_real_V_7 = alloca i64 1"   --->   Operation 32 'alloca' 'e_out_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%e_out_imag_V = alloca i64 1"   --->   Operation 33 'alloca' 'e_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%e_out_imag_V_1 = alloca i64 1"   --->   Operation 34 'alloca' 'e_out_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%e_out_imag_V_2 = alloca i64 1"   --->   Operation 35 'alloca' 'e_out_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%e_out_imag_V_3 = alloca i64 1"   --->   Operation 36 'alloca' 'e_out_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%e_out_imag_V_4 = alloca i64 1"   --->   Operation 37 'alloca' 'e_out_imag_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%e_out_imag_V_5 = alloca i64 1"   --->   Operation 38 'alloca' 'e_out_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%e_out_imag_V_6 = alloca i64 1"   --->   Operation 39 'alloca' 'e_out_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%e_out_imag_V_7 = alloca i64 1"   --->   Operation 40 'alloca' 'e_out_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%o1_in_real_V = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 41 'alloca' 'o1_in_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%o1_in_real_V_1 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 42 'alloca' 'o1_in_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%o1_in_real_V_2 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 43 'alloca' 'o1_in_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%o1_in_real_V_3 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 44 'alloca' 'o1_in_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%o1_in_imag_V = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 45 'alloca' 'o1_in_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%o1_in_imag_V_1 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 46 'alloca' 'o1_in_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%o1_in_imag_V_2 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 47 'alloca' 'o1_in_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%o1_in_imag_V_3 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 48 'alloca' 'o1_in_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o1_out_real_V = alloca i64 1"   --->   Operation 49 'alloca' 'o1_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o1_out_real_V_1 = alloca i64 1"   --->   Operation 50 'alloca' 'o1_out_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%o1_out_real_V_2 = alloca i64 1"   --->   Operation 51 'alloca' 'o1_out_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%o1_out_real_V_3 = alloca i64 1"   --->   Operation 52 'alloca' 'o1_out_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%o1_out_imag_V = alloca i64 1"   --->   Operation 53 'alloca' 'o1_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%o1_out_imag_V_1 = alloca i64 1"   --->   Operation 54 'alloca' 'o1_out_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%o1_out_imag_V_2 = alloca i64 1"   --->   Operation 55 'alloca' 'o1_out_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%o1_out_imag_V_3 = alloca i64 1"   --->   Operation 56 'alloca' 'o1_out_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%o2_in_real_V = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 57 'alloca' 'o2_in_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%o2_in_real_V_1 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 58 'alloca' 'o2_in_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%o2_in_real_V_2 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 59 'alloca' 'o2_in_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%o2_in_real_V_3 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 60 'alloca' 'o2_in_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%o2_in_imag_V = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 61 'alloca' 'o2_in_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%o2_in_imag_V_1 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 62 'alloca' 'o2_in_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%o2_in_imag_V_2 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 63 'alloca' 'o2_in_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%o2_in_imag_V_3 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 64 'alloca' 'o2_in_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%o2_out_real_V = alloca i64 1"   --->   Operation 65 'alloca' 'o2_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%o2_out_real_V_1 = alloca i64 1"   --->   Operation 66 'alloca' 'o2_out_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%o2_out_real_V_2 = alloca i64 1"   --->   Operation 67 'alloca' 'o2_out_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%o2_out_real_V_3 = alloca i64 1"   --->   Operation 68 'alloca' 'o2_out_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%o2_out_imag_V = alloca i64 1"   --->   Operation 69 'alloca' 'o2_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%o2_out_imag_V_1 = alloca i64 1"   --->   Operation 70 'alloca' 'o2_out_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%o2_out_imag_V_2 = alloca i64 1"   --->   Operation 71 'alloca' 'o2_out_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%o2_out_imag_V_3 = alloca i64 1"   --->   Operation 72 'alloca' 'o2_out_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_265_1, i32 %e_in_imag_V_7, i32 %e_in_imag_V_6, i32 %e_in_imag_V_5, i32 %e_in_imag_V_4, i32 %e_in_imag_V_3, i32 %e_in_imag_V_2, i32 %e_in_imag_V_1, i32 %e_in_imag_V, i32 %e_in_real_V_7, i32 %e_in_real_V_6, i32 %e_in_real_V_5, i32 %e_in_real_V_4, i32 %e_in_real_V_3, i32 %e_in_real_V_2, i32 %e_in_real_V_1, i32 %e_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_265_1, i32 %e_in_imag_V_7, i32 %e_in_imag_V_6, i32 %e_in_imag_V_5, i32 %e_in_imag_V_4, i32 %e_in_imag_V_3, i32 %e_in_imag_V_2, i32 %e_in_imag_V_1, i32 %e_in_imag_V, i32 %e_in_real_V_7, i32 %e_in_real_V_6, i32 %e_in_real_V_5, i32 %e_in_real_V_4, i32 %e_in_real_V_3, i32 %e_in_real_V_2, i32 %e_in_real_V_1, i32 %e_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln269 = call void @fft_32pt, i32 %e_in_real_V, i32 %e_in_real_V_1, i32 %e_in_real_V_2, i32 %e_in_real_V_3, i32 %e_in_real_V_4, i32 %e_in_real_V_5, i32 %e_in_real_V_6, i32 %e_in_real_V_7, i32 %e_in_imag_V, i32 %e_in_imag_V_1, i32 %e_in_imag_V_2, i32 %e_in_imag_V_3, i32 %e_in_imag_V_4, i32 %e_in_imag_V_5, i32 %e_in_imag_V_6, i32 %e_in_imag_V_7, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:269]   --->   Operation 75 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_271_2, i32 %o2_in_real_V, i32 %o2_in_imag_V_3, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V, i32 %o2_in_real_V_3, i32 %o2_in_real_V_2, i32 %o2_in_real_V_1, i32 %o1_in_imag_V_3, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V, i32 %o1_in_real_V_3, i32 %o1_in_real_V_2, i32 %o1_in_real_V_1, i32 %o1_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln269 = call void @fft_32pt, i32 %e_in_real_V, i32 %e_in_real_V_1, i32 %e_in_real_V_2, i32 %e_in_real_V_3, i32 %e_in_real_V_4, i32 %e_in_real_V_5, i32 %e_in_real_V_6, i32 %e_in_real_V_7, i32 %e_in_imag_V, i32 %e_in_imag_V_1, i32 %e_in_imag_V_2, i32 %e_in_imag_V_3, i32 %e_in_imag_V_4, i32 %e_in_imag_V_5, i32 %e_in_imag_V_6, i32 %e_in_imag_V_7, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:269]   --->   Operation 77 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_271_2, i32 %o2_in_real_V, i32 %o2_in_imag_V_3, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V, i32 %o2_in_real_V_3, i32 %o2_in_real_V_2, i32 %o2_in_real_V_1, i32 %o1_in_imag_V_3, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V, i32 %o1_in_real_V_3, i32 %o1_in_real_V_2, i32 %o1_in_real_V_1, i32 %o1_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln277 = call void @fft_16pt, i32 %o1_in_real_V, i32 %o1_in_real_V_1, i32 %o1_in_real_V_2, i32 %o1_in_real_V_3, i32 %o1_in_imag_V, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_3, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:277]   --->   Operation 79 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln278 = call void @fft_16pt, i32 %o2_in_real_V, i32 %o2_in_real_V_1, i32 %o2_in_real_V_2, i32 %o2_in_real_V_3, i32 %o2_in_imag_V, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:278]   --->   Operation 80 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln277 = call void @fft_16pt, i32 %o1_in_real_V, i32 %o1_in_real_V_1, i32 %o1_in_real_V_2, i32 %o1_in_real_V_3, i32 %o1_in_imag_V, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_3, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:277]   --->   Operation 81 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln278 = call void @fft_16pt, i32 %o2_in_real_V, i32 %o2_in_real_V_1, i32 %o2_in_real_V_2, i32 %o2_in_real_V_3, i32 %o2_in_imag_V, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:278]   --->   Operation 82 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_281_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_281_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln297 = ret" [radixfft/core.cpp:297]   --->   Operation 85 'ret' 'ret_ln297' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
