// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_layer1_HH_
#define _conv_layer1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "nnet_mul_mul_19s_eOg.h"
#include "conv_layer1_conv_bkb.h"
#include "conv_layer1_imagecud.h"
#include "conv_layer1_conv_dEe.h"

namespace ap_rtl {

struct conv_layer1 : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<24> > output_V_d0;


    // Module declarations
    conv_layer1(sc_module_name name);
    SC_HAS_PROCESS(conv_layer1);

    ~conv_layer1();

    sc_trace_file* mVcdFile;

    conv_layer1_conv_bkb* conv_layer1_bias_V_U;
    conv_layer1_imagecud* image_V_0_U;
    conv_layer1_conv_dEe* conv_layer1_weights_s_U;
    nnet_mul_mul_19s_eOg<1,1,19,20,39>* nnet_mul_mul_19s_eOg_U1;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > conv_layer1_bias_V_address0;
    sc_signal< sc_logic > conv_layer1_bias_V_ce0;
    sc_signal< sc_lv<21> > conv_layer1_bias_V_q0;
    sc_signal< sc_lv<10> > image_V_0_address0;
    sc_signal< sc_logic > image_V_0_ce0;
    sc_signal< sc_lv<20> > image_V_0_q0;
    sc_signal< sc_lv<7> > conv_layer1_weights_s_address0;
    sc_signal< sc_logic > conv_layer1_weights_s_ce0;
    sc_signal< sc_lv<19> > conv_layer1_weights_s_q0;
    sc_signal< sc_lv<4> > filter_2_fu_212_p2;
    sc_signal< sc_lv<4> > filter_2_reg_469;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond4_fu_206_p2;
    sc_signal< sc_lv<9> > tmp_cast1_fu_223_p1;
    sc_signal< sc_lv<9> > tmp_cast1_reg_479;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<14> > tmp_cast_fu_227_p1;
    sc_signal< sc_lv<14> > tmp_cast_reg_484;
    sc_signal< sc_lv<24> > p_Val2_13_cast_fu_231_p1;
    sc_signal< sc_lv<24> > p_Val2_13_cast_reg_489;
    sc_signal< sc_lv<23> > tmp_4_fu_235_p1;
    sc_signal< sc_lv<23> > tmp_4_reg_494;
    sc_signal< sc_lv<10> > next_mul_fu_239_p2;
    sc_signal< sc_lv<10> > next_mul_reg_499;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i_6_fu_251_p2;
    sc_signal< sc_lv<5> > i_6_reg_507;
    sc_signal< sc_lv<5> > j_6_fu_263_p2;
    sc_signal< sc_lv<5> > j_6_reg_515;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > row_offset_2_fu_279_p2;
    sc_signal< sc_lv<3> > row_offset_2_reg_523;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > tmp_34_fu_285_p2;
    sc_signal< sc_lv<5> > tmp_34_reg_528;
    sc_signal< sc_lv<1> > exitcond7_fu_273_p2;
    sc_signal< sc_lv<6> > tmp_94_cast_fu_299_p1;
    sc_signal< sc_lv<6> > tmp_94_cast_reg_533;
    sc_signal< sc_lv<14> > tmp_59_fu_325_p2;
    sc_signal< sc_lv<14> > tmp_59_reg_538;
    sc_signal< sc_lv<23> > a_V_i_fu_350_p3;
    sc_signal< sc_lv<23> > a_V_i_reg_543;
    sc_signal< sc_lv<3> > col_offset_2_fu_368_p2;
    sc_signal< sc_lv<3> > col_offset_2_reg_551;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond8_fu_362_p2;
    sc_signal< sc_lv<20> > image_V_0_load_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<19> > conv_layer1_weights_2_reg_571;
    sc_signal< sc_lv<39> > p_Val2_1_fu_460_p2;
    sc_signal< sc_lv<39> > p_Val2_1_reg_576;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<4> > filter_reg_112;
    sc_signal< sc_lv<1> > exitcond5_fu_245_p2;
    sc_signal< sc_lv<5> > i_reg_124;
    sc_signal< sc_lv<1> > exitcond6_fu_257_p2;
    sc_signal< sc_lv<10> > phi_mul_reg_136;
    sc_signal< sc_lv<5> > j_reg_148;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<24> > p_Val2_s_reg_160;
    sc_signal< sc_lv<3> > row_offset_reg_172;
    sc_signal< sc_lv<24> > sum_1_reg_183;
    sc_signal< sc_lv<3> > col_offset_reg_195;
    sc_signal< sc_lv<64> > tmp_fu_218_p1;
    sc_signal< sc_lv<64> > tmp_62_fu_387_p1;
    sc_signal< sc_lv<64> > tmp_100_cast_fu_414_p1;
    sc_signal< sc_lv<64> > tmp_92_cast_fu_452_p1;
    sc_signal< sc_lv<5> > row_offset_cast4_fu_269_p1;
    sc_signal< sc_lv<5> > tmp_60_fu_291_p3;
    sc_signal< sc_lv<10> > tmp_33_cast_fu_303_p1;
    sc_signal< sc_lv<10> > tmp_s_fu_307_p2;
    sc_signal< sc_lv<13> > tmp_43_fu_313_p3;
    sc_signal< sc_lv<14> > tmp_91_cast_fu_321_p1;
    sc_signal< sc_lv<23> > tmp_44_fu_330_p1;
    sc_signal< sc_lv<24> > p_Val2_s_39_fu_334_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_344_p2;
    sc_signal< sc_lv<23> > p_Val2_cast_fu_339_p2;
    sc_signal< sc_lv<5> > col_offset_cast2_fu_358_p1;
    sc_signal< sc_lv<5> > tmp_35_fu_374_p2;
    sc_signal< sc_lv<10> > tmp_61_fu_380_p3;
    sc_signal< sc_lv<6> > tmp_36_cast_fu_392_p1;
    sc_signal< sc_lv<6> > tmp_63_fu_396_p2;
    sc_signal< sc_lv<9> > tmp_99_cast_fu_401_p3;
    sc_signal< sc_lv<9> > tmp_64_fu_409_p2;
    sc_signal< sc_lv<44> > tmp_37_fu_425_p3;
    sc_signal< sc_lv<44> > tmp_51_cast_fu_433_p1;
    sc_signal< sc_lv<44> > p_Val2_2_fu_436_p2;
    sc_signal< sc_lv<20> > p_Val2_1_fu_460_p1;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_lv<39> > p_Val2_1_fu_460_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<10> ap_const_lv10_1D;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_V_i_fu_350_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_col_offset_2_fu_368_p2();
    void thread_col_offset_cast2_fu_358_p1();
    void thread_conv_layer1_bias_V_address0();
    void thread_conv_layer1_bias_V_ce0();
    void thread_conv_layer1_weights_s_address0();
    void thread_conv_layer1_weights_s_ce0();
    void thread_exitcond4_fu_206_p2();
    void thread_exitcond5_fu_245_p2();
    void thread_exitcond6_fu_257_p2();
    void thread_exitcond7_fu_273_p2();
    void thread_exitcond8_fu_362_p2();
    void thread_filter_2_fu_212_p2();
    void thread_i_6_fu_251_p2();
    void thread_image_V_0_address0();
    void thread_image_V_0_ce0();
    void thread_j_6_fu_263_p2();
    void thread_next_mul_fu_239_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_Val2_13_cast_fu_231_p1();
    void thread_p_Val2_1_fu_460_p1();
    void thread_p_Val2_1_fu_460_p10();
    void thread_p_Val2_2_fu_436_p2();
    void thread_p_Val2_cast_fu_339_p2();
    void thread_p_Val2_s_39_fu_334_p2();
    void thread_row_offset_2_fu_279_p2();
    void thread_row_offset_cast4_fu_269_p1();
    void thread_tmp_100_cast_fu_414_p1();
    void thread_tmp_33_cast_fu_303_p1();
    void thread_tmp_34_fu_285_p2();
    void thread_tmp_35_fu_374_p2();
    void thread_tmp_36_cast_fu_392_p1();
    void thread_tmp_37_fu_425_p3();
    void thread_tmp_43_fu_313_p3();
    void thread_tmp_44_fu_330_p1();
    void thread_tmp_4_fu_235_p1();
    void thread_tmp_51_cast_fu_433_p1();
    void thread_tmp_59_fu_325_p2();
    void thread_tmp_60_fu_291_p3();
    void thread_tmp_61_fu_380_p3();
    void thread_tmp_62_fu_387_p1();
    void thread_tmp_63_fu_396_p2();
    void thread_tmp_64_fu_409_p2();
    void thread_tmp_91_cast_fu_321_p1();
    void thread_tmp_92_cast_fu_452_p1();
    void thread_tmp_94_cast_fu_299_p1();
    void thread_tmp_99_cast_fu_401_p3();
    void thread_tmp_cast1_fu_223_p1();
    void thread_tmp_cast_fu_227_p1();
    void thread_tmp_fu_218_p1();
    void thread_tmp_i_fu_344_p2();
    void thread_tmp_s_fu_307_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
