.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT3_PC0
.set LCD_LCDPort__0__PORT, 3
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT3_PC1
.set LCD_LCDPort__1__PORT, 3
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT3_PC2
.set LCD_LCDPort__2__PORT, 3
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT3_PC3
.set LCD_LCDPort__3__PORT, 3
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT3_PC4
.set LCD_LCDPort__4__PORT, 3
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT3_PC5
.set LCD_LCDPort__5__PORT, 3
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT3_PC6
.set LCD_LCDPort__6__PORT, 3
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT3_AG
.set LCD_LCDPort__AMUX, CYREG_PRT3_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT3_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT3_BYP
.set LCD_LCDPort__CTL, CYREG_PRT3_CTL
.set LCD_LCDPort__DM0, CYREG_PRT3_DM0
.set LCD_LCDPort__DM1, CYREG_PRT3_DM1
.set LCD_LCDPort__DM2, CYREG_PRT3_DM2
.set LCD_LCDPort__DR, CYREG_PRT3_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 3
.set LCD_LCDPort__PRT, CYREG_PRT3_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT3_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT3_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x01
.set UART_TXInternalInterrupt__INTC_NUMBER, 0
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* QuadDec_bQuadDec */
.set QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB09_ST

/* QuadDec_Cnt16_CounterUDB */
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* isr_Step */
.set isr_Step__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Step__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Step__INTC_MASK, 0x40000
.set isr_Step__INTC_NUMBER, 18
.set isr_Step__INTC_PRIOR_NUM, 7
.set isr_Step__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set isr_Step__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Step__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Dir_X */
.set Pin_Dir_X__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pin_Dir_X__0__MASK, 0x10
.set Pin_Dir_X__0__PC, CYREG_PRT0_PC4
.set Pin_Dir_X__0__PORT, 0
.set Pin_Dir_X__0__SHIFT, 4
.set Pin_Dir_X__AG, CYREG_PRT0_AG
.set Pin_Dir_X__AMUX, CYREG_PRT0_AMUX
.set Pin_Dir_X__BIE, CYREG_PRT0_BIE
.set Pin_Dir_X__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Dir_X__BYP, CYREG_PRT0_BYP
.set Pin_Dir_X__CTL, CYREG_PRT0_CTL
.set Pin_Dir_X__DM0, CYREG_PRT0_DM0
.set Pin_Dir_X__DM1, CYREG_PRT0_DM1
.set Pin_Dir_X__DM2, CYREG_PRT0_DM2
.set Pin_Dir_X__DR, CYREG_PRT0_DR
.set Pin_Dir_X__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Dir_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Dir_X__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Dir_X__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Dir_X__MASK, 0x10
.set Pin_Dir_X__PORT, 0
.set Pin_Dir_X__PRT, CYREG_PRT0_PRT
.set Pin_Dir_X__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Dir_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Dir_X__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Dir_X__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Dir_X__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Dir_X__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Dir_X__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Dir_X__PS, CYREG_PRT0_PS
.set Pin_Dir_X__SHIFT, 4
.set Pin_Dir_X__SLW, CYREG_PRT0_SLW

/* Pin_Dir_Y */
.set Pin_Dir_Y__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_Dir_Y__0__MASK, 0x20
.set Pin_Dir_Y__0__PC, CYREG_PRT0_PC5
.set Pin_Dir_Y__0__PORT, 0
.set Pin_Dir_Y__0__SHIFT, 5
.set Pin_Dir_Y__AG, CYREG_PRT0_AG
.set Pin_Dir_Y__AMUX, CYREG_PRT0_AMUX
.set Pin_Dir_Y__BIE, CYREG_PRT0_BIE
.set Pin_Dir_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Dir_Y__BYP, CYREG_PRT0_BYP
.set Pin_Dir_Y__CTL, CYREG_PRT0_CTL
.set Pin_Dir_Y__DM0, CYREG_PRT0_DM0
.set Pin_Dir_Y__DM1, CYREG_PRT0_DM1
.set Pin_Dir_Y__DM2, CYREG_PRT0_DM2
.set Pin_Dir_Y__DR, CYREG_PRT0_DR
.set Pin_Dir_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Dir_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Dir_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Dir_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Dir_Y__MASK, 0x20
.set Pin_Dir_Y__PORT, 0
.set Pin_Dir_Y__PRT, CYREG_PRT0_PRT
.set Pin_Dir_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Dir_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Dir_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Dir_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Dir_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Dir_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Dir_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Dir_Y__PS, CYREG_PRT0_PS
.set Pin_Dir_Y__SHIFT, 5
.set Pin_Dir_Y__SLW, CYREG_PRT0_SLW

/* Pin_Dir_Z */
.set Pin_Dir_Z__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_Dir_Z__0__MASK, 0x40
.set Pin_Dir_Z__0__PC, CYREG_PRT0_PC6
.set Pin_Dir_Z__0__PORT, 0
.set Pin_Dir_Z__0__SHIFT, 6
.set Pin_Dir_Z__AG, CYREG_PRT0_AG
.set Pin_Dir_Z__AMUX, CYREG_PRT0_AMUX
.set Pin_Dir_Z__BIE, CYREG_PRT0_BIE
.set Pin_Dir_Z__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Dir_Z__BYP, CYREG_PRT0_BYP
.set Pin_Dir_Z__CTL, CYREG_PRT0_CTL
.set Pin_Dir_Z__DM0, CYREG_PRT0_DM0
.set Pin_Dir_Z__DM1, CYREG_PRT0_DM1
.set Pin_Dir_Z__DM2, CYREG_PRT0_DM2
.set Pin_Dir_Z__DR, CYREG_PRT0_DR
.set Pin_Dir_Z__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Dir_Z__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Dir_Z__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Dir_Z__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Dir_Z__MASK, 0x40
.set Pin_Dir_Z__PORT, 0
.set Pin_Dir_Z__PRT, CYREG_PRT0_PRT
.set Pin_Dir_Z__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Dir_Z__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Dir_Z__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Dir_Z__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Dir_Z__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Dir_Z__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Dir_Z__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Dir_Z__PS, CYREG_PRT0_PS
.set Pin_Dir_Z__SHIFT, 6
.set Pin_Dir_Z__SLW, CYREG_PRT0_SLW

/* Pin_X_Lim */
.set Pin_X_Lim__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pin_X_Lim__0__MASK, 0x01
.set Pin_X_Lim__0__PC, CYREG_PRT12_PC0
.set Pin_X_Lim__0__PORT, 12
.set Pin_X_Lim__0__SHIFT, 0
.set Pin_X_Lim__AG, CYREG_PRT12_AG
.set Pin_X_Lim__BIE, CYREG_PRT12_BIE
.set Pin_X_Lim__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_X_Lim__BYP, CYREG_PRT12_BYP
.set Pin_X_Lim__DM0, CYREG_PRT12_DM0
.set Pin_X_Lim__DM1, CYREG_PRT12_DM1
.set Pin_X_Lim__DM2, CYREG_PRT12_DM2
.set Pin_X_Lim__DR, CYREG_PRT12_DR
.set Pin_X_Lim__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_X_Lim__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_X_Lim__MASK, 0x01
.set Pin_X_Lim__PORT, 12
.set Pin_X_Lim__PRT, CYREG_PRT12_PRT
.set Pin_X_Lim__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_X_Lim__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_X_Lim__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_X_Lim__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_X_Lim__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_X_Lim__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_X_Lim__PS, CYREG_PRT12_PS
.set Pin_X_Lim__SHIFT, 0
.set Pin_X_Lim__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_X_Lim__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_X_Lim__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_X_Lim__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_X_Lim__SLW, CYREG_PRT12_SLW

/* Pin_Y_Lim */
.set Pin_Y_Lim__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pin_Y_Lim__0__MASK, 0x02
.set Pin_Y_Lim__0__PC, CYREG_PRT12_PC1
.set Pin_Y_Lim__0__PORT, 12
.set Pin_Y_Lim__0__SHIFT, 1
.set Pin_Y_Lim__AG, CYREG_PRT12_AG
.set Pin_Y_Lim__BIE, CYREG_PRT12_BIE
.set Pin_Y_Lim__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Y_Lim__BYP, CYREG_PRT12_BYP
.set Pin_Y_Lim__DM0, CYREG_PRT12_DM0
.set Pin_Y_Lim__DM1, CYREG_PRT12_DM1
.set Pin_Y_Lim__DM2, CYREG_PRT12_DM2
.set Pin_Y_Lim__DR, CYREG_PRT12_DR
.set Pin_Y_Lim__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Y_Lim__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_Y_Lim__MASK, 0x02
.set Pin_Y_Lim__PORT, 12
.set Pin_Y_Lim__PRT, CYREG_PRT12_PRT
.set Pin_Y_Lim__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Y_Lim__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Y_Lim__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Y_Lim__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Y_Lim__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Y_Lim__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Y_Lim__PS, CYREG_PRT12_PS
.set Pin_Y_Lim__SHIFT, 1
.set Pin_Y_Lim__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Y_Lim__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Y_Lim__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Y_Lim__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Y_Lim__SLW, CYREG_PRT12_SLW

/* Pin_Z_Lim */
.set Pin_Z_Lim__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Pin_Z_Lim__0__MASK, 0x04
.set Pin_Z_Lim__0__PC, CYREG_PRT12_PC2
.set Pin_Z_Lim__0__PORT, 12
.set Pin_Z_Lim__0__SHIFT, 2
.set Pin_Z_Lim__AG, CYREG_PRT12_AG
.set Pin_Z_Lim__BIE, CYREG_PRT12_BIE
.set Pin_Z_Lim__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Z_Lim__BYP, CYREG_PRT12_BYP
.set Pin_Z_Lim__DM0, CYREG_PRT12_DM0
.set Pin_Z_Lim__DM1, CYREG_PRT12_DM1
.set Pin_Z_Lim__DM2, CYREG_PRT12_DM2
.set Pin_Z_Lim__DR, CYREG_PRT12_DR
.set Pin_Z_Lim__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Z_Lim__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_Z_Lim__MASK, 0x04
.set Pin_Z_Lim__PORT, 12
.set Pin_Z_Lim__PRT, CYREG_PRT12_PRT
.set Pin_Z_Lim__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Z_Lim__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Z_Lim__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Z_Lim__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Z_Lim__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Z_Lim__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Z_Lim__PS, CYREG_PRT12_PS
.set Pin_Z_Lim__SHIFT, 2
.set Pin_Z_Lim__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Z_Lim__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Z_Lim__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Z_Lim__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Z_Lim__SLW, CYREG_PRT12_SLW

/* Probe_Pin */
.set Probe_Pin__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Probe_Pin__0__MASK, 0x10
.set Probe_Pin__0__PC, CYREG_PRT12_PC4
.set Probe_Pin__0__PORT, 12
.set Probe_Pin__0__SHIFT, 4
.set Probe_Pin__AG, CYREG_PRT12_AG
.set Probe_Pin__BIE, CYREG_PRT12_BIE
.set Probe_Pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Probe_Pin__BYP, CYREG_PRT12_BYP
.set Probe_Pin__DM0, CYREG_PRT12_DM0
.set Probe_Pin__DM1, CYREG_PRT12_DM1
.set Probe_Pin__DM2, CYREG_PRT12_DM2
.set Probe_Pin__DR, CYREG_PRT12_DR
.set Probe_Pin__INP_DIS, CYREG_PRT12_INP_DIS
.set Probe_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Probe_Pin__MASK, 0x10
.set Probe_Pin__PORT, 12
.set Probe_Pin__PRT, CYREG_PRT12_PRT
.set Probe_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Probe_Pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Probe_Pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Probe_Pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Probe_Pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Probe_Pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Probe_Pin__PS, CYREG_PRT12_PS
.set Probe_Pin__SHIFT, 4
.set Probe_Pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Probe_Pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Probe_Pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Probe_Pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Probe_Pin__SLW, CYREG_PRT12_SLW

/* isr_Probe */
.set isr_Probe__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Probe__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Probe__INTC_MASK, 0x20
.set isr_Probe__INTC_NUMBER, 5
.set isr_Probe__INTC_PRIOR_NUM, 7
.set isr_Probe__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_Probe__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Probe__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Quad_A */
.set Pin_Quad_A__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_Quad_A__0__MASK, 0x80
.set Pin_Quad_A__0__PC, CYREG_PRT1_PC7
.set Pin_Quad_A__0__PORT, 1
.set Pin_Quad_A__0__SHIFT, 7
.set Pin_Quad_A__AG, CYREG_PRT1_AG
.set Pin_Quad_A__AMUX, CYREG_PRT1_AMUX
.set Pin_Quad_A__BIE, CYREG_PRT1_BIE
.set Pin_Quad_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Quad_A__BYP, CYREG_PRT1_BYP
.set Pin_Quad_A__CTL, CYREG_PRT1_CTL
.set Pin_Quad_A__DM0, CYREG_PRT1_DM0
.set Pin_Quad_A__DM1, CYREG_PRT1_DM1
.set Pin_Quad_A__DM2, CYREG_PRT1_DM2
.set Pin_Quad_A__DR, CYREG_PRT1_DR
.set Pin_Quad_A__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Quad_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_Quad_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Quad_A__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Quad_A__MASK, 0x80
.set Pin_Quad_A__PORT, 1
.set Pin_Quad_A__PRT, CYREG_PRT1_PRT
.set Pin_Quad_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Quad_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Quad_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Quad_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Quad_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Quad_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Quad_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Quad_A__PS, CYREG_PRT1_PS
.set Pin_Quad_A__SHIFT, 7
.set Pin_Quad_A__SLW, CYREG_PRT1_SLW

/* Pin_Quad_B */
.set Pin_Quad_B__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_Quad_B__0__MASK, 0x40
.set Pin_Quad_B__0__PC, CYREG_PRT1_PC6
.set Pin_Quad_B__0__PORT, 1
.set Pin_Quad_B__0__SHIFT, 6
.set Pin_Quad_B__AG, CYREG_PRT1_AG
.set Pin_Quad_B__AMUX, CYREG_PRT1_AMUX
.set Pin_Quad_B__BIE, CYREG_PRT1_BIE
.set Pin_Quad_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Quad_B__BYP, CYREG_PRT1_BYP
.set Pin_Quad_B__CTL, CYREG_PRT1_CTL
.set Pin_Quad_B__DM0, CYREG_PRT1_DM0
.set Pin_Quad_B__DM1, CYREG_PRT1_DM1
.set Pin_Quad_B__DM2, CYREG_PRT1_DM2
.set Pin_Quad_B__DR, CYREG_PRT1_DR
.set Pin_Quad_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Quad_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_Quad_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Quad_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Quad_B__MASK, 0x40
.set Pin_Quad_B__PORT, 1
.set Pin_Quad_B__PRT, CYREG_PRT1_PRT
.set Pin_Quad_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Quad_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Quad_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Quad_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Quad_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Quad_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Quad_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Quad_B__PS, CYREG_PRT1_PS
.set Pin_Quad_B__SHIFT, 6
.set Pin_Quad_B__SLW, CYREG_PRT1_SLW

/* Pin_Step_X */
.set Pin_Step_X__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_Step_X__0__MASK, 0x01
.set Pin_Step_X__0__PC, CYREG_PRT0_PC0
.set Pin_Step_X__0__PORT, 0
.set Pin_Step_X__0__SHIFT, 0
.set Pin_Step_X__AG, CYREG_PRT0_AG
.set Pin_Step_X__AMUX, CYREG_PRT0_AMUX
.set Pin_Step_X__BIE, CYREG_PRT0_BIE
.set Pin_Step_X__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Step_X__BYP, CYREG_PRT0_BYP
.set Pin_Step_X__CTL, CYREG_PRT0_CTL
.set Pin_Step_X__DM0, CYREG_PRT0_DM0
.set Pin_Step_X__DM1, CYREG_PRT0_DM1
.set Pin_Step_X__DM2, CYREG_PRT0_DM2
.set Pin_Step_X__DR, CYREG_PRT0_DR
.set Pin_Step_X__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Step_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Step_X__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Step_X__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Step_X__MASK, 0x01
.set Pin_Step_X__PORT, 0
.set Pin_Step_X__PRT, CYREG_PRT0_PRT
.set Pin_Step_X__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Step_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Step_X__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Step_X__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Step_X__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Step_X__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Step_X__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Step_X__PS, CYREG_PRT0_PS
.set Pin_Step_X__SHIFT, 0
.set Pin_Step_X__SLW, CYREG_PRT0_SLW

/* Pin_Step_Y */
.set Pin_Step_Y__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_Step_Y__0__MASK, 0x02
.set Pin_Step_Y__0__PC, CYREG_PRT0_PC1
.set Pin_Step_Y__0__PORT, 0
.set Pin_Step_Y__0__SHIFT, 1
.set Pin_Step_Y__AG, CYREG_PRT0_AG
.set Pin_Step_Y__AMUX, CYREG_PRT0_AMUX
.set Pin_Step_Y__BIE, CYREG_PRT0_BIE
.set Pin_Step_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Step_Y__BYP, CYREG_PRT0_BYP
.set Pin_Step_Y__CTL, CYREG_PRT0_CTL
.set Pin_Step_Y__DM0, CYREG_PRT0_DM0
.set Pin_Step_Y__DM1, CYREG_PRT0_DM1
.set Pin_Step_Y__DM2, CYREG_PRT0_DM2
.set Pin_Step_Y__DR, CYREG_PRT0_DR
.set Pin_Step_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Step_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Step_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Step_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Step_Y__MASK, 0x02
.set Pin_Step_Y__PORT, 0
.set Pin_Step_Y__PRT, CYREG_PRT0_PRT
.set Pin_Step_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Step_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Step_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Step_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Step_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Step_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Step_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Step_Y__PS, CYREG_PRT0_PS
.set Pin_Step_Y__SHIFT, 1
.set Pin_Step_Y__SLW, CYREG_PRT0_SLW

/* Pin_Step_Z */
.set Pin_Step_Z__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Pin_Step_Z__0__MASK, 0x10
.set Pin_Step_Z__0__PC, CYREG_IO_PC_PRT15_PC4
.set Pin_Step_Z__0__PORT, 15
.set Pin_Step_Z__0__SHIFT, 4
.set Pin_Step_Z__AG, CYREG_PRT15_AG
.set Pin_Step_Z__AMUX, CYREG_PRT15_AMUX
.set Pin_Step_Z__BIE, CYREG_PRT15_BIE
.set Pin_Step_Z__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Step_Z__BYP, CYREG_PRT15_BYP
.set Pin_Step_Z__CTL, CYREG_PRT15_CTL
.set Pin_Step_Z__DM0, CYREG_PRT15_DM0
.set Pin_Step_Z__DM1, CYREG_PRT15_DM1
.set Pin_Step_Z__DM2, CYREG_PRT15_DM2
.set Pin_Step_Z__DR, CYREG_PRT15_DR
.set Pin_Step_Z__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Step_Z__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_Step_Z__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Step_Z__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Step_Z__MASK, 0x10
.set Pin_Step_Z__PORT, 15
.set Pin_Step_Z__PRT, CYREG_PRT15_PRT
.set Pin_Step_Z__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Step_Z__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Step_Z__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Step_Z__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Step_Z__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Step_Z__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Step_Z__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Step_Z__PS, CYREG_PRT15_PS
.set Pin_Step_Z__SHIFT, 4
.set Pin_Step_Z__SLW, CYREG_PRT15_SLW

/* isr_Enc_Sw */
.set isr_Enc_Sw__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Enc_Sw__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Enc_Sw__INTC_MASK, 0x04
.set isr_Enc_Sw__INTC_NUMBER, 2
.set isr_Enc_Sw__INTC_PRIOR_NUM, 7
.set isr_Enc_Sw__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_Enc_Sw__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Enc_Sw__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Limits */
.set isr_Limits__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Limits__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Limits__INTC_MASK, 0x10
.set isr_Limits__INTC_NUMBER, 4
.set isr_Limits__INTC_PRIOR_NUM, 7
.set isr_Limits__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_Limits__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Limits__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_Sw_DB */
.set Clock_Sw_DB__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_Sw_DB__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_Sw_DB__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_Sw_DB__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Sw_DB__INDEX, 0x04
.set Clock_Sw_DB__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Sw_DB__PM_ACT_MSK, 0x10
.set Clock_Sw_DB__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Sw_DB__PM_STBY_MSK, 0x10

/* Control_Pin */
.set Control_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Control_Pin__0__MASK, 0x01
.set Control_Pin__0__PC, CYREG_IO_PC_PRT15_PC0
.set Control_Pin__0__PORT, 15
.set Control_Pin__0__SHIFT, 0
.set Control_Pin__1__INTTYPE, CYREG_PICU15_INTTYPE1
.set Control_Pin__1__MASK, 0x02
.set Control_Pin__1__PC, CYREG_IO_PC_PRT15_PC1
.set Control_Pin__1__PORT, 15
.set Control_Pin__1__SHIFT, 1
.set Control_Pin__2__INTTYPE, CYREG_PICU15_INTTYPE2
.set Control_Pin__2__MASK, 0x04
.set Control_Pin__2__PC, CYREG_IO_PC_PRT15_PC2
.set Control_Pin__2__PORT, 15
.set Control_Pin__2__SHIFT, 2
.set Control_Pin__3__INTTYPE, CYREG_PICU15_INTTYPE3
.set Control_Pin__3__MASK, 0x08
.set Control_Pin__3__PC, CYREG_IO_PC_PRT15_PC3
.set Control_Pin__3__PORT, 15
.set Control_Pin__3__SHIFT, 3
.set Control_Pin__AG, CYREG_PRT15_AG
.set Control_Pin__AMUX, CYREG_PRT15_AMUX
.set Control_Pin__BIE, CYREG_PRT15_BIE
.set Control_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Control_Pin__BYP, CYREG_PRT15_BYP
.set Control_Pin__CTL, CYREG_PRT15_CTL
.set Control_Pin__DM0, CYREG_PRT15_DM0
.set Control_Pin__DM1, CYREG_PRT15_DM1
.set Control_Pin__DM2, CYREG_PRT15_DM2
.set Control_Pin__DR, CYREG_PRT15_DR
.set Control_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Control_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Control_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Control_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Control_Pin__MASK, 0x0F
.set Control_Pin__PORT, 15
.set Control_Pin__PRT, CYREG_PRT15_PRT
.set Control_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Control_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Control_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Control_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Control_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Control_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Control_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Control_Pin__PS, CYREG_PRT15_PS
.set Control_Pin__SHIFT, 0
.set Control_Pin__SLW, CYREG_PRT15_SLW

/* PWM_Spindle_PWMHW */
.set PWM_Spindle_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_Spindle_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_Spindle_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_Spindle_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_Spindle_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_Spindle_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_Spindle_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_Spindle_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_Spindle_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_Spindle_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Spindle_PWMHW__PM_ACT_MSK, 0x01
.set PWM_Spindle_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Spindle_PWMHW__PM_STBY_MSK, 0x01
.set PWM_Spindle_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_Spindle_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_Spindle_PWMHW__SR0, CYREG_TMR0_SR0

/* Pin_Spindle */
.set Pin_Spindle__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_Spindle__0__MASK, 0x01
.set Pin_Spindle__0__PC, CYREG_PRT2_PC0
.set Pin_Spindle__0__PORT, 2
.set Pin_Spindle__0__SHIFT, 0
.set Pin_Spindle__AG, CYREG_PRT2_AG
.set Pin_Spindle__AMUX, CYREG_PRT2_AMUX
.set Pin_Spindle__BIE, CYREG_PRT2_BIE
.set Pin_Spindle__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Spindle__BYP, CYREG_PRT2_BYP
.set Pin_Spindle__CTL, CYREG_PRT2_CTL
.set Pin_Spindle__DM0, CYREG_PRT2_DM0
.set Pin_Spindle__DM1, CYREG_PRT2_DM1
.set Pin_Spindle__DM2, CYREG_PRT2_DM2
.set Pin_Spindle__DR, CYREG_PRT2_DR
.set Pin_Spindle__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Spindle__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Spindle__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Spindle__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Spindle__MASK, 0x01
.set Pin_Spindle__PORT, 2
.set Pin_Spindle__PRT, CYREG_PRT2_PRT
.set Pin_Spindle__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Spindle__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Spindle__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Spindle__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Spindle__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Spindle__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Spindle__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Spindle__PS, CYREG_PRT2_PS
.set Pin_Spindle__SHIFT, 0
.set Pin_Spindle__SLW, CYREG_PRT2_SLW

/* Pin_Spindle_Direction */
.set Pin_Spindle_Direction__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_Spindle_Direction__0__MASK, 0x02
.set Pin_Spindle_Direction__0__PC, CYREG_PRT2_PC1
.set Pin_Spindle_Direction__0__PORT, 2
.set Pin_Spindle_Direction__0__SHIFT, 1
.set Pin_Spindle_Direction__AG, CYREG_PRT2_AG
.set Pin_Spindle_Direction__AMUX, CYREG_PRT2_AMUX
.set Pin_Spindle_Direction__BIE, CYREG_PRT2_BIE
.set Pin_Spindle_Direction__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Spindle_Direction__BYP, CYREG_PRT2_BYP
.set Pin_Spindle_Direction__CTL, CYREG_PRT2_CTL
.set Pin_Spindle_Direction__DM0, CYREG_PRT2_DM0
.set Pin_Spindle_Direction__DM1, CYREG_PRT2_DM1
.set Pin_Spindle_Direction__DM2, CYREG_PRT2_DM2
.set Pin_Spindle_Direction__DR, CYREG_PRT2_DR
.set Pin_Spindle_Direction__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Spindle_Direction__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Spindle_Direction__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Spindle_Direction__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Spindle_Direction__MASK, 0x02
.set Pin_Spindle_Direction__PORT, 2
.set Pin_Spindle_Direction__PRT, CYREG_PRT2_PRT
.set Pin_Spindle_Direction__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Spindle_Direction__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Spindle_Direction__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Spindle_Direction__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Spindle_Direction__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Spindle_Direction__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Spindle_Direction__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Spindle_Direction__PS, CYREG_PRT2_PS
.set Pin_Spindle_Direction__SHIFT, 1
.set Pin_Spindle_Direction__SLW, CYREG_PRT2_SLW

/* Pin_Spindle_Enable */
.set Pin_Spindle_Enable__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_Spindle_Enable__0__MASK, 0x04
.set Pin_Spindle_Enable__0__PC, CYREG_PRT2_PC2
.set Pin_Spindle_Enable__0__PORT, 2
.set Pin_Spindle_Enable__0__SHIFT, 2
.set Pin_Spindle_Enable__AG, CYREG_PRT2_AG
.set Pin_Spindle_Enable__AMUX, CYREG_PRT2_AMUX
.set Pin_Spindle_Enable__BIE, CYREG_PRT2_BIE
.set Pin_Spindle_Enable__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Spindle_Enable__BYP, CYREG_PRT2_BYP
.set Pin_Spindle_Enable__CTL, CYREG_PRT2_CTL
.set Pin_Spindle_Enable__DM0, CYREG_PRT2_DM0
.set Pin_Spindle_Enable__DM1, CYREG_PRT2_DM1
.set Pin_Spindle_Enable__DM2, CYREG_PRT2_DM2
.set Pin_Spindle_Enable__DR, CYREG_PRT2_DR
.set Pin_Spindle_Enable__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Spindle_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Spindle_Enable__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Spindle_Enable__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Spindle_Enable__MASK, 0x04
.set Pin_Spindle_Enable__PORT, 2
.set Pin_Spindle_Enable__PRT, CYREG_PRT2_PRT
.set Pin_Spindle_Enable__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Spindle_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Spindle_Enable__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Spindle_Enable__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Spindle_Enable__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Spindle_Enable__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Spindle_Enable__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Spindle_Enable__PS, CYREG_PRT2_PS
.set Pin_Spindle_Enable__SHIFT, 2
.set Pin_Spindle_Enable__SLW, CYREG_PRT2_SLW

/* isr_Control */
.set isr_Control__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Control__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Control__INTC_MASK, 0x02
.set isr_Control__INTC_NUMBER, 1
.set isr_Control__INTC_PRIOR_NUM, 7
.set isr_Control__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Control__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Control__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_UART_Rx */
.set isr_UART_Rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART_Rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART_Rx__INTC_MASK, 0x40
.set isr_UART_Rx__INTC_NUMBER, 6
.set isr_UART_Rx__INTC_PRIOR_NUM, 7
.set isr_UART_Rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_UART_Rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART_Rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_Lim_DB */
.set Clock_Lim_DB__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_Lim_DB__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_Lim_DB__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_Lim_DB__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Lim_DB__INDEX, 0x03
.set Clock_Lim_DB__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Lim_DB__PM_ACT_MSK, 0x08
.set Clock_Lim_DB__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Lim_DB__PM_STBY_MSK, 0x08

/* Status_Limit */
.set Status_Limit_sts_intr_sts_reg__0__MASK, 0x01
.set Status_Limit_sts_intr_sts_reg__0__POS, 0
.set Status_Limit_sts_intr_sts_reg__1__MASK, 0x02
.set Status_Limit_sts_intr_sts_reg__1__POS, 1
.set Status_Limit_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Status_Limit_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Status_Limit_sts_intr_sts_reg__2__MASK, 0x04
.set Status_Limit_sts_intr_sts_reg__2__POS, 2
.set Status_Limit_sts_intr_sts_reg__MASK, 0x07
.set Status_Limit_sts_intr_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set Status_Limit_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Status_Limit_sts_intr_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* Status_Probe */
.set Status_Probe_sts_intr_sts_reg__0__MASK, 0x01
.set Status_Probe_sts_intr_sts_reg__0__POS, 0
.set Status_Probe_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Status_Probe_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Status_Probe_sts_intr_sts_reg__MASK, 0x01
.set Status_Probe_sts_intr_sts_reg__MASK_REG, CYREG_B0_UDB08_MSK
.set Status_Probe_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Status_Probe_sts_intr_sts_reg__STATUS_REG, CYREG_B0_UDB08_ST

/* Stepper_Timer_TimerHW */
.set Stepper_Timer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Stepper_Timer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Stepper_Timer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Stepper_Timer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Stepper_Timer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Stepper_Timer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Stepper_Timer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Stepper_Timer_TimerHW__PER0, CYREG_TMR1_PER0
.set Stepper_Timer_TimerHW__PER1, CYREG_TMR1_PER1
.set Stepper_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Stepper_Timer_TimerHW__PM_ACT_MSK, 0x02
.set Stepper_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Stepper_Timer_TimerHW__PM_STBY_MSK, 0x02
.set Stepper_Timer_TimerHW__RT0, CYREG_TMR1_RT0
.set Stepper_Timer_TimerHW__RT1, CYREG_TMR1_RT1
.set Stepper_Timer_TimerHW__SR0, CYREG_TMR1_SR0

/* Pin_Encoder_Sw */
.set Pin_Encoder_Sw__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_Encoder_Sw__0__MASK, 0x20
.set Pin_Encoder_Sw__0__PC, CYREG_PRT1_PC5
.set Pin_Encoder_Sw__0__PORT, 1
.set Pin_Encoder_Sw__0__SHIFT, 5
.set Pin_Encoder_Sw__AG, CYREG_PRT1_AG
.set Pin_Encoder_Sw__AMUX, CYREG_PRT1_AMUX
.set Pin_Encoder_Sw__BIE, CYREG_PRT1_BIE
.set Pin_Encoder_Sw__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Encoder_Sw__BYP, CYREG_PRT1_BYP
.set Pin_Encoder_Sw__CTL, CYREG_PRT1_CTL
.set Pin_Encoder_Sw__DM0, CYREG_PRT1_DM0
.set Pin_Encoder_Sw__DM1, CYREG_PRT1_DM1
.set Pin_Encoder_Sw__DM2, CYREG_PRT1_DM2
.set Pin_Encoder_Sw__DR, CYREG_PRT1_DR
.set Pin_Encoder_Sw__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Encoder_Sw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_Encoder_Sw__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Encoder_Sw__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Encoder_Sw__MASK, 0x20
.set Pin_Encoder_Sw__PORT, 1
.set Pin_Encoder_Sw__PRT, CYREG_PRT1_PRT
.set Pin_Encoder_Sw__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Encoder_Sw__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Encoder_Sw__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Encoder_Sw__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Encoder_Sw__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Encoder_Sw__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Encoder_Sw__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Encoder_Sw__PS, CYREG_PRT1_PS
.set Pin_Encoder_Sw__SHIFT, 5
.set Pin_Encoder_Sw__SLW, CYREG_PRT1_SLW

/* Status_Control */
.set Status_Control_sts_intr_sts_reg__0__MASK, 0x01
.set Status_Control_sts_intr_sts_reg__0__POS, 0
.set Status_Control_sts_intr_sts_reg__1__MASK, 0x02
.set Status_Control_sts_intr_sts_reg__1__POS, 1
.set Status_Control_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Status_Control_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Status_Control_sts_intr_sts_reg__2__MASK, 0x04
.set Status_Control_sts_intr_sts_reg__2__POS, 2
.set Status_Control_sts_intr_sts_reg__3__MASK, 0x08
.set Status_Control_sts_intr_sts_reg__3__POS, 3
.set Status_Control_sts_intr_sts_reg__MASK, 0x0F
.set Status_Control_sts_intr_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set Status_Control_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Status_Control_sts_intr_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Status_Control_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Status_Control_sts_intr_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Status_Control_sts_intr_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Status_Control_sts_intr_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* isr_LCD_Update */
.set isr_LCD_Update__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_LCD_Update__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_LCD_Update__INTC_MASK, 0x08
.set isr_LCD_Update__INTC_NUMBER, 3
.set isr_LCD_Update__INTC_PRIOR_NUM, 7
.set isr_LCD_Update__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_LCD_Update__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_LCD_Update__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Reg_Dir */
.set Control_Reg_Dir_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Dir_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Dir_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Dir_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_Dir_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_Dir_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Control_Reg_Dir_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_Dir_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_Dir_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Clock_LCD_Update */
.set Clock_LCD_Update__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_LCD_Update__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_LCD_Update__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_LCD_Update__CFG2_SRC_SEL_MASK, 0x07
.set Clock_LCD_Update__INDEX, 0x05
.set Clock_LCD_Update__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_LCD_Update__PM_ACT_MSK, 0x20
.set Clock_LCD_Update__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_LCD_Update__PM_STBY_MSK, 0x20

/* Clock_Step_Pulse */
.set Clock_Step_Pulse__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_Step_Pulse__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_Step_Pulse__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_Step_Pulse__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Step_Pulse__INDEX, 0x02
.set Clock_Step_Pulse__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Step_Pulse__PM_ACT_MSK, 0x04
.set Clock_Step_Pulse__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Step_Pulse__PM_STBY_MSK, 0x04

/* Control_Reg_Step */
.set Control_Reg_Step_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Step_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Step_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Step_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_Step_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_Step_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_Step_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Control_Reg_Step_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_Step_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_Step_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_Step_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_Step_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_Step_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_Step_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_Step_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Mist_Coolant_Pin */
.set Mist_Coolant_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Mist_Coolant_Pin__0__MASK, 0x40
.set Mist_Coolant_Pin__0__PC, CYREG_PRT2_PC6
.set Mist_Coolant_Pin__0__PORT, 2
.set Mist_Coolant_Pin__0__SHIFT, 6
.set Mist_Coolant_Pin__AG, CYREG_PRT2_AG
.set Mist_Coolant_Pin__AMUX, CYREG_PRT2_AMUX
.set Mist_Coolant_Pin__BIE, CYREG_PRT2_BIE
.set Mist_Coolant_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Mist_Coolant_Pin__BYP, CYREG_PRT2_BYP
.set Mist_Coolant_Pin__CTL, CYREG_PRT2_CTL
.set Mist_Coolant_Pin__DM0, CYREG_PRT2_DM0
.set Mist_Coolant_Pin__DM1, CYREG_PRT2_DM1
.set Mist_Coolant_Pin__DM2, CYREG_PRT2_DM2
.set Mist_Coolant_Pin__DR, CYREG_PRT2_DR
.set Mist_Coolant_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Mist_Coolant_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Mist_Coolant_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Mist_Coolant_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Mist_Coolant_Pin__MASK, 0x40
.set Mist_Coolant_Pin__PORT, 2
.set Mist_Coolant_Pin__PRT, CYREG_PRT2_PRT
.set Mist_Coolant_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Mist_Coolant_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Mist_Coolant_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Mist_Coolant_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Mist_Coolant_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Mist_Coolant_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Mist_Coolant_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Mist_Coolant_Pin__PS, CYREG_PRT2_PS
.set Mist_Coolant_Pin__SHIFT, 6
.set Mist_Coolant_Pin__SLW, CYREG_PRT2_SLW

/* Flood_Coolant_Pin */
.set Flood_Coolant_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Flood_Coolant_Pin__0__MASK, 0x80
.set Flood_Coolant_Pin__0__PC, CYREG_PRT2_PC7
.set Flood_Coolant_Pin__0__PORT, 2
.set Flood_Coolant_Pin__0__SHIFT, 7
.set Flood_Coolant_Pin__AG, CYREG_PRT2_AG
.set Flood_Coolant_Pin__AMUX, CYREG_PRT2_AMUX
.set Flood_Coolant_Pin__BIE, CYREG_PRT2_BIE
.set Flood_Coolant_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Flood_Coolant_Pin__BYP, CYREG_PRT2_BYP
.set Flood_Coolant_Pin__CTL, CYREG_PRT2_CTL
.set Flood_Coolant_Pin__DM0, CYREG_PRT2_DM0
.set Flood_Coolant_Pin__DM1, CYREG_PRT2_DM1
.set Flood_Coolant_Pin__DM2, CYREG_PRT2_DM2
.set Flood_Coolant_Pin__DR, CYREG_PRT2_DR
.set Flood_Coolant_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Flood_Coolant_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Flood_Coolant_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Flood_Coolant_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Flood_Coolant_Pin__MASK, 0x80
.set Flood_Coolant_Pin__PORT, 2
.set Flood_Coolant_Pin__PRT, CYREG_PRT2_PRT
.set Flood_Coolant_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Flood_Coolant_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Flood_Coolant_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Flood_Coolant_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Flood_Coolant_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Flood_Coolant_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Flood_Coolant_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Flood_Coolant_Pin__PS, CYREG_PRT2_PS
.set Flood_Coolant_Pin__SHIFT, 7
.set Flood_Coolant_Pin__SLW, CYREG_PRT2_SLW

/* Stepper_Enable_Pin */
.set Stepper_Enable_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Stepper_Enable_Pin__0__MASK, 0x20
.set Stepper_Enable_Pin__0__PC, CYREG_IO_PC_PRT15_PC5
.set Stepper_Enable_Pin__0__PORT, 15
.set Stepper_Enable_Pin__0__SHIFT, 5
.set Stepper_Enable_Pin__AG, CYREG_PRT15_AG
.set Stepper_Enable_Pin__AMUX, CYREG_PRT15_AMUX
.set Stepper_Enable_Pin__BIE, CYREG_PRT15_BIE
.set Stepper_Enable_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Stepper_Enable_Pin__BYP, CYREG_PRT15_BYP
.set Stepper_Enable_Pin__CTL, CYREG_PRT15_CTL
.set Stepper_Enable_Pin__DM0, CYREG_PRT15_DM0
.set Stepper_Enable_Pin__DM1, CYREG_PRT15_DM1
.set Stepper_Enable_Pin__DM2, CYREG_PRT15_DM2
.set Stepper_Enable_Pin__DR, CYREG_PRT15_DR
.set Stepper_Enable_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Stepper_Enable_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Stepper_Enable_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Stepper_Enable_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Stepper_Enable_Pin__MASK, 0x20
.set Stepper_Enable_Pin__PORT, 15
.set Stepper_Enable_Pin__PRT, CYREG_PRT15_PRT
.set Stepper_Enable_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Stepper_Enable_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Stepper_Enable_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Stepper_Enable_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Stepper_Enable_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Stepper_Enable_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Stepper_Enable_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Stepper_Enable_Pin__PS, CYREG_PRT15_PS
.set Stepper_Enable_Pin__SHIFT, 5
.set Stepper_Enable_Pin__SLW, CYREG_PRT15_SLW

/* Control_Step_Enable */
.set Control_Step_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Step_Enable_Sync_ctrl_reg__0__POS, 0
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Step_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Control_Step_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Control_Step_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Step_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Control_Step_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Step_Enable_Sync_ctrl_reg__MASK, 0x01
.set Control_Step_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Step_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Step_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x0200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000007F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
