INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to14b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/XOR_GATE_ONEHOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_ONEHOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
