Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\matpi\Desktop\Imperial\Yr2\InfoProc\project\fpga\platform.qsys --block-symbol-file --output-directory=C:\Users\matpi\Desktop\Imperial\Yr2\InfoProc\project\fpga\platform --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading fpga/platform.qsys
Progress: Reading input file
Progress: Adding _7seg0 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg0
Progress: Adding _7seg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg1
Progress: Adding _7seg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg2
Progress: Adding _7seg3 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg3
Progress: Adding _7seg4 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg4
Progress: Adding _7seg5 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg5
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding filter_x [altera_avalon_pio 18.1]
Progress: Parameterizing module filter_x
Progress: Adding filter_y [altera_avalon_pio 18.1]
Progress: Parameterizing module filter_y
Progress: Adding filter_z [altera_avalon_pio 18.1]
Progress: Parameterizing module filter_z
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.filter_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.filter_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.filter_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: platform.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\matpi\Desktop\Imperial\Yr2\InfoProc\project\fpga\platform.qsys --synthesis=VERILOG --output-directory=C:\Users\matpi\Desktop\Imperial\Yr2\InfoProc\project\fpga\platform\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading fpga/platform.qsys
Progress: Reading input file
Progress: Adding _7seg0 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg0
Progress: Adding _7seg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg1
Progress: Adding _7seg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg2
Progress: Adding _7seg3 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg3
Progress: Adding _7seg4 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg4
Progress: Adding _7seg5 [altera_avalon_pio 18.1]
Progress: Parameterizing module _7seg5
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding filter_x [altera_avalon_pio 18.1]
Progress: Parameterizing module filter_x
Progress: Adding filter_y [altera_avalon_pio 18.1]
Progress: Parameterizing module filter_y
Progress: Adding filter_z [altera_avalon_pio 18.1]
Progress: Parameterizing module filter_z
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.filter_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.filter_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.filter_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: platform.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: platform: Generating platform "platform" for QUARTUS_SYNTH
Info: platform: Done "platform" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
