$date
	Wed Aug 12 19:20:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! r_data [7:0] $end
$var wire 1 " full_flag $end
$var wire 1 # empty_flag $end
$var reg 1 $ clk $end
$var reg 1 % read_enable $end
$var reg 1 & reset $end
$var reg 8 ' w_data [7:0] $end
$var reg 1 ( write_enable $end
$scope module inst1 $end
$var wire 1 $ clk $end
$var wire 1 # empty_flag $end
$var wire 1 " full_flag $end
$var wire 8 ) r_data [7:0] $end
$var wire 1 % read_enable $end
$var wire 1 & reset $end
$var wire 8 * w_data [7:0] $end
$var wire 1 ( write_enable $end
$var wire 1 + vld $end
$var reg 1 , empty_next $end
$var reg 1 - empty_reg $end
$var reg 1 . full_next $end
$var reg 1 / full_reg $end
$var reg 4 0 r_ptr_next [3:0] $end
$var reg 4 1 r_ptr_reg [3:0] $end
$var reg 4 2 r_ptr_succ [3:0] $end
$var reg 1 3 valid $end
$var reg 4 4 w_ptr_next [3:0] $end
$var reg 4 5 w_ptr_reg [3:0] $end
$var reg 4 6 w_ptr_succ [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
bx 5
bx 4
x3
bx 2
bx 1
bx 0
x/
x.
x-
x,
x+
bx *
bx )
0(
bx '
x&
0%
0$
x#
x"
bx !
$end
#2
1$
#4
0+
b0 4
b0 0
b1 6
b1 2
03
1,
0.
1#
1-
0"
0/
b0 5
b0 1
1&
0$
#6
0,
1$
#8
0&
0$
#10
0#
0-
1$
#12
1+
b1 4
b1010 '
b1010 *
1(
0$
#14
b10 4
b10 6
b1010 !
b1010 )
b1 5
1$
#16
b100 '
b100 *
0$
#18
b11 4
b11 6
b10 5
1$
#20
b110 '
b110 *
0$
#22
b100 4
b100 6
b11 5
1$
#24
b101 '
b101 *
0$
#26
b101 4
b101 6
b100 5
1$
#28
b11 '
b11 *
0$
#30
b110 4
b110 6
b101 5
1$
#32
b10 '
b10 *
0$
#34
b111 4
b111 6
b110 5
1$
#36
b1 '
b1 *
0$
#38
b1000 4
b1000 6
b111 5
1$
#40
b1001 '
b1001 *
0$
#42
b1001 4
b1001 6
b1000 5
1$
#44
b1 0
b1000 4
0(
1%
0$
#46
b10 0
b10 2
b100 !
b100 )
b1 1
1$
#48
b1 0
0%
0$
#50
1$
#52
0$
#54
1$
#56
0$
#58
1$
#60
0$
#62
1$
#64
0$
#66
1$
#68
0$
#70
1$
#72
0$
#74
1$
#76
0$
#78
1$
#80
0$
#82
1$
#84
0$
#86
1$
#88
0$
#90
1$
#92
0$
#94
1$
#96
0$
#98
1$
#100
0$
