v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=bcc_sdr_pg3.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
3
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
BCC SDR V0.1: LO
C 6200 11700 1 0 0 EMBEDDEDADF4351.sym
[
T 8095 13895 8 10 0 1 0 0 1
refdes=U?
T 8395 13795 8 10 0 1 0 0 1
footprint=LQFP48_12
T 7795 13595 8 10 0 1 0 0 1
device=ADF4351
L 9800 12300 6800 12300 3 0 0 0 -1 -1
L 9800 15300 7200 15300 3 0 0 0 -1 -1
L 9800 15300 9800 12300 3 0 0 0 -1 -1
L 6800 12300 6800 14900 3 0 0 0 -1 -1
L 6800 14900 7200 15300 3 0 0 0 -1 -1
P 8000 15900 8000 15300 1 0 0
{
T 8000 15900 5 10 0 0 270 0 1
pintype=pas
T 8000 15245 5 10 1 1 90 6 1
pinlabel=MUXOUT
T 7950 15395 5 10 1 1 90 0 1
pinnumber=30
T 8000 15900 5 10 0 0 270 0 1
pinseq=30
}
P 8200 15900 8200 15300 1 0 0
{
T 8200 15900 5 10 0 0 270 0 1
pintype=pas
T 8200 15245 5 10 1 1 90 6 1
pinlabel=REFIN
T 8150 15395 5 10 1 1 90 0 1
pinnumber=29
T 8200 15900 5 10 0 0 270 0 1
pinseq=29
}
P 8400 15900 8400 15300 1 0 0
{
T 8400 15900 5 10 0 0 270 0 1
pintype=pas
T 8400 15245 5 10 1 1 90 6 1
pinlabel=DVDD
T 8350 15395 5 10 1 1 90 0 1
pinnumber=28
T 8400 15900 5 10 0 0 270 0 1
pinseq=28
}
P 8600 15900 8600 15300 1 0 0
{
T 8600 15900 5 10 0 0 270 0 1
pintype=pas
T 8600 15245 5 10 1 1 90 6 1
pinlabel=DGND
T 8550 15395 5 10 1 1 90 0 1
pinnumber=27
T 8600 15900 5 10 0 0 270 0 1
pinseq=27
}
P 8800 15900 8800 15300 1 0 0
{
T 8800 15900 5 10 0 0 270 0 1
pintype=pas
T 8800 15245 5 10 1 1 90 6 1
pinlabel=PDBRF
T 8750 15395 5 10 1 1 90 0 1
pinnumber=26
T 8800 15900 5 10 0 0 270 0 1
pinseq=26
}
P 9000 15900 9000 15300 1 0 0
{
T 9000 15900 5 10 0 0 270 0 1
pintype=pas
T 9000 15245 5 10 1 1 90 6 1
pinlabel=LD
T 8950 15395 5 10 1 1 90 0 1
pinnumber=25
T 9000 15900 5 10 0 0 270 0 1
pinseq=25
}
P 10400 14500 9800 14500 1 0 0
{
T 10400 14500 5 10 0 0 180 0 1
pintype=pas
T 9745 14495 5 10 1 1 0 6 1
pinlabel=VREF
T 9895 14545 5 10 1 1 0 0 1
pinnumber=24
T 10400 14500 5 10 0 0 180 0 1
pinseq=24
}
P 10400 14300 9800 14300 1 0 0
{
T 10400 14300 5 10 0 0 180 0 1
pintype=pas
T 9745 14295 5 10 1 1 0 6 1
pinlabel=VCOM
T 9895 14345 5 10 1 1 0 0 1
pinnumber=23
T 10400 14300 5 10 0 0 180 0 1
pinseq=23
}
P 10400 14100 9800 14100 1 0 0
{
T 10400 14100 5 10 0 0 180 0 1
pintype=pas
T 9745 14095 5 10 1 1 0 6 1
pinlabel=RSET
T 9895 14145 5 10 1 1 0 0 1
pinnumber=22
T 10400 14100 5 10 0 0 180 0 1
pinseq=22
}
P 10400 13900 9800 13900 1 0 0
{
T 10400 13900 5 10 0 0 180 0 1
pintype=pas
T 9745 13895 5 10 1 1 0 6 1
pinlabel=AGNDVCO
T 9895 13945 5 10 1 1 0 0 1
pinnumber=21
T 10400 13900 5 10 0 0 180 0 1
pinseq=21
}
P 7600 15900 7600 15300 1 0 0
{
T 7600 15900 5 10 0 0 270 0 1
pintype=pas
T 7600 15245 5 10 1 1 90 6 1
pinlabel=SDVDD
T 7550 15395 5 10 1 1 90 0 1
pinnumber=32
T 7600 15900 5 10 0 0 270 0 1
pinseq=32
}
P 7800 15900 7800 15300 1 0 0
{
T 7800 15900 5 10 0 0 270 0 1
pintype=pas
T 7800 15245 5 10 1 1 90 6 1
pinlabel=SDGND
T 7750 15395 5 10 1 1 90 0 1
pinnumber=31
T 7800 15900 5 10 0 0 270 0 1
pinseq=31
}
P 7800 11700 7800 12300 1 0 0
{
T 7800 11700 5 10 0 0 90 0 1
pintype=pas
T 7800 12355 5 10 1 1 90 0 1
pinlabel=AVDD
T 7750 12205 5 10 1 1 90 6 1
pinnumber=10
T 7800 11700 5 10 0 0 90 0 1
pinseq=10
}
P 7600 11700 7600 12300 1 0 0
{
T 7600 11700 5 10 0 0 90 0 1
pintype=pas
T 7600 12355 5 10 1 1 90 0 1
pinlabel=AGND
T 7550 12205 5 10 1 1 90 6 1
pinnumber=9
T 7600 11700 5 10 0 0 90 0 1
pinseq=9
}
P 6200 13100 6800 13100 1 0 0
{
T 6200 13100 5 10 0 0 0 0 1
pintype=pas
T 6855 13095 5 10 1 1 0 0 1
pinlabel=CPGND
T 6705 13145 5 10 1 1 0 6 1
pinnumber=8
T 6200 13100 5 10 0 0 0 0 1
pinseq=8
}
P 6200 13300 6800 13300 1 0 0
{
T 6200 13300 5 10 0 0 0 0 1
pintype=pas
T 6855 13295 5 10 1 1 0 0 1
pinlabel=CPOUT
T 6705 13345 5 10 1 1 0 6 1
pinnumber=7
T 6200 13300 5 10 0 0 0 0 1
pinseq=7
}
P 6200 13500 6800 13500 1 0 0
{
T 6200 13500 5 10 0 0 0 0 1
pintype=pas
T 6855 13495 5 10 1 1 0 0 1
pinlabel=VP
T 6705 13545 5 10 1 1 0 6 1
pinnumber=6
T 6200 13500 5 10 0 0 0 0 1
pinseq=6
}
P 6200 13700 6800 13700 1 0 0
{
T 6200 13700 5 10 0 0 0 0 1
pintype=pas
T 6855 13695 5 10 1 1 0 0 1
pinlabel=SW
T 6705 13745 5 10 1 1 0 6 1
pinnumber=5
T 6200 13700 5 10 0 0 0 0 1
pinseq=5
}
P 6200 13900 6800 13900 1 0 0
{
T 6200 13900 5 10 0 0 0 0 1
pintype=pas
T 6855 13895 5 10 1 1 0 0 1
pinlabel=CE
T 6705 13945 5 10 1 1 0 6 1
pinnumber=4
T 6200 13900 5 10 0 0 0 0 1
pinseq=4
}
P 6200 14100 6800 14100 1 0 0
{
T 6200 14100 5 10 0 0 0 0 1
pintype=pas
T 6855 14095 5 10 1 1 0 0 1
pinlabel=LE
T 6705 14145 5 10 1 1 0 6 1
pinnumber=3
T 6200 14100 5 10 0 0 0 0 1
pinseq=3
}
P 6200 14300 6800 14300 1 0 0
{
T 6200 14300 5 10 0 0 0 0 1
pintype=pas
T 6855 14295 5 10 1 1 0 0 1
pinlabel=DATA
T 6705 14345 5 10 1 1 0 6 1
pinnumber=2
T 6200 14300 5 10 0 0 0 0 1
pinseq=2
}
P 6200 14500 6800 14500 1 0 0
{
T 6200 14500 5 10 0 0 0 0 1
pintype=pas
T 6855 14495 5 10 1 1 0 0 1
pinlabel=CLK
T 6705 14545 5 10 1 1 0 6 1
pinnumber=1
T 6200 14500 5 10 0 0 0 0 1
pinseq=1
}
P 10400 13700 9800 13700 1 0 0
{
T 10400 13700 5 10 0 0 180 0 1
pintype=pas
T 9745 13695 5 10 1 1 0 6 1
pinlabel=VTUNE
T 9895 13745 5 10 1 1 0 0 1
pinnumber=20
T 10400 13700 5 10 0 0 180 0 1
pinseq=20
}
P 10400 13500 9800 13500 1 0 0
{
T 10400 13500 5 10 0 0 180 0 1
pintype=pas
T 9745 13495 5 10 1 1 0 6 1
pinlabel=TEMP
T 9895 13545 5 10 1 1 0 0 1
pinnumber=19
T 10400 13500 5 10 0 0 180 0 1
pinseq=19
}
P 10400 13300 9800 13300 1 0 0
{
T 10400 13300 5 10 0 0 180 0 1
pintype=pas
T 9745 13295 5 10 1 1 0 6 1
pinlabel=AGNDVCO
T 9895 13345 5 10 1 1 0 0 1
pinnumber=18
T 10400 13300 5 10 0 0 180 0 1
pinseq=18
}
P 10400 13100 9800 13100 1 0 0
{
T 10400 13100 5 10 0 0 180 0 1
pintype=pas
T 9745 13095 5 10 1 1 0 6 1
pinlabel=VVCO
T 9895 13145 5 10 1 1 0 0 1
pinnumber=17
T 10400 13100 5 10 0 0 180 0 1
pinseq=17
}
P 9000 11700 9000 12300 1 0 0
{
T 9000 11700 5 10 0 0 90 0 1
pintype=pas
T 9000 12355 5 10 1 1 90 0 1
pinlabel=VVCO
T 8950 12205 5 10 1 1 90 6 1
pinnumber=16
T 9000 11700 5 10 0 0 90 0 1
pinseq=16
}
P 8800 11700 8800 12300 1 0 0
{
T 8800 11700 5 10 0 0 90 0 1
pintype=pas
T 8800 12355 5 10 1 1 90 0 1
pinlabel=RFOUTB-
T 8750 12205 5 10 1 1 90 6 1
pinnumber=15
T 8800 11700 5 10 0 0 90 0 1
pinseq=15
}
P 8600 11700 8600 12300 1 0 0
{
T 8600 11700 5 10 0 0 90 0 1
pintype=pas
T 8600 12355 5 10 1 1 90 0 1
pinlabel=RFOUTB+
T 8550 12205 5 10 1 1 90 6 1
pinnumber=14
T 8600 11700 5 10 0 0 90 0 1
pinseq=14
}
P 8400 11700 8400 12300 1 0 0
{
T 8400 11700 5 10 0 0 90 0 1
pintype=pas
T 8400 12355 5 10 1 1 90 0 1
pinlabel=RFOUTA-
T 8350 12205 5 10 1 1 90 6 1
pinnumber=13
T 8400 11700 5 10 0 0 90 0 1
pinseq=12
}
P 8200 11700 8200 12300 1 0 0
{
T 8200 11700 5 10 0 0 90 0 1
pintype=pas
T 8200 12355 5 10 1 1 90 0 1
pinlabel=RFOUTA+
T 8150 12205 5 10 1 1 90 6 1
pinnumber=12
T 8200 11700 5 10 0 0 90 0 1
pinseq=12
}
P 8000 11700 8000 12300 1 0 0
{
T 8000 11700 5 10 0 0 90 0 1
pintype=pas
T 8000 12355 5 10 1 1 90 0 1
pinlabel=AGNDVCO
T 7950 12205 5 10 1 1 90 6 1
pinnumber=11
T 8000 11700 5 10 0 0 90 0 1
pinseq=11
}
]
{
T 7795 13595 5 10 1 1 0 0 1
device=ADF4351
T 8395 13795 5 10 0 1 0 0 1
footprint=LFCSP_VQ32
T 8095 13895 5 10 1 1 0 0 1
refdes=U301
}
C 3200 14000 1 0 1 EMBEDDEDio-1.sym
[
P 3200 14100 3000 14100 1 0 0
{
T 2950 14350 5 10 0 0 0 6 1
pintype=io
T 2950 14450 5 10 0 0 0 6 1
pinseq=1
T 2950 14250 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 14150 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 14200 2400 14100 3 0 0 0 -1 -1
L 2400 14100 2500 14000 3 0 0 0 -1 -1
L 3000 14100 2900 14000 3 0 0 0 -1 -1
L 2900 14200 3000 14100 3 0 0 0 -1 -1
L 2900 14200 2500 14200 3 0 0 0 -1 -1
L 2900 14000 2500 14000 3 0 0 0 -1 -1
T 2300 14200 5 10 0 0 0 6 1
net=IO:1
T 3000 14600 5 10 0 0 0 6 1
device=none
T 3000 14700 5 10 0 0 0 6 1
description=I/O module port
T 2300 14100 5 10 0 1 0 7 1
value=IO
]
{
T 2300 14200 5 10 0 0 0 6 1
net=PLL_LE0:1
T 2300 14100 5 10 1 1 0 7 1
value=PLL_LE0
}
C 3200 17200 1 0 1 EMBEDDEDio-1.sym
[
P 3200 17300 3000 17300 1 0 0
{
T 2950 17550 5 10 0 0 0 6 1
pintype=io
T 2950 17650 5 10 0 0 0 6 1
pinseq=1
T 2950 17450 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 17350 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 17400 2400 17300 3 0 0 0 -1 -1
L 2400 17300 2500 17200 3 0 0 0 -1 -1
L 3000 17300 2900 17200 3 0 0 0 -1 -1
L 2900 17400 3000 17300 3 0 0 0 -1 -1
L 2900 17400 2500 17400 3 0 0 0 -1 -1
L 2900 17200 2500 17200 3 0 0 0 -1 -1
T 2300 17400 5 10 0 0 0 6 1
net=IO:1
T 3000 17800 5 10 0 0 0 6 1
device=none
T 3000 17900 5 10 0 0 0 6 1
description=I/O module port
T 2300 17300 5 10 0 1 0 7 1
value=IO
]
{
T 2300 17400 5 10 0 0 0 6 1
net=PLL_REF:1
T 2300 17300 5 10 1 1 0 7 1
value=PLL_REF
}
C 3200 14400 1 0 1 EMBEDDEDio-1.sym
[
P 3200 14500 3000 14500 1 0 0
{
T 2950 14750 5 10 0 0 0 6 1
pintype=io
T 2950 14850 5 10 0 0 0 6 1
pinseq=1
T 2950 14650 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 14550 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 14600 2400 14500 3 0 0 0 -1 -1
L 2400 14500 2500 14400 3 0 0 0 -1 -1
L 3000 14500 2900 14400 3 0 0 0 -1 -1
L 2900 14600 3000 14500 3 0 0 0 -1 -1
L 2900 14600 2500 14600 3 0 0 0 -1 -1
L 2900 14400 2500 14400 3 0 0 0 -1 -1
T 2300 14600 5 10 0 0 0 6 1
net=IO:1
T 3000 15000 5 10 0 0 0 6 1
device=none
T 3000 15100 5 10 0 0 0 6 1
description=I/O module port
T 2300 14500 5 10 0 1 0 7 1
value=IO
]
{
T 2300 14600 5 10 0 0 0 6 1
net=PLL_SCLK:1
T 2300 14500 5 10 1 1 0 7 1
value=PLL_SCLK
}
C 3200 14200 1 0 1 EMBEDDEDio-1.sym
[
P 3200 14300 3000 14300 1 0 0
{
T 2950 14550 5 10 0 0 0 6 1
pintype=io
T 2950 14650 5 10 0 0 0 6 1
pinseq=1
T 2950 14450 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 14350 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 14400 2400 14300 3 0 0 0 -1 -1
L 2400 14300 2500 14200 3 0 0 0 -1 -1
L 3000 14300 2900 14200 3 0 0 0 -1 -1
L 2900 14400 3000 14300 3 0 0 0 -1 -1
L 2900 14400 2500 14400 3 0 0 0 -1 -1
L 2900 14200 2500 14200 3 0 0 0 -1 -1
T 2300 14400 5 10 0 0 0 6 1
net=IO:1
T 3000 14800 5 10 0 0 0 6 1
device=none
T 3000 14900 5 10 0 0 0 6 1
description=I/O module port
T 2300 14300 5 10 0 1 0 7 1
value=IO
]
{
T 2300 14400 5 10 0 0 0 6 1
net=PLL_SI:1
T 2300 14300 5 10 1 1 0 7 1
value=PLL_SI
}
C 3200 13800 1 0 1 EMBEDDEDio-1.sym
[
P 3200 13900 3000 13900 1 0 0
{
T 2950 14150 5 10 0 0 0 6 1
pintype=io
T 2950 14250 5 10 0 0 0 6 1
pinseq=1
T 2950 14050 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 13950 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 14000 2400 13900 3 0 0 0 -1 -1
L 2400 13900 2500 13800 3 0 0 0 -1 -1
L 3000 13900 2900 13800 3 0 0 0 -1 -1
L 2900 14000 3000 13900 3 0 0 0 -1 -1
L 2900 14000 2500 14000 3 0 0 0 -1 -1
L 2900 13800 2500 13800 3 0 0 0 -1 -1
T 2300 14000 5 10 0 0 0 6 1
net=IO:1
T 3000 14400 5 10 0 0 0 6 1
device=none
T 3000 14500 5 10 0 0 0 6 1
description=I/O module port
T 2300 13900 5 10 0 1 0 7 1
value=IO
]
{
T 2300 14000 5 10 0 0 0 6 1
net=PLL_CE:1
T 2300 13900 5 10 1 1 0 7 1
value=PLL_CE
}
C 3200 16800 1 0 1 EMBEDDEDio-1.sym
[
P 3200 16900 3000 16900 1 0 0
{
T 2950 17150 5 10 0 0 0 6 1
pintype=io
T 2950 17250 5 10 0 0 0 6 1
pinseq=1
T 2950 17050 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 16950 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 17000 2400 16900 3 0 0 0 -1 -1
L 2400 16900 2500 16800 3 0 0 0 -1 -1
L 3000 16900 2900 16800 3 0 0 0 -1 -1
L 2900 17000 3000 16900 3 0 0 0 -1 -1
L 2900 17000 2500 17000 3 0 0 0 -1 -1
L 2900 16800 2500 16800 3 0 0 0 -1 -1
T 2300 17000 5 10 0 0 0 6 1
net=IO:1
T 3000 17400 5 10 0 0 0 6 1
device=none
T 3000 17500 5 10 0 0 0 6 1
description=I/O module port
T 2300 16900 5 10 0 1 0 7 1
value=IO
]
{
T 2300 17000 5 10 0 0 0 6 1
net=PLL_LD0:1
T 2300 16900 5 10 1 1 0 7 1
value=PLL_LD0
}
N 3200 17300 5600 17300 4
N 8200 17300 8200 15900 4
N 9900 16700 8000 16700 4
N 8000 16700 8000 15900 4
N 3200 14100 6200 14100 4
N 3200 14300 6200 14300 4
N 3200 14500 6200 14500 4
N 3200 16900 9000 16900 4
N 9000 16900 9000 15900 4
N 3200 13900 6200 13900 4
N 8200 11700 8200 10500 4
N 8600 10700 8600 11700 4
C 5900 11200 1 0 0 EMBEDDEDgnd-1.sym
[
L 5980 11210 6020 11210 3 0 0 0 -1 -1
L 5955 11250 6045 11250 3 0 0 0 -1 -1
L 5900 11300 6100 11300 3 0 0 0 -1 -1
P 6000 11300 6000 11500 1 0 1
{
T 6058 11361 5 4 0 1 0 0 1
pintype=pwr
T 6058 11361 5 4 0 1 0 0 1
pinlabel=1
T 6058 11361 5 4 0 0 0 0 1
pinseq=1
T 6058 11361 5 4 0 1 0 0 1
pinnumber=1
}
T 6200 11250 8 10 0 0 0 0 1
net=GND:1
]
N 6200 13100 6000 13100 4
N 6000 11500 6000 16100 4
N 7600 11700 7600 11500 4
N 6000 11500 10700 11500 4
N 10700 11500 10700 13900 4
N 10700 13300 10400 13300 4
N 10400 13900 10700 13900 4
N 7800 15900 7800 16100 4
N 6000 16100 8600 16100 4
N 8600 15900 8600 16100 4
N 8400 15900 8400 16300 4
N 5800 16300 10900 16300 4
N 5800 13500 5800 16400 4
N 7600 15900 7600 16300 4
C 12600 14000 1 0 0 EMBEDDEDresistor-1.sym
[
L 13200 14200 13100 14000 3 0 0 0 -1 -1
L 13100 14000 13000 14200 3 0 0 0 -1 -1
L 13000 14200 12900 14000 3 0 0 0 -1 -1
L 12900 14000 12800 14200 3 0 0 0 -1 -1
T 12900 14400 5 10 0 0 0 0 1
device=RESISTOR
L 13200 14200 13300 14000 3 0 0 0 -1 -1
L 13300 14000 13350 14100 3 0 0 0 -1 -1
P 13500 14100 13350 14100 1 0 0
{
T 13400 14150 5 8 0 1 0 0 1
pinnumber=2
T 13400 14150 5 8 0 0 0 0 1
pinseq=2
T 13400 14150 5 8 0 1 0 0 1
pinlabel=2
T 13400 14150 5 8 0 1 0 0 1
pintype=pas
}
P 12600 14100 12752 14100 1 0 0
{
T 12700 14150 5 8 0 1 0 0 1
pinnumber=1
T 12700 14150 5 8 0 0 0 0 1
pinseq=1
T 12700 14150 5 8 0 1 0 0 1
pinlabel=1
T 12700 14150 5 8 0 1 0 0 1
pintype=pas
}
L 12801 14200 12750 14100 3 0 0 0 -1 -1
T 12800 14300 8 10 0 1 0 0 1
refdes=R?
T 12600 14000 8 10 0 1 0 0 1
pins=2
T 12600 14000 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 12900 14400 5 10 0 0 0 0 1
device=RESISTOR
T 12600 14200 5 10 1 1 0 0 1
refdes=R301
T 13100 14200 5 10 1 1 0 0 1
value=4.7k
T 12600 14000 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 10400 14100 12600 14100 4
C 12700 16500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 13100 16700 12900 16700 3 0 0 0 -1 -1
L 13400 16700 13200 16700 3 0 0 0 -1 -1
L 13200 16900 13200 16500 3 0 0 0 -1 -1
L 13100 16900 13100 16500 3 0 0 0 -1 -1
P 13600 16700 13400 16700 1 0 0
{
T 13400 16700 5 8 0 1 0 8 1
pintype=pas
T 13400 16700 9 8 0 1 0 6 1
pinlabel=2
T 13450 16650 5 8 0 1 0 2 1
pinseq=2
T 13450 16750 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 16700 12900 16700 1 0 0
{
T 12900 16700 5 8 0 1 0 2 1
pintype=pas
T 12900 16700 9 8 0 1 0 0 1
pinlabel=1
T 12850 16650 5 8 0 1 0 8 1
pinseq=1
T 12850 16750 5 8 0 1 0 6 1
pinnumber=1
}
T 12900 17400 5 10 0 0 0 0 1
symversion=0.1
T 12900 17600 5 10 0 0 0 0 1
numslots=0
T 12900 17800 5 10 0 0 0 0 1
description=capacitor
T 12900 17000 8 10 0 1 0 0 1
refdes=C?
T 12900 17200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 12900 17200 5 10 0 0 0 0 1
device=CAPACITOR
T 12600 16900 5 10 1 1 0 0 1
refdes=C301
T 12900 17400 5 10 0 0 0 0 1
symversion=0.1
T 13100 16900 5 10 1 1 0 0 1
value=10pf
T 12700 16500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 12700 15900 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 13100 16100 12900 16100 3 0 0 0 -1 -1
L 13400 16100 13200 16100 3 0 0 0 -1 -1
L 13200 16300 13200 15900 3 0 0 0 -1 -1
L 13100 16300 13100 15900 3 0 0 0 -1 -1
P 13600 16100 13400 16100 1 0 0
{
T 13400 16100 5 8 0 1 0 8 1
pintype=pas
T 13400 16100 9 8 0 1 0 6 1
pinlabel=2
T 13450 16050 5 8 0 1 0 2 1
pinseq=2
T 13450 16150 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 16100 12900 16100 1 0 0
{
T 12900 16100 5 8 0 1 0 2 1
pintype=pas
T 12900 16100 9 8 0 1 0 0 1
pinlabel=1
T 12850 16050 5 8 0 1 0 8 1
pinseq=1
T 12850 16150 5 8 0 1 0 6 1
pinnumber=1
}
T 12900 16800 5 10 0 0 0 0 1
symversion=0.1
T 12900 17000 5 10 0 0 0 0 1
numslots=0
T 12900 17200 5 10 0 0 0 0 1
description=capacitor
T 12900 16400 8 10 0 1 0 0 1
refdes=C?
T 12900 16600 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 12900 16600 5 10 0 0 0 0 1
device=CAPACITOR
T 12600 16300 5 10 1 1 0 0 1
refdes=C302
T 12900 16800 5 10 0 0 0 0 1
symversion=0.1
T 13100 16300 5 10 1 1 0 0 1
value=0.1uf
T 12700 15900 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 12700 15100 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 13100 15300 12900 15300 3 0 0 0 -1 -1
L 13400 15300 13200 15300 3 0 0 0 -1 -1
L 13200 15500 13200 15100 3 0 0 0 -1 -1
L 13100 15500 13100 15100 3 0 0 0 -1 -1
P 13600 15300 13400 15300 1 0 0
{
T 13400 15300 5 8 0 1 0 8 1
pintype=pas
T 13400 15300 9 8 0 1 0 6 1
pinlabel=2
T 13450 15250 5 8 0 1 0 2 1
pinseq=2
T 13450 15350 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 15300 12900 15300 1 0 0
{
T 12900 15300 5 8 0 1 0 2 1
pintype=pas
T 12900 15300 9 8 0 1 0 0 1
pinlabel=1
T 12850 15250 5 8 0 1 0 8 1
pinseq=1
T 12850 15350 5 8 0 1 0 6 1
pinnumber=1
}
T 12900 16000 5 10 0 0 0 0 1
symversion=0.1
T 12900 16200 5 10 0 0 0 0 1
numslots=0
T 12900 16400 5 10 0 0 0 0 1
description=capacitor
T 12900 15600 8 10 0 1 0 0 1
refdes=C?
T 12900 15800 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 12900 15800 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 16000 5 10 0 0 0 0 1
symversion=0.1
T 12600 15500 5 10 1 1 0 0 1
refdes=C303
T 13100 15500 5 10 1 1 0 0 1
value=10pf
T 12700 15100 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 12700 14500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 13100 14700 12900 14700 3 0 0 0 -1 -1
L 13400 14700 13200 14700 3 0 0 0 -1 -1
L 13200 14900 13200 14500 3 0 0 0 -1 -1
L 13100 14900 13100 14500 3 0 0 0 -1 -1
P 13600 14700 13400 14700 1 0 0
{
T 13400 14700 5 8 0 1 0 8 1
pintype=pas
T 13400 14700 9 8 0 1 0 6 1
pinlabel=2
T 13450 14650 5 8 0 1 0 2 1
pinseq=2
T 13450 14750 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 14700 12900 14700 1 0 0
{
T 12900 14700 5 8 0 1 0 2 1
pintype=pas
T 12900 14700 9 8 0 1 0 0 1
pinlabel=1
T 12850 14650 5 8 0 1 0 8 1
pinseq=1
T 12850 14750 5 8 0 1 0 6 1
pinnumber=1
}
T 12900 15400 5 10 0 0 0 0 1
symversion=0.1
T 12900 15600 5 10 0 0 0 0 1
numslots=0
T 12900 15800 5 10 0 0 0 0 1
description=capacitor
T 12900 15000 8 10 0 1 0 0 1
refdes=C?
T 12900 15200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 12900 15200 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 15400 5 10 0 0 0 0 1
symversion=0.1
T 12600 14900 5 10 1 1 0 0 1
refdes=C304
T 13100 14900 5 10 1 1 0 0 1
value=0.1uf
T 12700 14500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 10400 14500 12300 14500 4
N 12300 14500 12300 16700 4
N 12300 16100 12700 16100 4
N 12700 16700 12300 16700 4
N 10400 14300 12500 14300 4
N 12500 14300 12500 15300 4
N 12500 15300 12700 15300 4
N 12700 14700 12500 14700 4
N 8800 16300 8800 15900 4
N 8000 11700 8000 11500 4
C 12700 13000 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 13100 13200 12900 13200 3 0 0 0 -1 -1
L 13400 13200 13200 13200 3 0 0 0 -1 -1
L 13200 13400 13200 13000 3 0 0 0 -1 -1
L 13100 13400 13100 13000 3 0 0 0 -1 -1
P 13600 13200 13400 13200 1 0 0
{
T 13400 13200 5 8 0 1 0 8 1
pintype=pas
T 13400 13200 9 8 0 1 0 6 1
pinlabel=2
T 13450 13150 5 8 0 1 0 2 1
pinseq=2
T 13450 13250 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 13200 12900 13200 1 0 0
{
T 12900 13200 5 8 0 1 0 2 1
pintype=pas
T 12900 13200 9 8 0 1 0 0 1
pinlabel=1
T 12850 13150 5 8 0 1 0 8 1
pinseq=1
T 12850 13250 5 8 0 1 0 6 1
pinnumber=1
}
T 12900 13900 5 10 0 0 0 0 1
symversion=0.1
T 12900 14100 5 10 0 0 0 0 1
numslots=0
T 12900 14300 5 10 0 0 0 0 1
description=capacitor
T 12900 13500 8 10 0 1 0 0 1
refdes=C?
T 12900 13700 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 12900 13700 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 13900 5 10 0 0 0 0 1
symversion=0.1
T 12600 13400 5 10 1 1 0 0 1
refdes=C305
T 13100 13400 5 10 1 1 0 0 1
value=10pf
T 12700 13000 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 12700 12400 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 13100 12600 12900 12600 3 0 0 0 -1 -1
L 13400 12600 13200 12600 3 0 0 0 -1 -1
L 13200 12800 13200 12400 3 0 0 0 -1 -1
L 13100 12800 13100 12400 3 0 0 0 -1 -1
P 13600 12600 13400 12600 1 0 0
{
T 13400 12600 5 8 0 1 0 8 1
pintype=pas
T 13400 12600 9 8 0 1 0 6 1
pinlabel=2
T 13450 12550 5 8 0 1 0 2 1
pinseq=2
T 13450 12650 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 12600 12900 12600 1 0 0
{
T 12900 12600 5 8 0 1 0 2 1
pintype=pas
T 12900 12600 9 8 0 1 0 0 1
pinlabel=1
T 12850 12550 5 8 0 1 0 8 1
pinseq=1
T 12850 12650 5 8 0 1 0 6 1
pinnumber=1
}
T 12900 13300 5 10 0 0 0 0 1
symversion=0.1
T 12900 13500 5 10 0 0 0 0 1
numslots=0
T 12900 13700 5 10 0 0 0 0 1
description=capacitor
T 12900 12900 8 10 0 1 0 0 1
refdes=C?
T 12900 13100 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 12900 13100 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 13300 5 10 0 0 0 0 1
symversion=0.1
T 12600 12800 5 10 1 1 0 0 1
refdes=C306
T 13100 12800 5 10 1 1 0 0 1
value=0.1uf
T 12700 12400 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 12500 13200 12700 13200 4
N 12700 12600 12500 12600 4
N 10400 13500 12500 13500 4
N 12500 13500 12500 12600 4
C 13500 12100 1 0 0 EMBEDDEDgnd-1.sym
[
L 13580 12110 13620 12110 3 0 0 0 -1 -1
L 13555 12150 13645 12150 3 0 0 0 -1 -1
L 13500 12200 13700 12200 3 0 0 0 -1 -1
P 13600 12200 13600 12400 1 0 1
{
T 13658 12261 5 4 0 1 0 0 1
pinnumber=1
T 13658 12261 5 4 0 0 0 0 1
pinseq=1
T 13658 12261 5 4 0 1 0 0 1
pinlabel=1
T 13658 12261 5 4 0 1 0 0 1
pintype=pwr
}
T 13800 12150 8 10 0 0 0 0 1
net=GND:1
]
N 13600 16700 13600 12400 4
N 10400 13100 10900 13100 4
N 10900 11300 10900 16300 4
N 10900 11300 7800 11300 4
N 7800 11300 7800 11700 4
N 9000 11700 9000 11300 4
C 5600 16400 1 0 0 EMBEDDEDgeneric-power.sym
[
P 5800 16400 5800 16600 1 0 0
{
T 5850 16450 5 6 0 1 0 0 1
pinnumber=1
T 5850 16450 5 6 0 0 0 0 1
pinseq=1
T 5850 16450 5 6 0 1 0 0 1
pinlabel=1
T 5850 16450 5 6 0 1 0 0 1
pintype=pwr
}
L 5650 16600 5950 16600 3 0 0 0 -1 -1
T 5800 16650 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 5800 16650 5 10 0 1 0 3 1
net=AVDD:1
T 5600 16600 5 10 1 1 0 0 1
value=AVDD
}
N 6200 13500 5800 13500 4
N 6200 13300 5500 13300 4
N 5500 13300 5500 10900 4
N 5500 10900 11400 10900 4
C 13100 11500 1 0 0 EMBEDDEDresistor-1.sym
[
L 13700 11700 13600 11500 3 0 0 0 -1 -1
L 13600 11500 13500 11700 3 0 0 0 -1 -1
L 13500 11700 13400 11500 3 0 0 0 -1 -1
L 13400 11500 13300 11700 3 0 0 0 -1 -1
T 13400 11900 5 10 0 0 0 0 1
device=RESISTOR
L 13700 11700 13800 11500 3 0 0 0 -1 -1
L 13800 11500 13850 11600 3 0 0 0 -1 -1
P 14000 11600 13850 11600 1 0 0
{
T 13900 11650 5 8 0 1 0 0 1
pinnumber=2
T 13900 11650 5 8 0 0 0 0 1
pinseq=2
T 13900 11650 5 8 0 1 0 0 1
pinlabel=2
T 13900 11650 5 8 0 1 0 0 1
pintype=pas
}
P 13100 11600 13252 11600 1 0 0
{
T 13200 11650 5 8 0 1 0 0 1
pinnumber=1
T 13200 11650 5 8 0 0 0 0 1
pinseq=1
T 13200 11650 5 8 0 1 0 0 1
pinlabel=1
T 13200 11650 5 8 0 1 0 0 1
pintype=pas
}
L 13301 11700 13250 11600 3 0 0 0 -1 -1
T 13300 11800 8 10 0 1 0 0 1
refdes=R?
T 13100 11500 8 10 0 1 0 0 1
pins=2
T 13100 11500 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 13400 11900 5 10 0 0 0 0 1
device=RESISTOR
T 13100 11700 5 10 1 1 0 0 1
refdes=R302
T 13600 11700 5 10 1 1 0 0 1
value=680
T 13100 11500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 10400 13700 14300 13700 4
N 14300 13700 14300 11600 4
N 14300 11600 14000 11600 4
C 14500 10700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 14300 11100 14300 10900 3 0 0 0 -1 -1
L 14300 11400 14300 11200 3 0 0 0 -1 -1
L 14100 11200 14500 11200 3 0 0 0 -1 -1
L 14100 11100 14500 11100 3 0 0 0 -1 -1
P 14300 11600 14300 11400 1 0 0
{
T 14250 11450 5 8 0 1 90 0 1
pinnumber=2
T 14350 11450 5 8 0 1 90 2 1
pinseq=2
T 14300 11400 9 8 0 1 90 6 1
pinlabel=2
T 14300 11400 5 8 0 1 90 8 1
pintype=pas
}
P 14300 10700 14300 10900 1 0 0
{
T 14250 10850 5 8 0 1 90 6 1
pinnumber=1
T 14350 10850 5 8 0 1 90 8 1
pinseq=1
T 14300 10900 9 8 0 1 90 0 1
pinlabel=1
T 14300 10900 5 8 0 1 90 2 1
pintype=pas
}
T 13600 10900 5 10 0 0 90 0 1
symversion=0.1
T 13400 10900 5 10 0 0 90 0 1
numslots=0
T 13200 10900 5 10 0 0 90 0 1
description=capacitor
T 14000 10900 8 10 0 1 90 0 1
refdes=C?
T 13800 10900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 13800 10900 5 10 0 0 90 0 1
device=CAPACITOR
T 13600 10900 5 10 0 0 90 0 1
symversion=0.1
T 15000 11300 5 10 1 1 180 0 1
refdes=C309
T 15100 11100 5 10 1 1 180 0 1
value=1200pf
T 14500 10700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 11900 10700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 11700 11100 11700 10900 3 0 0 0 -1 -1
L 11700 11400 11700 11200 3 0 0 0 -1 -1
L 11500 11200 11900 11200 3 0 0 0 -1 -1
L 11500 11100 11900 11100 3 0 0 0 -1 -1
P 11700 11600 11700 11400 1 0 0
{
T 11650 11450 5 8 0 1 90 0 1
pinnumber=2
T 11750 11450 5 8 0 1 90 2 1
pinseq=2
T 11700 11400 9 8 0 1 90 6 1
pinlabel=2
T 11700 11400 5 8 0 1 90 8 1
pintype=pas
}
P 11700 10700 11700 10900 1 0 0
{
T 11650 10850 5 8 0 1 90 6 1
pinnumber=1
T 11750 10850 5 8 0 1 90 8 1
pinseq=1
T 11700 10900 9 8 0 1 90 0 1
pinlabel=1
T 11700 10900 5 8 0 1 90 2 1
pintype=pas
}
T 11000 10900 5 10 0 0 90 0 1
symversion=0.1
T 10800 10900 5 10 0 0 90 0 1
numslots=0
T 10600 10900 5 10 0 0 90 0 1
description=capacitor
T 11400 10900 8 10 0 1 90 0 1
refdes=C?
T 11200 10900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 11200 10900 5 10 0 0 90 0 1
device=CAPACITOR
T 11000 10900 5 10 0 0 90 0 1
symversion=0.1
T 12400 11300 5 10 1 1 180 0 1
refdes=C307
T 12500 11100 5 10 1 1 180 0 1
value=2700pf
T 11900 10700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 13000 10700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 12800 11100 12800 10900 3 0 0 0 -1 -1
L 12800 11400 12800 11200 3 0 0 0 -1 -1
L 12600 11200 13000 11200 3 0 0 0 -1 -1
L 12600 11100 13000 11100 3 0 0 0 -1 -1
P 12800 11600 12800 11400 1 0 0
{
T 12750 11450 5 8 0 1 90 0 1
pinnumber=2
T 12850 11450 5 8 0 1 90 2 1
pinseq=2
T 12800 11400 9 8 0 1 90 6 1
pinlabel=2
T 12800 11400 5 8 0 1 90 8 1
pintype=pas
}
P 12800 10700 12800 10900 1 0 0
{
T 12750 10850 5 8 0 1 90 6 1
pinnumber=1
T 12850 10850 5 8 0 1 90 8 1
pinseq=1
T 12800 10900 9 8 0 1 90 0 1
pinlabel=1
T 12800 10900 5 8 0 1 90 2 1
pintype=pas
}
T 12100 10900 5 10 0 0 90 0 1
symversion=0.1
T 11900 10900 5 10 0 0 90 0 1
numslots=0
T 11700 10900 5 10 0 0 90 0 1
description=capacitor
T 12500 10900 8 10 0 1 90 0 1
refdes=C?
T 12300 10900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 12300 10900 5 10 0 0 90 0 1
device=CAPACITOR
T 12100 10900 5 10 0 0 90 0 1
symversion=0.1
T 13500 11300 5 10 1 1 180 0 1
refdes=C308
T 13500 11100 5 10 1 1 180 0 1
value=39nf
T 13000 10700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 11400 10900 11400 11600 4
N 11400 11600 13100 11600 4
C 3200 8800 1 0 1 EMBEDDEDio-1.sym
[
T 2300 9000 5 10 0 0 0 6 1
net=IO:1
T 3000 9400 5 10 0 0 0 6 1
device=none
T 3000 9500 5 10 0 0 0 6 1
description=I/O module port
T 2300 8900 5 10 0 1 0 7 1
value=IO
P 3200 8900 3000 8900 1 0 0
{
T 2950 9150 5 10 0 0 0 6 1
pintype=io
T 2950 9250 5 10 0 0 0 6 1
pinseq=1
T 2950 9050 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 8950 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 9000 2400 8900 3 0 0 0 -1 -1
L 2400 8900 2500 8800 3 0 0 0 -1 -1
L 3000 8900 2900 8800 3 0 0 0 -1 -1
L 2900 9000 3000 8900 3 0 0 0 -1 -1
L 2900 9000 2500 9000 3 0 0 0 -1 -1
L 2900 8800 2500 8800 3 0 0 0 -1 -1
]
{
T 2300 9000 5 10 0 0 0 6 1
net=PLL_LD1:1
T 2300 8900 5 10 1 1 0 7 1
value=PLL_LD1
}
C 3200 6000 1 0 1 EMBEDDEDio-1.sym
[
T 2300 6200 5 10 0 0 0 6 1
net=IO:1
T 3000 6600 5 10 0 0 0 6 1
device=none
T 3000 6700 5 10 0 0 0 6 1
description=I/O module port
T 2300 6100 5 10 0 1 0 7 1
value=IO
P 3200 6100 3000 6100 1 0 0
{
T 2950 6350 5 10 0 0 0 6 1
pintype=io
T 2950 6450 5 10 0 0 0 6 1
pinseq=1
T 2950 6250 9 10 0 0 0 6 1
pinlabel=I/O
T 3050 6150 5 10 0 1 0 0 1
pinnumber=1
}
L 2500 6200 2400 6100 3 0 0 0 -1 -1
L 2400 6100 2500 6000 3 0 0 0 -1 -1
L 3000 6100 2900 6000 3 0 0 0 -1 -1
L 2900 6200 3000 6100 3 0 0 0 -1 -1
L 2900 6200 2500 6200 3 0 0 0 -1 -1
L 2900 6000 2500 6000 3 0 0 0 -1 -1
]
{
T 2300 6200 5 10 0 0 0 6 1
net=PLL_LE1:1
T 2300 6100 5 10 1 1 0 7 1
value=PLL_LE1
}
C 12700 9500 1 0 0 EMBEDDEDgnd-1.sym
[
T 13000 9550 8 10 0 0 0 0 1
net=GND:1
L 12780 9510 12820 9510 3 0 0 0 -1 -1
L 12755 9550 12845 9550 3 0 0 0 -1 -1
L 12700 9600 12900 9600 3 0 0 0 -1 -1
P 12800 9600 12800 9800 1 0 1
{
T 12858 9661 5 4 0 1 0 0 1
pinnumber=1
T 12858 9661 5 4 0 0 0 0 1
pinseq=1
T 12858 9661 5 4 0 1 0 0 1
pinlabel=1
T 12858 9661 5 4 0 1 0 0 1
pintype=pwr
}
]
C 12700 10700 1 270 0 EMBEDDEDresistor-1.sym
[
T 13100 10400 5 10 0 0 270 0 1
device=RESISTOR
T 13000 10500 8 10 0 1 270 0 1
refdes=R?
T 12700 10700 8 10 0 1 270 0 1
pins=2
T 12700 10700 8 10 0 1 270 0 1
class=DISCRETE
L 12900 10100 12700 10200 3 0 0 0 -1 -1
L 12700 10200 12900 10300 3 0 0 0 -1 -1
L 12900 10300 12700 10400 3 0 0 0 -1 -1
L 12700 10400 12900 10500 3 0 0 0 -1 -1
L 12900 10100 12700 10000 3 0 0 0 -1 -1
L 12700 10000 12800 9950 3 0 0 0 -1 -1
P 12800 9800 12800 9950 1 0 0
{
T 12850 9900 5 8 0 1 270 0 1
pinnumber=2
T 12850 9900 5 8 0 0 270 0 1
pinseq=2
T 12850 9900 5 8 0 1 270 0 1
pinlabel=2
T 12850 9900 5 8 0 1 270 0 1
pintype=pas
}
P 12800 10700 12800 10548 1 0 0
{
T 12850 10600 5 8 0 1 270 0 1
pinnumber=1
T 12850 10600 5 8 0 0 270 0 1
pinseq=1
T 12850 10600 5 8 0 1 270 0 1
pinlabel=1
T 12850 10600 5 8 0 1 270 0 1
pintype=pas
}
L 12900 10499 12800 10550 3 0 0 0 -1 -1
]
{
T 13100 10400 5 10 0 0 270 0 1
device=RESISTOR
T 12700 10700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 13000 10300 5 10 1 1 0 0 1
refdes=R303
T 13000 10100 5 10 1 1 0 0 1
value=360
}
C 21200 13900 1 0 0 EMBEDDEDio-1.sym
[
T 22100 14100 5 10 0 0 0 0 1
net=IO:1
T 21400 14500 5 10 0 0 0 0 1
device=none
T 21400 14600 5 10 0 0 0 0 1
description=I/O module port
T 22100 14000 5 10 0 1 0 1 1
value=IO
P 21200 14000 21400 14000 1 0 0
{
T 21350 14050 5 10 0 1 0 6 1
pinnumber=1
T 21450 14150 9 10 0 0 0 0 1
pinlabel=I/O
T 21450 14350 5 10 0 0 0 0 1
pinseq=1
T 21450 14250 5 10 0 0 0 0 1
pintype=io
}
L 21900 14100 22000 14000 3 0 0 0 -1 -1
L 22000 14000 21900 13900 3 0 0 0 -1 -1
L 21400 14000 21500 13900 3 0 0 0 -1 -1
L 21500 14100 21400 14000 3 0 0 0 -1 -1
L 21500 14100 21900 14100 3 0 0 0 -1 -1
L 21500 13900 21900 13900 3 0 0 0 -1 -1
]
{
T 22100 14100 5 10 0 0 0 0 1
net=LO0:1
T 22100 14000 5 10 1 1 0 1 1
value=LO0
}
C 21200 12100 1 0 0 EMBEDDEDio-1.sym
[
T 22100 12300 5 10 0 0 0 0 1
net=IO:1
T 21400 12700 5 10 0 0 0 0 1
device=none
T 21400 12800 5 10 0 0 0 0 1
description=I/O module port
T 22100 12200 5 10 0 1 0 1 1
value=IO
P 21200 12200 21400 12200 1 0 0
{
T 21350 12250 5 10 0 1 0 6 1
pinnumber=1
T 21450 12350 9 10 0 0 0 0 1
pinlabel=I/O
T 21450 12550 5 10 0 0 0 0 1
pinseq=1
T 21450 12450 5 10 0 0 0 0 1
pintype=io
}
L 21900 12300 22000 12200 3 0 0 0 -1 -1
L 22000 12200 21900 12100 3 0 0 0 -1 -1
L 21400 12200 21500 12100 3 0 0 0 -1 -1
L 21500 12300 21400 12200 3 0 0 0 -1 -1
L 21500 12300 21900 12300 3 0 0 0 -1 -1
L 21500 12100 21900 12100 3 0 0 0 -1 -1
]
{
T 22100 12300 5 10 0 0 0 0 1
net=LO1:1
T 22100 12200 5 10 1 1 0 1 1
value=LO1
}
C 14200 10400 1 0 0 EMBEDDEDgnd-1.sym
[
T 14500 10450 8 10 0 0 0 0 1
net=GND:1
L 14280 10410 14320 10410 3 0 0 0 -1 -1
L 14255 10450 14345 10450 3 0 0 0 -1 -1
L 14200 10500 14400 10500 3 0 0 0 -1 -1
P 14300 10500 14300 10700 1 0 1
{
T 14358 10561 5 4 0 1 0 0 1
pinnumber=1
T 14358 10561 5 4 0 0 0 0 1
pinseq=1
T 14358 10561 5 4 0 1 0 0 1
pinlabel=1
T 14358 10561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 11600 10400 1 0 0 EMBEDDEDgnd-1.sym
[
T 11900 10450 8 10 0 0 0 0 1
net=GND:1
L 11680 10410 11720 10410 3 0 0 0 -1 -1
L 11655 10450 11745 10450 3 0 0 0 -1 -1
L 11600 10500 11800 10500 3 0 0 0 -1 -1
P 11700 10500 11700 10700 1 0 1
{
T 11758 10561 5 4 0 1 0 0 1
pinnumber=1
T 11758 10561 5 4 0 0 0 0 1
pinseq=1
T 11758 10561 5 4 0 1 0 0 1
pinlabel=1
T 11758 10561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 6200 3700 1 0 0 EMBEDDEDADF4351.sym
[
T 8095 5895 8 10 0 1 0 0 1
refdes=U?
T 8395 5795 8 10 0 1 0 0 1
footprint=LQFP48_12
T 7795 5595 8 10 0 1 0 0 1
device=ADF4351
L 9800 4300 6800 4300 3 0 0 0 -1 -1
L 9800 7300 7200 7300 3 0 0 0 -1 -1
L 9800 7300 9800 4300 3 0 0 0 -1 -1
L 6800 4300 6800 6900 3 0 0 0 -1 -1
L 6800 6900 7200 7300 3 0 0 0 -1 -1
P 8000 7900 8000 7300 1 0 0
{
T 8000 7900 5 10 0 0 270 0 1
pintype=pas
T 8000 7245 5 10 1 1 90 6 1
pinlabel=MUXOUT
T 7950 7395 5 10 1 1 90 0 1
pinnumber=30
T 8000 7900 5 10 0 0 270 0 1
pinseq=30
}
P 8200 7900 8200 7300 1 0 0
{
T 8200 7900 5 10 0 0 270 0 1
pintype=pas
T 8200 7245 5 10 1 1 90 6 1
pinlabel=REFIN
T 8150 7395 5 10 1 1 90 0 1
pinnumber=29
T 8200 7900 5 10 0 0 270 0 1
pinseq=29
}
P 8400 7900 8400 7300 1 0 0
{
T 8400 7900 5 10 0 0 270 0 1
pintype=pas
T 8400 7245 5 10 1 1 90 6 1
pinlabel=DVDD
T 8350 7395 5 10 1 1 90 0 1
pinnumber=28
T 8400 7900 5 10 0 0 270 0 1
pinseq=28
}
P 8600 7900 8600 7300 1 0 0
{
T 8600 7900 5 10 0 0 270 0 1
pintype=pas
T 8600 7245 5 10 1 1 90 6 1
pinlabel=DGND
T 8550 7395 5 10 1 1 90 0 1
pinnumber=27
T 8600 7900 5 10 0 0 270 0 1
pinseq=27
}
P 8800 7900 8800 7300 1 0 0
{
T 8800 7900 5 10 0 0 270 0 1
pintype=pas
T 8800 7245 5 10 1 1 90 6 1
pinlabel=PDBRF
T 8750 7395 5 10 1 1 90 0 1
pinnumber=26
T 8800 7900 5 10 0 0 270 0 1
pinseq=26
}
P 9000 7900 9000 7300 1 0 0
{
T 9000 7900 5 10 0 0 270 0 1
pintype=pas
T 9000 7245 5 10 1 1 90 6 1
pinlabel=LD
T 8950 7395 5 10 1 1 90 0 1
pinnumber=25
T 9000 7900 5 10 0 0 270 0 1
pinseq=25
}
P 10400 6500 9800 6500 1 0 0
{
T 10400 6500 5 10 0 0 180 0 1
pintype=pas
T 9745 6495 5 10 1 1 0 6 1
pinlabel=VREF
T 9895 6545 5 10 1 1 0 0 1
pinnumber=24
T 10400 6500 5 10 0 0 180 0 1
pinseq=24
}
P 10400 6300 9800 6300 1 0 0
{
T 10400 6300 5 10 0 0 180 0 1
pintype=pas
T 9745 6295 5 10 1 1 0 6 1
pinlabel=VCOM
T 9895 6345 5 10 1 1 0 0 1
pinnumber=23
T 10400 6300 5 10 0 0 180 0 1
pinseq=23
}
P 10400 6100 9800 6100 1 0 0
{
T 10400 6100 5 10 0 0 180 0 1
pintype=pas
T 9745 6095 5 10 1 1 0 6 1
pinlabel=RSET
T 9895 6145 5 10 1 1 0 0 1
pinnumber=22
T 10400 6100 5 10 0 0 180 0 1
pinseq=22
}
P 10400 5900 9800 5900 1 0 0
{
T 10400 5900 5 10 0 0 180 0 1
pintype=pas
T 9745 5895 5 10 1 1 0 6 1
pinlabel=AGNDVCO
T 9895 5945 5 10 1 1 0 0 1
pinnumber=21
T 10400 5900 5 10 0 0 180 0 1
pinseq=21
}
P 7600 7900 7600 7300 1 0 0
{
T 7600 7900 5 10 0 0 270 0 1
pintype=pas
T 7600 7245 5 10 1 1 90 6 1
pinlabel=SDVDD
T 7550 7395 5 10 1 1 90 0 1
pinnumber=32
T 7600 7900 5 10 0 0 270 0 1
pinseq=32
}
P 7800 7900 7800 7300 1 0 0
{
T 7800 7900 5 10 0 0 270 0 1
pintype=pas
T 7800 7245 5 10 1 1 90 6 1
pinlabel=SDGND
T 7750 7395 5 10 1 1 90 0 1
pinnumber=31
T 7800 7900 5 10 0 0 270 0 1
pinseq=31
}
P 7800 3700 7800 4300 1 0 0
{
T 7800 3700 5 10 0 0 90 0 1
pintype=pas
T 7800 4355 5 10 1 1 90 0 1
pinlabel=AVDD
T 7750 4205 5 10 1 1 90 6 1
pinnumber=10
T 7800 3700 5 10 0 0 90 0 1
pinseq=10
}
P 7600 3700 7600 4300 1 0 0
{
T 7600 3700 5 10 0 0 90 0 1
pintype=pas
T 7600 4355 5 10 1 1 90 0 1
pinlabel=AGND
T 7550 4205 5 10 1 1 90 6 1
pinnumber=9
T 7600 3700 5 10 0 0 90 0 1
pinseq=9
}
P 6200 5100 6800 5100 1 0 0
{
T 6200 5100 5 10 0 0 0 0 1
pintype=pas
T 6855 5095 5 10 1 1 0 0 1
pinlabel=CPGND
T 6705 5145 5 10 1 1 0 6 1
pinnumber=8
T 6200 5100 5 10 0 0 0 0 1
pinseq=8
}
P 6200 5300 6800 5300 1 0 0
{
T 6200 5300 5 10 0 0 0 0 1
pintype=pas
T 6855 5295 5 10 1 1 0 0 1
pinlabel=CPOUT
T 6705 5345 5 10 1 1 0 6 1
pinnumber=7
T 6200 5300 5 10 0 0 0 0 1
pinseq=7
}
P 6200 5500 6800 5500 1 0 0
{
T 6200 5500 5 10 0 0 0 0 1
pintype=pas
T 6855 5495 5 10 1 1 0 0 1
pinlabel=VP
T 6705 5545 5 10 1 1 0 6 1
pinnumber=6
T 6200 5500 5 10 0 0 0 0 1
pinseq=6
}
P 6200 5700 6800 5700 1 0 0
{
T 6200 5700 5 10 0 0 0 0 1
pintype=pas
T 6855 5695 5 10 1 1 0 0 1
pinlabel=SW
T 6705 5745 5 10 1 1 0 6 1
pinnumber=5
T 6200 5700 5 10 0 0 0 0 1
pinseq=5
}
P 6200 5900 6800 5900 1 0 0
{
T 6200 5900 5 10 0 0 0 0 1
pintype=pas
T 6855 5895 5 10 1 1 0 0 1
pinlabel=CE
T 6705 5945 5 10 1 1 0 6 1
pinnumber=4
T 6200 5900 5 10 0 0 0 0 1
pinseq=4
}
P 6200 6100 6800 6100 1 0 0
{
T 6200 6100 5 10 0 0 0 0 1
pintype=pas
T 6855 6095 5 10 1 1 0 0 1
pinlabel=LE
T 6705 6145 5 10 1 1 0 6 1
pinnumber=3
T 6200 6100 5 10 0 0 0 0 1
pinseq=3
}
P 6200 6300 6800 6300 1 0 0
{
T 6200 6300 5 10 0 0 0 0 1
pintype=pas
T 6855 6295 5 10 1 1 0 0 1
pinlabel=DATA
T 6705 6345 5 10 1 1 0 6 1
pinnumber=2
T 6200 6300 5 10 0 0 0 0 1
pinseq=2
}
P 6200 6500 6800 6500 1 0 0
{
T 6200 6500 5 10 0 0 0 0 1
pintype=pas
T 6855 6495 5 10 1 1 0 0 1
pinlabel=CLK
T 6705 6545 5 10 1 1 0 6 1
pinnumber=1
T 6200 6500 5 10 0 0 0 0 1
pinseq=1
}
P 10400 5700 9800 5700 1 0 0
{
T 10400 5700 5 10 0 0 180 0 1
pintype=pas
T 9745 5695 5 10 1 1 0 6 1
pinlabel=VTUNE
T 9895 5745 5 10 1 1 0 0 1
pinnumber=20
T 10400 5700 5 10 0 0 180 0 1
pinseq=20
}
P 10400 5500 9800 5500 1 0 0
{
T 10400 5500 5 10 0 0 180 0 1
pintype=pas
T 9745 5495 5 10 1 1 0 6 1
pinlabel=TEMP
T 9895 5545 5 10 1 1 0 0 1
pinnumber=19
T 10400 5500 5 10 0 0 180 0 1
pinseq=19
}
P 10400 5300 9800 5300 1 0 0
{
T 10400 5300 5 10 0 0 180 0 1
pintype=pas
T 9745 5295 5 10 1 1 0 6 1
pinlabel=AGNDVCO
T 9895 5345 5 10 1 1 0 0 1
pinnumber=18
T 10400 5300 5 10 0 0 180 0 1
pinseq=18
}
P 10400 5100 9800 5100 1 0 0
{
T 10400 5100 5 10 0 0 180 0 1
pintype=pas
T 9745 5095 5 10 1 1 0 6 1
pinlabel=VVCO
T 9895 5145 5 10 1 1 0 0 1
pinnumber=17
T 10400 5100 5 10 0 0 180 0 1
pinseq=17
}
P 9000 3700 9000 4300 1 0 0
{
T 9000 3700 5 10 0 0 90 0 1
pintype=pas
T 9000 4355 5 10 1 1 90 0 1
pinlabel=VVCO
T 8950 4205 5 10 1 1 90 6 1
pinnumber=16
T 9000 3700 5 10 0 0 90 0 1
pinseq=16
}
P 8800 3700 8800 4300 1 0 0
{
T 8800 3700 5 10 0 0 90 0 1
pintype=pas
T 8800 4355 5 10 1 1 90 0 1
pinlabel=RFOUTB-
T 8750 4205 5 10 1 1 90 6 1
pinnumber=15
T 8800 3700 5 10 0 0 90 0 1
pinseq=15
}
P 8600 3700 8600 4300 1 0 0
{
T 8600 3700 5 10 0 0 90 0 1
pintype=pas
T 8600 4355 5 10 1 1 90 0 1
pinlabel=RFOUTB+
T 8550 4205 5 10 1 1 90 6 1
pinnumber=14
T 8600 3700 5 10 0 0 90 0 1
pinseq=14
}
P 8400 3700 8400 4300 1 0 0
{
T 8400 3700 5 10 0 0 90 0 1
pintype=pas
T 8400 4355 5 10 1 1 90 0 1
pinlabel=RFOUTA-
T 8350 4205 5 10 1 1 90 6 1
pinnumber=13
T 8400 3700 5 10 0 0 90 0 1
pinseq=12
}
P 8200 3700 8200 4300 1 0 0
{
T 8200 3700 5 10 0 0 90 0 1
pintype=pas
T 8200 4355 5 10 1 1 90 0 1
pinlabel=RFOUTA+
T 8150 4205 5 10 1 1 90 6 1
pinnumber=12
T 8200 3700 5 10 0 0 90 0 1
pinseq=12
}
P 8000 3700 8000 4300 1 0 0
{
T 8000 3700 5 10 0 0 90 0 1
pintype=pas
T 8000 4355 5 10 1 1 90 0 1
pinlabel=AGNDVCO
T 7950 4205 5 10 1 1 90 6 1
pinnumber=11
T 8000 3700 5 10 0 0 90 0 1
pinseq=11
}
]
{
T 8395 5795 5 10 0 1 0 0 1
footprint=LFCSP_VQ32
T 7795 5595 5 10 1 1 0 0 1
device=ADF4351
T 8095 5895 5 10 1 1 0 0 1
refdes=U302
}
N 8200 9300 8200 7900 4
N 9900 8700 8000 8700 4
N 8000 8700 8000 7900 4
N 9000 8900 9000 7900 4
N 8200 3700 8200 2700 4
C 5900 3200 1 0 0 EMBEDDEDgnd-1.sym
[
T 6200 3250 8 10 0 0 0 0 1
net=GND:1
L 5980 3210 6020 3210 3 0 0 0 -1 -1
L 5955 3250 6045 3250 3 0 0 0 -1 -1
L 5900 3300 6100 3300 3 0 0 0 -1 -1
P 6000 3300 6000 3500 1 0 1
{
T 6058 3361 5 4 0 1 0 0 1
pintype=pwr
T 6058 3361 5 4 0 1 0 0 1
pinlabel=1
T 6058 3361 5 4 0 0 0 0 1
pinseq=1
T 6058 3361 5 4 0 1 0 0 1
pinnumber=1
}
]
N 6200 5100 6000 5100 4
N 6000 3500 6000 8100 4
N 7600 3700 7600 3500 4
N 6000 3500 10700 3500 4
N 10700 3500 10700 5900 4
N 10700 5300 10400 5300 4
N 10400 5900 10700 5900 4
N 7800 7900 7800 8100 4
N 6000 8100 8600 8100 4
N 8600 7900 8600 8100 4
N 8400 7900 8400 8300 4
N 5800 8300 10900 8300 4
N 5800 5500 5800 8400 4
N 7600 7900 7600 8300 4
C 12700 6000 1 0 0 EMBEDDEDresistor-1.sym
[
T 13000 6400 5 10 0 0 0 0 1
device=RESISTOR
T 12900 6300 8 10 0 1 0 0 1
refdes=R?
T 12700 6000 8 10 0 1 0 0 1
pins=2
T 12700 6000 8 10 0 1 0 0 1
class=DISCRETE
L 13300 6200 13200 6000 3 0 0 0 -1 -1
L 13200 6000 13100 6200 3 0 0 0 -1 -1
L 13100 6200 13000 6000 3 0 0 0 -1 -1
L 13000 6000 12900 6200 3 0 0 0 -1 -1
L 13300 6200 13400 6000 3 0 0 0 -1 -1
L 13400 6000 13450 6100 3 0 0 0 -1 -1
P 13600 6100 13450 6100 1 0 0
{
T 13500 6150 5 8 0 1 0 0 1
pinnumber=2
T 13500 6150 5 8 0 0 0 0 1
pinseq=2
T 13500 6150 5 8 0 1 0 0 1
pinlabel=2
T 13500 6150 5 8 0 1 0 0 1
pintype=pas
}
P 12700 6100 12852 6100 1 0 0
{
T 12800 6150 5 8 0 1 0 0 1
pinnumber=1
T 12800 6150 5 8 0 0 0 0 1
pinseq=1
T 12800 6150 5 8 0 1 0 0 1
pinlabel=1
T 12800 6150 5 8 0 1 0 0 1
pintype=pas
}
L 12901 6200 12850 6100 3 0 0 0 -1 -1
]
{
T 13000 6400 5 10 0 0 0 0 1
device=RESISTOR
T 12700 6000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12700 6200 5 10 1 1 0 0 1
refdes=R308
T 13200 6200 5 10 1 1 0 0 1
value=4.7k
}
N 10400 6100 12700 6100 4
C 12700 8500 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12900 9400 5 10 0 0 0 0 1
symversion=0.1
T 12900 9600 5 10 0 0 0 0 1
numslots=0
T 12900 9800 5 10 0 0 0 0 1
description=capacitor
T 12900 9000 8 10 0 1 0 0 1
refdes=C?
T 12900 9200 5 10 0 0 0 0 1
device=CAPACITOR
L 13100 8700 12900 8700 3 0 0 0 -1 -1
L 13400 8700 13200 8700 3 0 0 0 -1 -1
L 13200 8900 13200 8500 3 0 0 0 -1 -1
L 13100 8900 13100 8500 3 0 0 0 -1 -1
P 13600 8700 13400 8700 1 0 0
{
T 13400 8700 5 8 0 1 0 8 1
pintype=pas
T 13400 8700 9 8 0 1 0 6 1
pinlabel=2
T 13450 8650 5 8 0 1 0 2 1
pinseq=2
T 13450 8750 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 8700 12900 8700 1 0 0
{
T 12900 8700 5 8 0 1 0 2 1
pintype=pas
T 12900 8700 9 8 0 1 0 0 1
pinlabel=1
T 12850 8650 5 8 0 1 0 8 1
pinseq=1
T 12850 8750 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 12900 9200 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 9400 5 10 0 0 0 0 1
symversion=0.1
T 12700 8500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12600 8900 5 10 1 1 0 0 1
refdes=C310
T 13100 8900 5 10 1 1 0 0 1
value=10pf
}
C 12700 7900 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12900 8800 5 10 0 0 0 0 1
symversion=0.1
T 12900 9000 5 10 0 0 0 0 1
numslots=0
T 12900 9200 5 10 0 0 0 0 1
description=capacitor
T 12900 8400 8 10 0 1 0 0 1
refdes=C?
T 12900 8600 5 10 0 0 0 0 1
device=CAPACITOR
L 13100 8100 12900 8100 3 0 0 0 -1 -1
L 13400 8100 13200 8100 3 0 0 0 -1 -1
L 13200 8300 13200 7900 3 0 0 0 -1 -1
L 13100 8300 13100 7900 3 0 0 0 -1 -1
P 13600 8100 13400 8100 1 0 0
{
T 13400 8100 5 8 0 1 0 8 1
pintype=pas
T 13400 8100 9 8 0 1 0 6 1
pinlabel=2
T 13450 8050 5 8 0 1 0 2 1
pinseq=2
T 13450 8150 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 8100 12900 8100 1 0 0
{
T 12900 8100 5 8 0 1 0 2 1
pintype=pas
T 12900 8100 9 8 0 1 0 0 1
pinlabel=1
T 12850 8050 5 8 0 1 0 8 1
pinseq=1
T 12850 8150 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 12900 8600 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 8800 5 10 0 0 0 0 1
symversion=0.1
T 12700 7900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12600 8300 5 10 1 1 0 0 1
refdes=C311
T 13100 8300 5 10 1 1 0 0 1
value=0.1uf
}
C 12700 7100 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12900 8000 5 10 0 0 0 0 1
symversion=0.1
T 12900 8200 5 10 0 0 0 0 1
numslots=0
T 12900 8400 5 10 0 0 0 0 1
description=capacitor
T 12900 7600 8 10 0 1 0 0 1
refdes=C?
T 12900 7800 5 10 0 0 0 0 1
device=CAPACITOR
L 13100 7300 12900 7300 3 0 0 0 -1 -1
L 13400 7300 13200 7300 3 0 0 0 -1 -1
L 13200 7500 13200 7100 3 0 0 0 -1 -1
L 13100 7500 13100 7100 3 0 0 0 -1 -1
P 13600 7300 13400 7300 1 0 0
{
T 13400 7300 5 8 0 1 0 8 1
pintype=pas
T 13400 7300 9 8 0 1 0 6 1
pinlabel=2
T 13450 7250 5 8 0 1 0 2 1
pinseq=2
T 13450 7350 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 7300 12900 7300 1 0 0
{
T 12900 7300 5 8 0 1 0 2 1
pintype=pas
T 12900 7300 9 8 0 1 0 0 1
pinlabel=1
T 12850 7250 5 8 0 1 0 8 1
pinseq=1
T 12850 7350 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 12900 7800 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 8000 5 10 0 0 0 0 1
symversion=0.1
T 12700 7100 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12600 7500 5 10 1 1 0 0 1
refdes=C312
T 13100 7500 5 10 1 1 0 0 1
value=10pf
}
C 12700 6500 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12900 7400 5 10 0 0 0 0 1
symversion=0.1
T 12900 7600 5 10 0 0 0 0 1
numslots=0
T 12900 7800 5 10 0 0 0 0 1
description=capacitor
T 12900 7000 8 10 0 1 0 0 1
refdes=C?
T 12900 7200 5 10 0 0 0 0 1
device=CAPACITOR
L 13100 6700 12900 6700 3 0 0 0 -1 -1
L 13400 6700 13200 6700 3 0 0 0 -1 -1
L 13200 6900 13200 6500 3 0 0 0 -1 -1
L 13100 6900 13100 6500 3 0 0 0 -1 -1
P 13600 6700 13400 6700 1 0 0
{
T 13400 6700 5 8 0 1 0 8 1
pintype=pas
T 13400 6700 9 8 0 1 0 6 1
pinlabel=2
T 13450 6650 5 8 0 1 0 2 1
pinseq=2
T 13450 6750 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 6700 12900 6700 1 0 0
{
T 12900 6700 5 8 0 1 0 2 1
pintype=pas
T 12900 6700 9 8 0 1 0 0 1
pinlabel=1
T 12850 6650 5 8 0 1 0 8 1
pinseq=1
T 12850 6750 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 12900 7200 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 7400 5 10 0 0 0 0 1
symversion=0.1
T 12700 6500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12600 6900 5 10 1 1 0 0 1
refdes=C313
T 13100 6900 5 10 1 1 0 0 1
value=0.1uf
}
N 10400 6500 12300 6500 4
N 12300 6500 12300 8700 4
N 12300 8100 12700 8100 4
N 12700 8700 12300 8700 4
N 10400 6300 12500 6300 4
N 12500 6300 12500 7300 4
N 12500 7300 12700 7300 4
N 12700 6700 12500 6700 4
N 8800 8300 8800 7900 4
N 8000 3700 8000 3500 4
C 12700 5000 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12900 5900 5 10 0 0 0 0 1
symversion=0.1
T 12900 6100 5 10 0 0 0 0 1
numslots=0
T 12900 6300 5 10 0 0 0 0 1
description=capacitor
T 12900 5500 8 10 0 1 0 0 1
refdes=C?
T 12900 5700 5 10 0 0 0 0 1
device=CAPACITOR
L 13100 5200 12900 5200 3 0 0 0 -1 -1
L 13400 5200 13200 5200 3 0 0 0 -1 -1
L 13200 5400 13200 5000 3 0 0 0 -1 -1
L 13100 5400 13100 5000 3 0 0 0 -1 -1
P 13600 5200 13400 5200 1 0 0
{
T 13400 5200 5 8 0 1 0 8 1
pintype=pas
T 13400 5200 9 8 0 1 0 6 1
pinlabel=2
T 13450 5150 5 8 0 1 0 2 1
pinseq=2
T 13450 5250 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 5200 12900 5200 1 0 0
{
T 12900 5200 5 8 0 1 0 2 1
pintype=pas
T 12900 5200 9 8 0 1 0 0 1
pinlabel=1
T 12850 5150 5 8 0 1 0 8 1
pinseq=1
T 12850 5250 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 12900 5700 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 5900 5 10 0 0 0 0 1
symversion=0.1
T 12700 5000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12600 5400 5 10 1 1 0 0 1
refdes=C314
T 13100 5400 5 10 1 1 0 0 1
value=10pf
}
C 12700 4400 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12900 5300 5 10 0 0 0 0 1
symversion=0.1
T 12900 5500 5 10 0 0 0 0 1
numslots=0
T 12900 5700 5 10 0 0 0 0 1
description=capacitor
T 12900 4900 8 10 0 1 0 0 1
refdes=C?
T 12900 5100 5 10 0 0 0 0 1
device=CAPACITOR
L 13100 4600 12900 4600 3 0 0 0 -1 -1
L 13400 4600 13200 4600 3 0 0 0 -1 -1
L 13200 4800 13200 4400 3 0 0 0 -1 -1
L 13100 4800 13100 4400 3 0 0 0 -1 -1
P 13600 4600 13400 4600 1 0 0
{
T 13400 4600 5 8 0 1 0 8 1
pintype=pas
T 13400 4600 9 8 0 1 0 6 1
pinlabel=2
T 13450 4550 5 8 0 1 0 2 1
pinseq=2
T 13450 4650 5 8 0 1 0 0 1
pinnumber=2
}
P 12700 4600 12900 4600 1 0 0
{
T 12900 4600 5 8 0 1 0 2 1
pintype=pas
T 12900 4600 9 8 0 1 0 0 1
pinlabel=1
T 12850 4550 5 8 0 1 0 8 1
pinseq=1
T 12850 4650 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 12900 5100 5 10 0 0 0 0 1
device=CAPACITOR
T 12900 5300 5 10 0 0 0 0 1
symversion=0.1
T 12700 4400 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12600 4800 5 10 1 1 0 0 1
refdes=C315
T 13100 4800 5 10 1 1 0 0 1
value=0.1uf
}
N 12500 5200 12700 5200 4
N 12700 4600 12500 4600 4
N 10400 5500 12500 5500 4
N 12500 5500 12500 4600 4
C 13500 4100 1 0 0 EMBEDDEDgnd-1.sym
[
T 13800 4150 8 10 0 0 0 0 1
net=GND:1
L 13580 4110 13620 4110 3 0 0 0 -1 -1
L 13555 4150 13645 4150 3 0 0 0 -1 -1
L 13500 4200 13700 4200 3 0 0 0 -1 -1
P 13600 4200 13600 4400 1 0 1
{
T 13658 4261 5 4 0 1 0 0 1
pinnumber=1
T 13658 4261 5 4 0 0 0 0 1
pinseq=1
T 13658 4261 5 4 0 1 0 0 1
pinlabel=1
T 13658 4261 5 4 0 1 0 0 1
pintype=pwr
}
]
N 13600 8700 13600 4400 4
N 10400 5100 10900 5100 4
N 10900 3300 10900 8300 4
N 10900 3300 7800 3300 4
N 7800 3300 7800 3700 4
N 9000 3700 9000 3300 4
C 5600 8400 1 0 0 EMBEDDEDgeneric-power.sym
[
T 5800 8650 8 10 0 1 0 3 1
net=Vcc:1
P 5800 8400 5800 8600 1 0 0
{
T 5850 8450 5 6 0 1 0 0 1
pinnumber=1
T 5850 8450 5 6 0 0 0 0 1
pinseq=1
T 5850 8450 5 6 0 1 0 0 1
pinlabel=1
T 5850 8450 5 6 0 1 0 0 1
pintype=pwr
}
L 5650 8600 5950 8600 3 0 0 0 -1 -1
]
{
T 5800 8650 5 10 0 1 0 3 1
net=AVDD:1
T 5600 8600 5 10 1 1 0 0 1
value=AVDD
}
N 6200 5500 5800 5500 4
N 6200 5300 5500 5300 4
N 5500 5300 5500 2900 4
N 5500 2900 11400 2900 4
C 13100 3500 1 0 0 EMBEDDEDresistor-1.sym
[
T 13400 3900 5 10 0 0 0 0 1
device=RESISTOR
T 13300 3800 8 10 0 1 0 0 1
refdes=R?
T 13100 3500 8 10 0 1 0 0 1
pins=2
T 13100 3500 8 10 0 1 0 0 1
class=DISCRETE
L 13700 3700 13600 3500 3 0 0 0 -1 -1
L 13600 3500 13500 3700 3 0 0 0 -1 -1
L 13500 3700 13400 3500 3 0 0 0 -1 -1
L 13400 3500 13300 3700 3 0 0 0 -1 -1
L 13700 3700 13800 3500 3 0 0 0 -1 -1
L 13800 3500 13850 3600 3 0 0 0 -1 -1
P 14000 3600 13850 3600 1 0 0
{
T 13900 3650 5 8 0 1 0 0 1
pinnumber=2
T 13900 3650 5 8 0 0 0 0 1
pinseq=2
T 13900 3650 5 8 0 1 0 0 1
pinlabel=2
T 13900 3650 5 8 0 1 0 0 1
pintype=pas
}
P 13100 3600 13252 3600 1 0 0
{
T 13200 3650 5 8 0 1 0 0 1
pinnumber=1
T 13200 3650 5 8 0 0 0 0 1
pinseq=1
T 13200 3650 5 8 0 1 0 0 1
pinlabel=1
T 13200 3650 5 8 0 1 0 0 1
pintype=pas
}
L 13301 3700 13250 3600 3 0 0 0 -1 -1
]
{
T 13400 3900 5 10 0 0 0 0 1
device=RESISTOR
T 13100 3500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 13100 3700 5 10 1 1 0 0 1
refdes=R309
T 13600 3700 5 10 1 1 0 0 1
value=680
}
N 10400 5700 14300 5700 4
N 14300 5700 14300 3600 4
N 14300 3600 14000 3600 4
C 14500 2700 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 13600 2900 5 10 0 0 90 0 1
symversion=0.1
T 13400 2900 5 10 0 0 90 0 1
numslots=0
T 13200 2900 5 10 0 0 90 0 1
description=capacitor
T 14000 2900 8 10 0 1 90 0 1
refdes=C?
T 13800 2900 5 10 0 0 90 0 1
device=CAPACITOR
L 14300 3100 14300 2900 3 0 0 0 -1 -1
L 14300 3400 14300 3200 3 0 0 0 -1 -1
L 14100 3200 14500 3200 3 0 0 0 -1 -1
L 14100 3100 14500 3100 3 0 0 0 -1 -1
P 14300 3600 14300 3400 1 0 0
{
T 14250 3450 5 8 0 1 90 0 1
pinnumber=2
T 14350 3450 5 8 0 1 90 2 1
pinseq=2
T 14300 3400 9 8 0 1 90 6 1
pinlabel=2
T 14300 3400 5 8 0 1 90 8 1
pintype=pas
}
P 14300 2700 14300 2900 1 0 0
{
T 14250 2850 5 8 0 1 90 6 1
pinnumber=1
T 14350 2850 5 8 0 1 90 8 1
pinseq=1
T 14300 2900 9 8 0 1 90 0 1
pinlabel=1
T 14300 2900 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 13800 2900 5 10 0 0 90 0 1
device=CAPACITOR
T 13600 2900 5 10 0 0 90 0 1
symversion=0.1
T 14500 2700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 15000 3300 5 10 1 1 180 0 1
refdes=C318
T 15100 3100 5 10 1 1 180 0 1
value=1200pf
}
C 11900 2700 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 11000 2900 5 10 0 0 90 0 1
symversion=0.1
T 10800 2900 5 10 0 0 90 0 1
numslots=0
T 10600 2900 5 10 0 0 90 0 1
description=capacitor
T 11400 2900 8 10 0 1 90 0 1
refdes=C?
T 11200 2900 5 10 0 0 90 0 1
device=CAPACITOR
L 11700 3100 11700 2900 3 0 0 0 -1 -1
L 11700 3400 11700 3200 3 0 0 0 -1 -1
L 11500 3200 11900 3200 3 0 0 0 -1 -1
L 11500 3100 11900 3100 3 0 0 0 -1 -1
P 11700 3600 11700 3400 1 0 0
{
T 11650 3450 5 8 0 1 90 0 1
pinnumber=2
T 11750 3450 5 8 0 1 90 2 1
pinseq=2
T 11700 3400 9 8 0 1 90 6 1
pinlabel=2
T 11700 3400 5 8 0 1 90 8 1
pintype=pas
}
P 11700 2700 11700 2900 1 0 0
{
T 11650 2850 5 8 0 1 90 6 1
pinnumber=1
T 11750 2850 5 8 0 1 90 8 1
pinseq=1
T 11700 2900 9 8 0 1 90 0 1
pinlabel=1
T 11700 2900 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 11200 2900 5 10 0 0 90 0 1
device=CAPACITOR
T 11000 2900 5 10 0 0 90 0 1
symversion=0.1
T 11900 2700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 12400 3300 5 10 1 1 180 0 1
refdes=C316
T 12500 3100 5 10 1 1 180 0 1
value=2700pf
}
C 13000 2700 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 12100 2900 5 10 0 0 90 0 1
symversion=0.1
T 11900 2900 5 10 0 0 90 0 1
numslots=0
T 11700 2900 5 10 0 0 90 0 1
description=capacitor
T 12500 2900 8 10 0 1 90 0 1
refdes=C?
T 12300 2900 5 10 0 0 90 0 1
device=CAPACITOR
L 12800 3100 12800 2900 3 0 0 0 -1 -1
L 12800 3400 12800 3200 3 0 0 0 -1 -1
L 12600 3200 13000 3200 3 0 0 0 -1 -1
L 12600 3100 13000 3100 3 0 0 0 -1 -1
P 12800 3600 12800 3400 1 0 0
{
T 12750 3450 5 8 0 1 90 0 1
pinnumber=2
T 12850 3450 5 8 0 1 90 2 1
pinseq=2
T 12800 3400 9 8 0 1 90 6 1
pinlabel=2
T 12800 3400 5 8 0 1 90 8 1
pintype=pas
}
P 12800 2700 12800 2900 1 0 0
{
T 12750 2850 5 8 0 1 90 6 1
pinnumber=1
T 12850 2850 5 8 0 1 90 8 1
pinseq=1
T 12800 2900 9 8 0 1 90 0 1
pinlabel=1
T 12800 2900 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 12300 2900 5 10 0 0 90 0 1
device=CAPACITOR
T 12100 2900 5 10 0 0 90 0 1
symversion=0.1
T 13000 2700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 13500 3300 5 10 1 1 180 0 1
refdes=C317
T 13500 3100 5 10 1 1 180 0 1
value=39nf
}
N 11400 2900 11400 3600 4
N 11400 3600 13100 3600 4
C 12700 1500 1 0 0 EMBEDDEDgnd-1.sym
[
T 13000 1550 8 10 0 0 0 0 1
net=GND:1
L 12780 1510 12820 1510 3 0 0 0 -1 -1
L 12755 1550 12845 1550 3 0 0 0 -1 -1
L 12700 1600 12900 1600 3 0 0 0 -1 -1
P 12800 1600 12800 1800 1 0 1
{
T 12858 1661 5 4 0 1 0 0 1
pinnumber=1
T 12858 1661 5 4 0 0 0 0 1
pinseq=1
T 12858 1661 5 4 0 1 0 0 1
pinlabel=1
T 12858 1661 5 4 0 1 0 0 1
pintype=pwr
}
]
C 12700 2700 1 270 0 EMBEDDEDresistor-1.sym
[
T 13100 2400 5 10 0 0 270 0 1
device=RESISTOR
T 13000 2500 8 10 0 1 270 0 1
refdes=R?
T 12700 2700 8 10 0 1 270 0 1
pins=2
T 12700 2700 8 10 0 1 270 0 1
class=DISCRETE
L 12900 2100 12700 2200 3 0 0 0 -1 -1
L 12700 2200 12900 2300 3 0 0 0 -1 -1
L 12900 2300 12700 2400 3 0 0 0 -1 -1
L 12700 2400 12900 2500 3 0 0 0 -1 -1
L 12900 2100 12700 2000 3 0 0 0 -1 -1
L 12700 2000 12800 1950 3 0 0 0 -1 -1
P 12800 1800 12800 1950 1 0 0
{
T 12850 1900 5 8 0 1 270 0 1
pinnumber=2
T 12850 1900 5 8 0 0 270 0 1
pinseq=2
T 12850 1900 5 8 0 1 270 0 1
pinlabel=2
T 12850 1900 5 8 0 1 270 0 1
pintype=pas
}
P 12800 2700 12800 2548 1 0 0
{
T 12850 2600 5 8 0 1 270 0 1
pinnumber=1
T 12850 2600 5 8 0 0 270 0 1
pinseq=1
T 12850 2600 5 8 0 1 270 0 1
pinlabel=1
T 12850 2600 5 8 0 1 270 0 1
pintype=pas
}
L 12900 2499 12800 2550 3 0 0 0 -1 -1
]
{
T 13100 2400 5 10 0 0 270 0 1
device=RESISTOR
T 12700 2700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 13000 2300 5 10 1 1 0 0 1
refdes=R310
T 13000 2100 5 10 1 1 0 0 1
value=360
}
C 14200 2400 1 0 0 EMBEDDEDgnd-1.sym
[
T 14500 2450 8 10 0 0 0 0 1
net=GND:1
L 14280 2410 14320 2410 3 0 0 0 -1 -1
L 14255 2450 14345 2450 3 0 0 0 -1 -1
L 14200 2500 14400 2500 3 0 0 0 -1 -1
P 14300 2500 14300 2700 1 0 1
{
T 14358 2561 5 4 0 1 0 0 1
pinnumber=1
T 14358 2561 5 4 0 0 0 0 1
pinseq=1
T 14358 2561 5 4 0 1 0 0 1
pinlabel=1
T 14358 2561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 11600 2400 1 0 0 EMBEDDEDgnd-1.sym
[
T 11900 2450 8 10 0 0 0 0 1
net=GND:1
L 11680 2410 11720 2410 3 0 0 0 -1 -1
L 11655 2450 11745 2450 3 0 0 0 -1 -1
L 11600 2500 11800 2500 3 0 0 0 -1 -1
P 11700 2500 11700 2700 1 0 1
{
T 11758 2561 5 4 0 1 0 0 1
pinnumber=1
T 11758 2561 5 4 0 0 0 0 1
pinseq=1
T 11758 2561 5 4 0 1 0 0 1
pinlabel=1
T 11758 2561 5 4 0 1 0 0 1
pintype=pwr
}
]
C 9900 16800 1 270 0 EMBEDDEDtestpt-1.sym
[
T 11000 16400 8 10 0 0 270 0 1
numslots=0
T 10600 16400 8 10 0 0 270 0 1
footprint=none
T 10800 16400 8 10 0 0 270 0 1
device=TESTPOINT
T 10300 16700 8 10 0 1 270 0 1
refdes=TP?
L 10300 16700 10200 16600 3 0 0 0 -1 -1
L 10200 16800 10300 16700 3 0 0 0 -1 -1
L 10100 16700 10200 16600 3 0 0 0 -1 -1
L 10200 16800 10100 16700 3 0 0 0 -1 -1
P 9900 16700 10100 16700 1 0 0
{
T 9900 16500 5 10 0 0 270 0 1
pinseq=1
T 10100 16500 5 10 0 0 270 0 1
pinnumber=1
T 9900 16700 5 10 0 1 270 0 1
pintype=io
T 9900 16700 5 10 0 1 270 0 1
pinlabel=1
}
]
{
T 10400 16700 5 10 1 1 0 0 1
refdes=TP301
T 10800 16400 5 10 0 0 270 0 1
device=TESTPOINT
T 10600 16400 5 10 0 0 270 0 1
footprint=TP
}
C 9900 8800 1 270 0 EMBEDDEDtestpt-1.sym
[
T 11000 8400 8 10 0 0 270 0 1
numslots=0
T 10600 8400 8 10 0 0 270 0 1
footprint=none
T 10800 8400 8 10 0 0 270 0 1
device=TESTPOINT
T 10300 8700 8 10 0 1 270 0 1
refdes=TP?
L 10300 8700 10200 8600 3 0 0 0 -1 -1
L 10200 8800 10300 8700 3 0 0 0 -1 -1
L 10100 8700 10200 8600 3 0 0 0 -1 -1
L 10200 8800 10100 8700 3 0 0 0 -1 -1
P 9900 8700 10100 8700 1 0 0
{
T 9900 8500 5 10 0 0 270 0 1
pinseq=1
T 10100 8500 5 10 0 0 270 0 1
pinnumber=1
T 9900 8700 5 10 0 1 270 0 1
pintype=io
T 9900 8700 5 10 0 1 270 0 1
pinlabel=1
}
]
{
T 10400 8700 5 10 1 1 0 0 1
refdes=TP302
T 10800 8400 5 10 0 0 270 0 1
device=TESTPOINT
T 10600 8400 5 10 0 0 270 0 1
footprint=TP
}
T 10500 16500 9 10 1 0 0 0 1
PLL_MUX0
T 10400 8500 9 10 1 0 0 0 1
PLL_MUX1
N 8200 9300 6500 9300 4
N 4800 9300 4800 17300 4
N 3200 8900 9000 8900 4
N 6200 6500 4600 6500 4
N 4600 6500 4600 14500 4
N 6200 6300 4400 6300 4
N 4400 6300 4400 14300 4
N 6200 6100 3200 6100 4
N 6200 5900 4200 5900 4
N 4200 5900 4200 13900 4
C 8100 2700 1 270 0 EMBEDDEDresistor-1.sym
[
T 8500 2400 5 10 0 0 270 0 1
device=RESISTOR
T 8400 2500 8 10 0 1 270 0 1
refdes=R?
T 8100 2700 8 10 0 1 270 0 1
pins=2
T 8100 2700 8 10 0 1 270 0 1
class=DISCRETE
L 8300 2100 8100 2200 3 0 0 0 -1 -1
L 8100 2200 8300 2300 3 0 0 0 -1 -1
L 8300 2300 8100 2400 3 0 0 0 -1 -1
L 8100 2400 8300 2500 3 0 0 0 -1 -1
L 8300 2100 8100 2000 3 0 0 0 -1 -1
L 8100 2000 8200 1950 3 0 0 0 -1 -1
P 8200 1800 8200 1950 1 0 0
{
T 8250 1900 5 8 0 1 270 0 1
pinnumber=2
T 8250 1900 5 8 0 0 270 0 1
pinseq=2
T 8250 1900 5 8 0 1 270 0 1
pinlabel=2
T 8250 1900 5 8 0 1 270 0 1
pintype=pas
}
P 8200 2700 8200 2548 1 0 0
{
T 8250 2600 5 8 0 1 270 0 1
pinnumber=1
T 8250 2600 5 8 0 0 270 0 1
pinseq=1
T 8250 2600 5 8 0 1 270 0 1
pinlabel=1
T 8250 2600 5 8 0 1 270 0 1
pintype=pas
}
L 8300 2499 8200 2550 3 0 0 0 -1 -1
]
{
T 8500 2400 5 10 0 0 270 0 1
device=RESISTOR
T 8100 2700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 7600 2300 5 10 1 1 0 0 1
refdes=R311
T 7600 2100 5 10 1 1 0 0 1
value=50
}
C 8900 2700 1 270 0 EMBEDDEDresistor-1.sym
[
T 9300 2400 5 10 0 0 270 0 1
device=RESISTOR
T 9200 2500 8 10 0 1 270 0 1
refdes=R?
T 8900 2700 8 10 0 1 270 0 1
pins=2
T 8900 2700 8 10 0 1 270 0 1
class=DISCRETE
L 9100 2100 8900 2200 3 0 0 0 -1 -1
L 8900 2200 9100 2300 3 0 0 0 -1 -1
L 9100 2300 8900 2400 3 0 0 0 -1 -1
L 8900 2400 9100 2500 3 0 0 0 -1 -1
L 9100 2100 8900 2000 3 0 0 0 -1 -1
L 8900 2000 9000 1950 3 0 0 0 -1 -1
P 9000 1800 9000 1950 1 0 0
{
T 9050 1900 5 8 0 1 270 0 1
pinnumber=2
T 9050 1900 5 8 0 0 270 0 1
pinseq=2
T 9050 1900 5 8 0 1 270 0 1
pinlabel=2
T 9050 1900 5 8 0 1 270 0 1
pintype=pas
}
P 9000 2700 9000 2548 1 0 0
{
T 9050 2600 5 8 0 1 270 0 1
pinnumber=1
T 9050 2600 5 8 0 0 270 0 1
pinseq=1
T 9050 2600 5 8 0 1 270 0 1
pinlabel=1
T 9050 2600 5 8 0 1 270 0 1
pintype=pas
}
L 9100 2499 9000 2550 3 0 0 0 -1 -1
]
{
T 9300 2400 5 10 0 0 270 0 1
device=RESISTOR
T 8900 2700 5 10 0 0 0 0 1
footprint=my_0402_sm
T 8400 2300 5 10 1 1 0 0 1
refdes=R312
T 8400 2100 5 10 1 1 0 0 1
value=50
}
N 7000 1800 9000 1800 4
N 8400 3700 8400 2700 4
N 8400 2700 9000 2700 4
C 8100 10500 1 270 0 EMBEDDEDresistor-1.sym
[
T 8500 10200 5 10 0 0 270 0 1
device=RESISTOR
T 8400 10300 8 10 0 1 270 0 1
refdes=R?
T 8100 10500 8 10 0 1 270 0 1
pins=2
T 8100 10500 8 10 0 1 270 0 1
class=DISCRETE
L 8300 9900 8100 10000 3 0 0 0 -1 -1
L 8100 10000 8300 10100 3 0 0 0 -1 -1
L 8300 10100 8100 10200 3 0 0 0 -1 -1
L 8100 10200 8300 10300 3 0 0 0 -1 -1
L 8300 9900 8100 9800 3 0 0 0 -1 -1
L 8100 9800 8200 9750 3 0 0 0 -1 -1
P 8200 9600 8200 9750 1 0 0
{
T 8250 9700 5 8 0 1 270 0 1
pinnumber=2
T 8250 9700 5 8 0 0 270 0 1
pinseq=2
T 8250 9700 5 8 0 1 270 0 1
pinlabel=2
T 8250 9700 5 8 0 1 270 0 1
pintype=pas
}
P 8200 10500 8200 10348 1 0 0
{
T 8250 10400 5 8 0 1 270 0 1
pinnumber=1
T 8250 10400 5 8 0 0 270 0 1
pinseq=1
T 8250 10400 5 8 0 1 270 0 1
pinlabel=1
T 8250 10400 5 8 0 1 270 0 1
pintype=pas
}
L 8300 10299 8200 10350 3 0 0 0 -1 -1
]
{
T 8500 10200 5 10 0 0 270 0 1
device=RESISTOR
T 8100 10500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 7600 10100 5 10 1 1 0 0 1
refdes=R304
T 7600 9900 5 10 1 1 0 0 1
value=50
}
C 8900 10500 1 270 0 EMBEDDEDresistor-1.sym
[
T 9300 10200 5 10 0 0 270 0 1
device=RESISTOR
T 9200 10300 8 10 0 1 270 0 1
refdes=R?
T 8900 10500 8 10 0 1 270 0 1
pins=2
T 8900 10500 8 10 0 1 270 0 1
class=DISCRETE
L 9100 9900 8900 10000 3 0 0 0 -1 -1
L 8900 10000 9100 10100 3 0 0 0 -1 -1
L 9100 10100 8900 10200 3 0 0 0 -1 -1
L 8900 10200 9100 10300 3 0 0 0 -1 -1
L 9100 9900 8900 9800 3 0 0 0 -1 -1
L 8900 9800 9000 9750 3 0 0 0 -1 -1
P 9000 9600 9000 9750 1 0 0
{
T 9050 9700 5 8 0 1 270 0 1
pinnumber=2
T 9050 9700 5 8 0 0 270 0 1
pinseq=2
T 9050 9700 5 8 0 1 270 0 1
pinlabel=2
T 9050 9700 5 8 0 1 270 0 1
pintype=pas
}
P 9000 10500 9000 10348 1 0 0
{
T 9050 10400 5 8 0 1 270 0 1
pinnumber=1
T 9050 10400 5 8 0 0 270 0 1
pinseq=1
T 9050 10400 5 8 0 1 270 0 1
pinlabel=1
T 9050 10400 5 8 0 1 270 0 1
pintype=pas
}
L 9100 10299 9000 10350 3 0 0 0 -1 -1
]
{
T 9300 10200 5 10 0 0 270 0 1
device=RESISTOR
T 8900 10500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 8400 10100 5 10 1 1 0 0 1
refdes=R305
T 8400 9900 5 10 1 1 0 0 1
value=50
}
N 7200 9600 10700 9600 4
N 8400 10500 9000 10500 4
C 9800 10500 1 270 0 EMBEDDEDresistor-1.sym
[
T 10200 10200 5 10 0 0 270 0 1
device=RESISTOR
T 10100 10300 8 10 0 1 270 0 1
refdes=R?
T 9800 10500 8 10 0 1 270 0 1
pins=2
T 9800 10500 8 10 0 1 270 0 1
class=DISCRETE
L 10000 9900 9800 10000 3 0 0 0 -1 -1
L 9800 10000 10000 10100 3 0 0 0 -1 -1
L 10000 10100 9800 10200 3 0 0 0 -1 -1
L 9800 10200 10000 10300 3 0 0 0 -1 -1
L 10000 9900 9800 9800 3 0 0 0 -1 -1
L 9800 9800 9900 9750 3 0 0 0 -1 -1
P 9900 9600 9900 9750 1 0 0
{
T 9950 9700 5 8 0 1 270 0 1
pinnumber=2
T 9950 9700 5 8 0 0 270 0 1
pinseq=2
T 9950 9700 5 8 0 1 270 0 1
pinlabel=2
T 9950 9700 5 8 0 1 270 0 1
pintype=pas
}
P 9900 10500 9900 10348 1 0 0
{
T 9950 10400 5 8 0 1 270 0 1
pinnumber=1
T 9950 10400 5 8 0 0 270 0 1
pinseq=1
T 9950 10400 5 8 0 1 270 0 1
pinlabel=1
T 9950 10400 5 8 0 1 270 0 1
pintype=pas
}
L 10000 10299 9900 10350 3 0 0 0 -1 -1
]
{
T 10200 10200 5 10 0 0 270 0 1
device=RESISTOR
T 9800 10500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 9300 10100 5 10 1 1 0 0 1
refdes=R306
T 9300 9900 5 10 1 1 0 0 1
value=50
}
C 10600 10500 1 270 0 EMBEDDEDresistor-1.sym
[
T 11000 10200 5 10 0 0 270 0 1
device=RESISTOR
T 10900 10300 8 10 0 1 270 0 1
refdes=R?
T 10600 10500 8 10 0 1 270 0 1
pins=2
T 10600 10500 8 10 0 1 270 0 1
class=DISCRETE
L 10800 9900 10600 10000 3 0 0 0 -1 -1
L 10600 10000 10800 10100 3 0 0 0 -1 -1
L 10800 10100 10600 10200 3 0 0 0 -1 -1
L 10600 10200 10800 10300 3 0 0 0 -1 -1
L 10800 9900 10600 9800 3 0 0 0 -1 -1
L 10600 9800 10700 9750 3 0 0 0 -1 -1
P 10700 9600 10700 9750 1 0 0
{
T 10750 9700 5 8 0 1 270 0 1
pinnumber=2
T 10750 9700 5 8 0 0 270 0 1
pinseq=2
T 10750 9700 5 8 0 1 270 0 1
pinlabel=2
T 10750 9700 5 8 0 1 270 0 1
pintype=pas
}
P 10700 10500 10700 10348 1 0 0
{
T 10750 10400 5 8 0 1 270 0 1
pinnumber=1
T 10750 10400 5 8 0 0 270 0 1
pinseq=1
T 10750 10400 5 8 0 1 270 0 1
pinlabel=1
T 10750 10400 5 8 0 1 270 0 1
pintype=pas
}
L 10800 10299 10700 10350 3 0 0 0 -1 -1
]
{
T 11000 10200 5 10 0 0 270 0 1
device=RESISTOR
T 10600 10500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 10100 10100 5 10 1 1 0 0 1
refdes=R307
T 10100 9900 5 10 1 1 0 0 1
value=50
}
N 10100 10500 10700 10500 4
N 8400 11700 8400 10500 4
N 8600 10700 11400 10700 4
{
T 11200 10700 5 10 1 1 0 6 1
netname=LO1A
}
N 9900 10700 9900 10500 4
N 8800 11700 8800 11100 4
N 8800 11100 10100 11100 4
N 10100 11100 10100 10500 4
C 6800 1800 1 0 0 EMBEDDEDgeneric-power.sym
[
T 7000 2050 8 10 0 1 0 3 1
net=Vcc:1
P 7000 1800 7000 2000 1 0 0
{
T 7050 1850 5 6 0 1 0 0 1
pinnumber=1
T 7050 1850 5 6 0 0 0 0 1
pinseq=1
T 7050 1850 5 6 0 1 0 0 1
pinlabel=1
T 7050 1850 5 6 0 1 0 0 1
pintype=pwr
}
L 6850 2000 7150 2000 3 0 0 0 -1 -1
]
{
T 7000 2050 5 10 0 1 0 3 1
net=AVDD:1
T 6800 2000 5 10 1 1 0 0 1
value=AVDD
}
C 7000 9600 1 0 0 EMBEDDEDgeneric-power.sym
[
T 7200 9850 8 10 0 1 0 3 1
net=Vcc:1
P 7200 9600 7200 9800 1 0 0
{
T 7250 9650 5 6 0 1 0 0 1
pinnumber=1
T 7250 9650 5 6 0 0 0 0 1
pinseq=1
T 7250 9650 5 6 0 1 0 0 1
pinlabel=1
T 7250 9650 5 6 0 1 0 0 1
pintype=pwr
}
L 7050 9800 7350 9800 3 0 0 0 -1 -1
]
{
T 7200 9850 5 10 0 1 0 3 1
net=AVDD:1
T 7000 9800 5 10 1 1 0 0 1
value=AVDD
}
C 19700 11400 1 90 0 EMBEDDEDsolder_jumper_3.sym
[
A 19200 11900 200 180 180 3 0 0 0 -1 -1
A 19200 12500 200 0 180 3 0 0 0 -1 -1
T 18900 12100 8 10 0 1 90 0 1
refdes=JP?
L 19000 12500 19400 12500 3 0 0 0 -1 -1
L 19000 11900 19400 11900 3 0 0 0 -1 -1
B 19000 12000 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19200 12700 19200 13000 1 0 1
{
T 19155 12795 5 8 1 1 90 0 1
pinnumber=3
T 19150 12850 5 8 0 0 90 0 1
pinseq=3
T 19205 12645 5 8 0 1 90 6 1
pinlabel=3
T 19150 12850 5 8 0 1 90 0 1
pintype=pas
}
P 19700 12200 19400 12200 1 0 0
{
T 19450 12095 5 8 1 1 270 6 1
pinnumber=2
T 19500 12250 5 8 0 0 0 0 1
pinseq=2
T 19345 12200 5 8 0 1 180 0 1
pinlabel=2
T 19500 12250 5 8 0 1 0 0 1
pintype=pas
}
P 19200 11700 19200 11400 1 0 1
{
T 19155 11605 5 8 1 1 90 6 1
pinnumber=1
T 19250 11550 5 8 0 0 270 0 1
pinseq=1
T 19205 11755 5 8 0 1 90 0 1
pinlabel=1
T 19250 11550 5 8 0 1 270 0 1
pintype=pas
}
T 16600 9000 8 10 0 0 90 0 1
pins=34
T 16800 9000 8 10 0 0 90 0 1
class=IO
T 17000 9000 8 10 0 0 90 0 1
device=HEADER46
]
{
T 17000 9000 5 10 0 0 90 0 1
device=HEADER46
T 18800 12400 5 10 1 1 180 0 1
refdes=JP301
T 19700 11400 5 10 0 0 0 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
N 20100 14000 17800 14000 4
{
T 18000 14000 5 10 1 1 0 0 1
netname=LO0
}
N 19200 13000 17700 13000 4
{
T 17900 13000 5 10 1 1 0 0 1
netname=LO1A
}
N 19200 11400 17700 11400 4
{
T 17900 11400 5 10 1 1 0 0 1
netname=LO1B
}
N 8200 10600 6700 10600 4
{
T 6900 10600 5 10 1 1 0 0 1
netname=LO0
}
N 8200 2700 6700 2700 4
{
T 7200 2700 5 10 1 1 0 0 1
netname=LO1B
}
N 13500 14100 13600 14100 4
C 17000 16100 1 0 0 EMBEDDEDresistor-1.sym
[
L 17600 16300 17500 16100 3 0 0 0 -1 -1
L 17500 16100 17400 16300 3 0 0 0 -1 -1
L 17400 16300 17300 16100 3 0 0 0 -1 -1
L 17300 16100 17200 16300 3 0 0 0 -1 -1
L 17600 16300 17700 16100 3 0 0 0 -1 -1
L 17700 16100 17750 16200 3 0 0 0 -1 -1
P 17900 16200 17750 16200 1 0 0
{
T 17800 16250 5 8 0 1 0 0 1
pintype=pas
T 17800 16250 5 8 0 1 0 0 1
pinlabel=2
T 17800 16250 5 8 0 0 0 0 1
pinseq=2
T 17800 16250 5 8 0 1 0 0 1
pinnumber=2
}
P 17000 16200 17152 16200 1 0 0
{
T 17100 16250 5 8 0 1 0 0 1
pintype=pas
T 17100 16250 5 8 0 1 0 0 1
pinlabel=1
T 17100 16250 5 8 0 0 0 0 1
pinseq=1
T 17100 16250 5 8 0 1 0 0 1
pinnumber=1
}
L 17201 16300 17150 16200 3 0 0 0 -1 -1
T 17300 16500 5 10 0 0 0 0 1
device=RESISTOR
T 17200 16400 8 10 0 1 0 0 1
refdes=R?
T 17000 16100 8 10 0 1 0 0 1
pins=2
T 17000 16100 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 17300 16500 5 10 0 0 0 0 1
device=RESISTOR
T 17000 16300 5 10 1 1 0 0 1
refdes=R313
T 17500 16300 5 10 1 1 0 0 1
value=1.0K
T 17000 16100 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 18500 15100 1 0 0 EMBEDDEDgnd-1.sym
[
L 18580 15110 18620 15110 3 0 0 0 -1 -1
L 18555 15150 18645 15150 3 0 0 0 -1 -1
L 18500 15200 18700 15200 3 0 0 0 -1 -1
P 18600 15200 18600 15400 1 0 1
{
T 18658 15261 5 4 0 1 0 0 1
pintype=pwr
T 18658 15261 5 4 0 1 0 0 1
pinlabel=1
T 18658 15261 5 4 0 0 0 0 1
pinseq=1
T 18658 15261 5 4 0 1 0 0 1
pinnumber=1
}
T 18800 15150 8 10 0 0 0 0 1
net=GND:1
]
C 16800 16100 1 0 1 EMBEDDEDio-1.sym
[
P 16800 16200 16600 16200 1 0 0
{
T 16650 16250 5 10 0 1 0 0 1
pinnumber=1
T 16550 16350 9 10 0 0 0 6 1
pinlabel=I/O
T 16550 16550 5 10 0 0 0 6 1
pinseq=1
T 16550 16450 5 10 0 0 0 6 1
pintype=io
}
L 16100 16300 16000 16200 3 0 0 0 -1 -1
L 16000 16200 16100 16100 3 0 0 0 -1 -1
L 16600 16200 16500 16100 3 0 0 0 -1 -1
L 16500 16300 16600 16200 3 0 0 0 -1 -1
L 16500 16300 16100 16300 3 0 0 0 -1 -1
L 16500 16100 16100 16100 3 0 0 0 -1 -1
T 15900 16300 5 10 0 0 0 6 1
net=IO:1
T 16600 16700 5 10 0 0 0 6 1
device=none
T 16600 16800 5 10 0 0 0 6 1
description=I/O module port
T 15900 16200 5 10 0 1 0 7 1
value=IO
]
{
T 15900 16300 5 10 0 0 0 6 1
net=PLL_CE:1
T 15900 16200 5 10 1 1 0 7 1
value=TX
}
N 16800 16200 17000 16200 4
N 18000 16200 17900 16200 4
N 18600 16700 18600 16900 4
N 18600 15700 18600 15400 4
N 18600 16900 20700 16900 4
C 20600 15700 1 90 0 EMBEDDEDdiode_sod123.sym
[
L 20400 16000 20400 15900 3 0 0 0 -1 -1
L 20400 16400 20400 16300 3 0 0 0 -1 -1
P 20400 16600 20400 16400 1 0 0
{
T 20350 16400 5 8 0 1 90 0 1
pintype=pas
T 20350 16400 5 8 0 1 90 0 1
pinlabel=1
T 20350 16400 5 8 0 0 90 0 1
pinseq=1
T 20350 16400 5 8 0 1 90 0 1
pinnumber=1
}
P 20400 15700 20400 15900 1 0 0
{
T 20350 15800 5 8 0 1 90 0 1
pintype=pas
T 20350 15800 5 8 0 1 90 0 1
pinlabel=2
T 20350 15800 5 8 0 0 90 0 1
pinseq=2
T 20350 15800 5 8 0 1 90 0 1
pinnumber=2
}
L 20200 16300 20600 16300 3 0 0 0 -1 -1
L 20400 16300 20600 16000 3 0 0 0 -1 -1
L 20200 16000 20400 16300 3 0 0 0 -1 -1
L 20200 16000 20600 16000 3 0 0 0 -1 -1
T 20100 16000 8 10 0 1 90 0 1
refdes=D?
T 20000 16100 5 10 0 0 90 0 1
device=DIODE
]
{
T 20000 16100 5 10 0 0 90 0 1
device=DIODE
T 21200 16400 5 10 1 1 180 0 1
refdes=D301
T 20600 15700 5 10 0 0 90 0 1
footprint=SOD123
T 21400 16200 5 10 1 1 180 0 1
value=1N4001
}
C 20700 17000 1 270 0 EMBEDDEDtestpt-1.sym
[
L 21100 16900 21000 16800 3 0 0 0 -1 -1
L 21000 17000 21100 16900 3 0 0 0 -1 -1
L 20900 16900 21000 16800 3 0 0 0 -1 -1
L 21000 17000 20900 16900 3 0 0 0 -1 -1
P 20700 16900 20900 16900 1 0 0
{
T 20700 16900 5 10 0 1 270 0 1
pinlabel=1
T 20700 16900 5 10 0 1 270 0 1
pintype=io
T 20900 16700 5 10 0 0 270 0 1
pinnumber=1
T 20700 16700 5 10 0 0 270 0 1
pinseq=1
}
T 21800 16600 8 10 0 0 270 0 1
numslots=0
T 21400 16600 8 10 0 0 270 0 1
footprint=none
T 21600 16600 8 10 0 0 270 0 1
device=TESTPOINT
T 21100 16900 8 10 0 1 270 0 1
refdes=TP?
]
{
T 21200 16900 5 10 1 1 0 0 1
refdes=J301
T 21600 16600 5 10 0 0 270 0 1
device=TESTPOINT
T 21400 16600 5 10 0 0 270 0 1
footprint=TP
}
C 20300 15200 1 0 0 EMBEDDEDgnd-1.sym
[
L 20380 15210 20420 15210 3 0 0 0 -1 -1
L 20355 15250 20445 15250 3 0 0 0 -1 -1
L 20300 15300 20500 15300 3 0 0 0 -1 -1
P 20400 15300 20400 15500 1 0 1
{
T 20458 15361 5 4 0 1 0 0 1
pintype=pwr
T 20458 15361 5 4 0 1 0 0 1
pinlabel=1
T 20458 15361 5 4 0 0 0 0 1
pinseq=1
T 20458 15361 5 4 0 1 0 0 1
pinnumber=1
}
T 20600 15250 8 10 0 0 0 0 1
net=GND:1
]
N 20400 15700 20400 15500 4
N 20400 16600 20400 16900 4
C 18000 15700 1 0 0 EMBEDDEDBC547-3.sym
[
T 18100 17300 8 10 0 1 0 0 1
author=Karel 'Clock' Kulhavy clock -=[at]=- twibright -=[dot]=- com
T 18100 17100 8 10 0 1 0 0 1
documentation=http://www.semiconductors.philips.com/pip/BC547C.html
T 18100 16900 8 10 0 1 0 0 1
description=BC547 NPN general purpose transistor
T 18900 16400 8 10 0 0 0 0 1
numslots=0
T 18900 16700 8 10 0 1 0 0 1
footprint=TO92
T 18900 16200 8 10 0 1 0 0 1
refdes=Q?
L 18528 15936 18564 15972 3 0 0 0 -1 -1
L 18600 15900 18528 15936 3 0 0 0 -1 -1
L 18600 15900 18564 15972 3 0 0 0 -1 -1
L 18400 16200 18184 16200 3 0 0 0 -1 -1
P 18000 16200 18184 16200 1 0 0
{
T 18100 16250 5 6 1 1 0 0 1
pinnumber=2
T 18068 16247 5 6 0 0 90 0 1
pinseq=2
T 18184 16388 5 10 0 1 90 0 1
pintype=pas
T 18083 16035 5 10 0 1 0 0 1
pinlabel=B
}
L 18400 16400 18400 16000 3 0 0 0 -1 -1
L 18600 16500 18400 16300 3 0 0 0 -1 -1
L 18600 15900 18400 16100 3 0 0 0 -1 -1
T 18900 16000 5 10 0 1 0 0 1
device=BC547
V 18500 16201 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18600 15900 18600 15700 1 0 1
{
T 18500 15750 5 6 1 1 0 0 1
pinnumber=1
T 18654 15750 5 6 0 0 0 0 1
pinseq=1
T 18738 15849 5 10 0 1 0 0 1
pintype=pas
T 18400 15703 5 10 0 1 0 0 1
pinlabel=E
}
P 18600 16700 18600 16500 1 0 0
{
T 18500 16550 5 6 1 1 0 0 1
pinnumber=3
T 18657 16576 5 6 0 0 0 0 1
pinseq=3
T 18454 16743 5 10 0 1 0 0 1
pintype=pas
T 18372 16556 5 10 0 1 0 0 1
pinlabel=C
}
]
{
T 18900 16000 5 10 1 1 0 0 1
device=BC817-25-7-F
T 18900 16200 5 10 1 1 0 0 1
refdes=Q301
T 18900 16700 5 10 0 1 0 0 1
footprint=SOT23-95P-240L1-3N__On-Semi_318-08-Package
}
C 17800 9100 1 0 0 EMBEDDEDshield.sym
[
T 18100 10100 8 10 0 1 0 0 1
refdes=SH?
T 18100 10100 8 10 0 1 0 0 1
device=SHIELD
P 18200 9100 18200 9300 1 0 0
{
T 18200 9100 5 10 0 0 0 0 1
pintype=unknown
T 18150 9205 5 10 1 1 90 6 1
pinnumber=1
T 18200 9100 5 10 0 0 0 0 1
pinseq=0
}
L 17900 10000 17800 9900 3 0 0 0 -1 -1
L 18000 10000 17800 9800 3 0 0 0 -1 -1
L 18100 10000 17800 9700 3 0 0 0 -1 -1
L 18200 10000 17800 9600 3 0 0 0 -1 -1
L 18300 10000 17800 9500 3 0 0 0 -1 -1
L 18400 10000 17800 9400 3 0 0 0 -1 -1
L 18500 10000 17800 9300 3 0 0 0 -1 -1
L 18500 9900 17900 9300 3 0 0 0 -1 -1
L 18500 9800 18000 9300 3 0 0 0 -1 -1
L 18500 9700 18100 9300 3 0 0 0 -1 -1
L 18500 9600 18200 9300 3 0 0 0 -1 -1
L 18500 9500 18300 9300 3 0 0 0 -1 -1
L 18400 9300 18500 9400 3 0 0 0 -1 -1
B 17800 9300 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 18100 10100 5 10 0 1 0 0 1
device=SHIELD
T 18100 10100 5 10 1 1 0 0 1
refdes=SH1
T 17800 9100 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
}
C 18800 9100 1 0 0 EMBEDDEDshield.sym
[
T 19100 10100 8 10 0 1 0 0 1
refdes=SH?
T 19100 10100 8 10 0 1 0 0 1
device=SHIELD
P 19200 9100 19200 9300 1 0 0
{
T 19200 9100 5 10 0 0 0 0 1
pintype=unknown
T 19150 9205 5 10 1 1 90 6 1
pinnumber=1
T 19200 9100 5 10 0 0 0 0 1
pinseq=0
}
L 18900 10000 18800 9900 3 0 0 0 -1 -1
L 19000 10000 18800 9800 3 0 0 0 -1 -1
L 19100 10000 18800 9700 3 0 0 0 -1 -1
L 19200 10000 18800 9600 3 0 0 0 -1 -1
L 19300 10000 18800 9500 3 0 0 0 -1 -1
L 19400 10000 18800 9400 3 0 0 0 -1 -1
L 19500 10000 18800 9300 3 0 0 0 -1 -1
L 19500 9900 18900 9300 3 0 0 0 -1 -1
L 19500 9800 19000 9300 3 0 0 0 -1 -1
L 19500 9700 19100 9300 3 0 0 0 -1 -1
L 19500 9600 19200 9300 3 0 0 0 -1 -1
L 19500 9500 19300 9300 3 0 0 0 -1 -1
L 19400 9300 19500 9400 3 0 0 0 -1 -1
B 18800 9300 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19100 10100 5 10 0 1 0 0 1
device=SHIELD
T 19100 10100 5 10 1 1 0 0 1
refdes=SH2
T 18800 9100 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
}
C 19800 9100 1 0 0 EMBEDDEDshield.sym
[
T 20100 10100 8 10 0 1 0 0 1
refdes=SH?
T 20100 10100 8 10 0 1 0 0 1
device=SHIELD
P 20200 9100 20200 9300 1 0 0
{
T 20200 9100 5 10 0 0 0 0 1
pintype=unknown
T 20150 9205 5 10 1 1 90 6 1
pinnumber=1
T 20200 9100 5 10 0 0 0 0 1
pinseq=0
}
L 19900 10000 19800 9900 3 0 0 0 -1 -1
L 20000 10000 19800 9800 3 0 0 0 -1 -1
L 20100 10000 19800 9700 3 0 0 0 -1 -1
L 20200 10000 19800 9600 3 0 0 0 -1 -1
L 20300 10000 19800 9500 3 0 0 0 -1 -1
L 20400 10000 19800 9400 3 0 0 0 -1 -1
L 20500 10000 19800 9300 3 0 0 0 -1 -1
L 20500 9900 19900 9300 3 0 0 0 -1 -1
L 20500 9800 20000 9300 3 0 0 0 -1 -1
L 20500 9700 20100 9300 3 0 0 0 -1 -1
L 20500 9600 20200 9300 3 0 0 0 -1 -1
L 20500 9500 20300 9300 3 0 0 0 -1 -1
L 20400 9300 20500 9400 3 0 0 0 -1 -1
B 19800 9300 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 20100 10100 5 10 0 1 0 0 1
device=SHIELD
T 20100 10100 5 10 1 1 0 0 1
refdes=SH3
T 19800 9100 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
}
C 17800 7300 1 0 0 EMBEDDEDshield.sym
[
T 18100 8300 8 10 0 1 0 0 1
refdes=SH?
T 18100 8300 8 10 0 1 0 0 1
device=SHIELD
P 18200 7300 18200 7500 1 0 0
{
T 18200 7300 5 10 0 0 0 0 1
pintype=unknown
T 18150 7405 5 10 1 1 90 6 1
pinnumber=1
T 18200 7300 5 10 0 0 0 0 1
pinseq=0
}
L 17900 8200 17800 8100 3 0 0 0 -1 -1
L 18000 8200 17800 8000 3 0 0 0 -1 -1
L 18100 8200 17800 7900 3 0 0 0 -1 -1
L 18200 8200 17800 7800 3 0 0 0 -1 -1
L 18300 8200 17800 7700 3 0 0 0 -1 -1
L 18400 8200 17800 7600 3 0 0 0 -1 -1
L 18500 8200 17800 7500 3 0 0 0 -1 -1
L 18500 8100 17900 7500 3 0 0 0 -1 -1
L 18500 8000 18000 7500 3 0 0 0 -1 -1
L 18500 7900 18100 7500 3 0 0 0 -1 -1
L 18500 7800 18200 7500 3 0 0 0 -1 -1
L 18500 7700 18300 7500 3 0 0 0 -1 -1
L 18400 7500 18500 7600 3 0 0 0 -1 -1
B 17800 7500 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 18100 8300 5 10 0 1 0 0 1
device=SHIELD
T 18100 8300 5 10 1 1 0 0 1
refdes=SH4
T 17800 7300 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
}
C 18800 7300 1 0 0 EMBEDDEDshield.sym
[
T 19100 8300 8 10 0 1 0 0 1
refdes=SH?
T 19100 8300 8 10 0 1 0 0 1
device=SHIELD
P 19200 7300 19200 7500 1 0 0
{
T 19200 7300 5 10 0 0 0 0 1
pintype=unknown
T 19150 7405 5 10 1 1 90 6 1
pinnumber=1
T 19200 7300 5 10 0 0 0 0 1
pinseq=0
}
L 18900 8200 18800 8100 3 0 0 0 -1 -1
L 19000 8200 18800 8000 3 0 0 0 -1 -1
L 19100 8200 18800 7900 3 0 0 0 -1 -1
L 19200 8200 18800 7800 3 0 0 0 -1 -1
L 19300 8200 18800 7700 3 0 0 0 -1 -1
L 19400 8200 18800 7600 3 0 0 0 -1 -1
L 19500 8200 18800 7500 3 0 0 0 -1 -1
L 19500 8100 18900 7500 3 0 0 0 -1 -1
L 19500 8000 19000 7500 3 0 0 0 -1 -1
L 19500 7900 19100 7500 3 0 0 0 -1 -1
L 19500 7800 19200 7500 3 0 0 0 -1 -1
L 19500 7700 19300 7500 3 0 0 0 -1 -1
L 19400 7500 19500 7600 3 0 0 0 -1 -1
B 18800 7500 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19100 8300 5 10 0 1 0 0 1
device=SHIELD
T 19100 8300 5 10 1 1 0 0 1
refdes=SH5
T 19200 7900 5 10 0 1 0 0 1
footprint=SHIELD-650-650_Lairdtech
}
C 17800 5600 1 0 0 EMBEDDEDshield.sym
[
T 18100 6600 8 10 0 1 0 0 1
refdes=SH?
T 18100 6600 8 10 0 1 0 0 1
device=SHIELD
P 18200 5600 18200 5800 1 0 0
{
T 18200 5600 5 10 0 0 0 0 1
pintype=unknown
T 18150 5705 5 10 1 1 90 6 1
pinnumber=1
T 18200 5600 5 10 0 0 0 0 1
pinseq=0
}
L 17900 6500 17800 6400 3 0 0 0 -1 -1
L 18000 6500 17800 6300 3 0 0 0 -1 -1
L 18100 6500 17800 6200 3 0 0 0 -1 -1
L 18200 6500 17800 6100 3 0 0 0 -1 -1
L 18300 6500 17800 6000 3 0 0 0 -1 -1
L 18400 6500 17800 5900 3 0 0 0 -1 -1
L 18500 6500 17800 5800 3 0 0 0 -1 -1
L 18500 6400 17900 5800 3 0 0 0 -1 -1
L 18500 6300 18000 5800 3 0 0 0 -1 -1
L 18500 6200 18100 5800 3 0 0 0 -1 -1
L 18500 6100 18200 5800 3 0 0 0 -1 -1
L 18500 6000 18300 5800 3 0 0 0 -1 -1
L 18400 5800 18500 5900 3 0 0 0 -1 -1
B 17800 5800 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 18100 6600 5 10 0 1 0 0 1
device=SHIELD
T 18100 6600 5 10 1 1 0 0 1
refdes=SH6
T 17800 5600 5 10 0 0 0 0 1
footprint=SHIELD-538-476_Lairdtech
}
C 18100 8800 1 0 0 EMBEDDEDgnd-1.sym
[
T 18400 8850 8 10 0 0 0 0 1
net=GND:1
L 18180 8810 18220 8810 3 0 0 0 -1 -1
L 18155 8850 18245 8850 3 0 0 0 -1 -1
L 18100 8900 18300 8900 3 0 0 0 -1 -1
P 18200 8900 18200 9100 1 0 1
{
T 18258 8961 5 4 0 1 0 0 1
pintype=pwr
T 18258 8961 5 4 0 1 0 0 1
pinlabel=1
T 18258 8961 5 4 0 0 0 0 1
pinseq=1
T 18258 8961 5 4 0 1 0 0 1
pinnumber=1
}
]
C 19100 8800 1 0 0 EMBEDDEDgnd-1.sym
[
T 19400 8850 8 10 0 0 0 0 1
net=GND:1
L 19180 8810 19220 8810 3 0 0 0 -1 -1
L 19155 8850 19245 8850 3 0 0 0 -1 -1
L 19100 8900 19300 8900 3 0 0 0 -1 -1
P 19200 8900 19200 9100 1 0 1
{
T 19258 8961 5 4 0 1 0 0 1
pintype=pwr
T 19258 8961 5 4 0 1 0 0 1
pinlabel=1
T 19258 8961 5 4 0 0 0 0 1
pinseq=1
T 19258 8961 5 4 0 1 0 0 1
pinnumber=1
}
]
C 20100 8800 1 0 0 EMBEDDEDgnd-1.sym
[
T 20400 8850 8 10 0 0 0 0 1
net=GND:1
L 20180 8810 20220 8810 3 0 0 0 -1 -1
L 20155 8850 20245 8850 3 0 0 0 -1 -1
L 20100 8900 20300 8900 3 0 0 0 -1 -1
P 20200 8900 20200 9100 1 0 1
{
T 20258 8961 5 4 0 1 0 0 1
pintype=pwr
T 20258 8961 5 4 0 1 0 0 1
pinlabel=1
T 20258 8961 5 4 0 0 0 0 1
pinseq=1
T 20258 8961 5 4 0 1 0 0 1
pinnumber=1
}
]
C 18100 7000 1 0 0 EMBEDDEDgnd-1.sym
[
T 18400 7050 8 10 0 0 0 0 1
net=GND:1
L 18180 7010 18220 7010 3 0 0 0 -1 -1
L 18155 7050 18245 7050 3 0 0 0 -1 -1
L 18100 7100 18300 7100 3 0 0 0 -1 -1
P 18200 7100 18200 7300 1 0 1
{
T 18258 7161 5 4 0 1 0 0 1
pintype=pwr
T 18258 7161 5 4 0 1 0 0 1
pinlabel=1
T 18258 7161 5 4 0 0 0 0 1
pinseq=1
T 18258 7161 5 4 0 1 0 0 1
pinnumber=1
}
]
C 19100 7000 1 0 0 EMBEDDEDgnd-1.sym
[
T 19400 7050 8 10 0 0 0 0 1
net=GND:1
L 19180 7010 19220 7010 3 0 0 0 -1 -1
L 19155 7050 19245 7050 3 0 0 0 -1 -1
L 19100 7100 19300 7100 3 0 0 0 -1 -1
P 19200 7100 19200 7300 1 0 1
{
T 19258 7161 5 4 0 1 0 0 1
pintype=pwr
T 19258 7161 5 4 0 1 0 0 1
pinlabel=1
T 19258 7161 5 4 0 0 0 0 1
pinseq=1
T 19258 7161 5 4 0 1 0 0 1
pinnumber=1
}
]
C 18100 5300 1 0 0 EMBEDDEDgnd-1.sym
[
T 18400 5350 8 10 0 0 0 0 1
net=GND:1
L 18180 5310 18220 5310 3 0 0 0 -1 -1
L 18155 5350 18245 5350 3 0 0 0 -1 -1
L 18100 5400 18300 5400 3 0 0 0 -1 -1
P 18200 5400 18200 5600 1 0 1
{
T 18258 5461 5 4 0 1 0 0 1
pintype=pwr
T 18258 5461 5 4 0 1 0 0 1
pinlabel=1
T 18258 5461 5 4 0 0 0 0 1
pinseq=1
T 18258 5461 5 4 0 1 0 0 1
pinnumber=1
}
]
C 21000 14200 1 180 0 EMBEDDEDcapacitor-1.sym
[
L 20600 14000 20800 14000 3 0 0 0 -1 -1
L 20300 14000 20500 14000 3 0 0 0 -1 -1
L 20500 13800 20500 14200 3 0 0 0 -1 -1
L 20600 13800 20600 14200 3 0 0 0 -1 -1
P 20100 14000 20300 14000 1 0 0
{
T 20300 14000 5 8 0 1 180 8 1
pintype=pas
T 20300 14000 9 8 0 1 180 6 1
pinlabel=2
T 20250 14050 5 8 0 1 180 2 1
pinseq=2
T 20250 13950 5 8 0 1 180 0 1
pinnumber=2
}
P 21000 14000 20800 14000 1 0 0
{
T 20800 14000 5 8 0 1 180 2 1
pintype=pas
T 20800 14000 9 8 0 1 180 0 1
pinlabel=1
T 20850 14050 5 8 0 1 180 8 1
pinseq=1
T 20850 13950 5 8 0 1 180 6 1
pinnumber=1
}
T 20800 13300 5 10 0 0 180 0 1
symversion=0.1
T 20800 13100 5 10 0 0 180 0 1
numslots=0
T 20800 12900 5 10 0 0 180 0 1
description=capacitor
T 20800 13700 8 10 0 1 180 0 1
refdes=C?
T 20800 13500 5 10 0 0 180 0 1
device=CAPACITOR
]
{
T 20800 13500 5 10 0 0 180 0 1
device=CAPACITOR
T 20800 13300 5 10 0 0 180 0 1
symversion=0.1
T 20400 14500 5 10 1 1 0 0 1
refdes=C319
T 20400 14300 5 10 1 1 0 0 1
value=1nf
T 21000 14200 5 10 0 0 90 0 1
footprint=my_0402_sm
}
N 20100 12200 19700 12200 4
N 21000 14000 21200 14000 4
C 21000 12400 1 180 0 EMBEDDEDcapacitor-1.sym
[
L 20600 12200 20800 12200 3 0 0 0 -1 -1
L 20300 12200 20500 12200 3 0 0 0 -1 -1
L 20500 12000 20500 12400 3 0 0 0 -1 -1
L 20600 12000 20600 12400 3 0 0 0 -1 -1
P 20100 12200 20300 12200 1 0 0
{
T 20300 12200 5 8 0 1 180 8 1
pintype=pas
T 20300 12200 9 8 0 1 180 6 1
pinlabel=2
T 20250 12250 5 8 0 1 180 2 1
pinseq=2
T 20250 12150 5 8 0 1 180 0 1
pinnumber=2
}
P 21000 12200 20800 12200 1 0 0
{
T 20800 12200 5 8 0 1 180 2 1
pintype=pas
T 20800 12200 9 8 0 1 180 0 1
pinlabel=1
T 20850 12250 5 8 0 1 180 8 1
pinseq=1
T 20850 12150 5 8 0 1 180 6 1
pinnumber=1
}
T 20800 11500 5 10 0 0 180 0 1
symversion=0.1
T 20800 11300 5 10 0 0 180 0 1
numslots=0
T 20800 11100 5 10 0 0 180 0 1
description=capacitor
T 20800 11900 8 10 0 1 180 0 1
refdes=C?
T 20800 11700 5 10 0 0 180 0 1
device=CAPACITOR
]
{
T 20800 11700 5 10 0 0 180 0 1
device=CAPACITOR
T 20800 11500 5 10 0 0 180 0 1
symversion=0.1
T 20400 12700 5 10 1 1 0 0 1
refdes=C320
T 20400 12500 5 10 1 1 0 0 1
value=1nf
T 21000 12400 5 10 0 0 90 0 1
footprint=my_0402_sm
}
N 21000 12200 21200 12200 4
C 6500 9500 1 180 0 EMBEDDEDcapacitor-1.sym
[
L 6100 9300 6300 9300 3 0 0 0 -1 -1
L 5800 9300 6000 9300 3 0 0 0 -1 -1
L 6000 9100 6000 9500 3 0 0 0 -1 -1
L 6100 9100 6100 9500 3 0 0 0 -1 -1
P 5600 9300 5800 9300 1 0 0
{
T 5800 9300 5 8 0 1 180 8 1
pintype=pas
T 5800 9300 9 8 0 1 180 6 1
pinlabel=2
T 5750 9350 5 8 0 1 180 2 1
pinseq=2
T 5750 9250 5 8 0 1 180 0 1
pinnumber=2
}
P 6500 9300 6300 9300 1 0 0
{
T 6300 9300 5 8 0 1 180 2 1
pintype=pas
T 6300 9300 9 8 0 1 180 0 1
pinlabel=1
T 6350 9350 5 8 0 1 180 8 1
pinseq=1
T 6350 9250 5 8 0 1 180 6 1
pinnumber=1
}
T 6300 8600 5 10 0 0 180 0 1
symversion=0.1
T 6300 8400 5 10 0 0 180 0 1
numslots=0
T 6300 8200 5 10 0 0 180 0 1
description=capacitor
T 6300 9000 8 10 0 1 180 0 1
refdes=C?
T 6300 8800 5 10 0 0 180 0 1
device=CAPACITOR
]
{
T 6300 8800 5 10 0 0 180 0 1
device=CAPACITOR
T 6300 8600 5 10 0 0 180 0 1
symversion=0.1
T 6200 9400 5 10 1 1 0 0 1
refdes=C322
T 6200 9100 5 10 1 1 0 0 1
value=1nf
T 6500 9500 5 10 0 0 90 0 1
footprint=my_0402_sm
}
C 6500 17500 1 180 0 EMBEDDEDcapacitor-1.sym
[
L 6100 17300 6300 17300 3 0 0 0 -1 -1
L 5800 17300 6000 17300 3 0 0 0 -1 -1
L 6000 17100 6000 17500 3 0 0 0 -1 -1
L 6100 17100 6100 17500 3 0 0 0 -1 -1
P 5600 17300 5800 17300 1 0 0
{
T 5800 17300 5 8 0 1 180 8 1
pintype=pas
T 5800 17300 9 8 0 1 180 6 1
pinlabel=2
T 5750 17350 5 8 0 1 180 2 1
pinseq=2
T 5750 17250 5 8 0 1 180 0 1
pinnumber=2
}
P 6500 17300 6300 17300 1 0 0
{
T 6300 17300 5 8 0 1 180 2 1
pintype=pas
T 6300 17300 9 8 0 1 180 0 1
pinlabel=1
T 6350 17350 5 8 0 1 180 8 1
pinseq=1
T 6350 17250 5 8 0 1 180 6 1
pinnumber=1
}
T 6300 16600 5 10 0 0 180 0 1
symversion=0.1
T 6300 16400 5 10 0 0 180 0 1
numslots=0
T 6300 16200 5 10 0 0 180 0 1
description=capacitor
T 6300 17000 8 10 0 1 180 0 1
refdes=C?
T 6300 16800 5 10 0 0 180 0 1
device=CAPACITOR
]
{
T 6300 16800 5 10 0 0 180 0 1
device=CAPACITOR
T 6300 16600 5 10 0 0 180 0 1
symversion=0.1
T 6200 17400 5 10 1 1 0 0 1
refdes=C321
T 6200 17100 5 10 1 1 0 0 1
value=1nf
T 6500 17500 5 10 0 0 90 0 1
footprint=my_0402_sm
}
N 5600 9300 4800 9300 4
N 6500 17300 8200 17300 4
