  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                         Message Text                                           |
--------------------------------------------------------------------------------------------------------------------------------
| CDFG-331    |Warning |    1 |Detected a logic abstract.                                                                      |
|             |        |      |A logic abstract is an unresolved reference with defined port names and directions. It is       |
|             |        |      | inferred from an empty Verilog or VHDL design, or when the 'black_box' pragma or 'blackbox'    |
|             |        |      | hdl_arch attribute is specified. Use 'set_db init_blackbox_for_undefined false' (in CUI mode)  |
|             |        |      | or 'set_attribute init_blackbox_for_undefined false /' (in legacy mode)                        |
|             |        |      | to treat an empty module as a defined module.                                                  |
| CDFG-360    |Warning |    1 |Referenced signal not in sensitivity list.  This may cause simulation mismatches between the    |
|             |        |      | original and synthesized designs.                                                              |
| CDFG-500    |Info    |    3 |Unused module input port.                                                                       |
|             |        |      |The value of the input port is not used within the design.                                      |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                           |
| CDFG2G-608  |Warning |    1 |Accessed non-constant signal during asynchronous set or reset operation.                        |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.              |
| CFM-1       |Info    |    1 |Wrote dofile.                                                                                   |
| CFM-5       |Info    |    1 |Wrote formal verification information.                                                          |
| DPOPT-5     |Info    |    1 |Skipping datapath optimization.                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                             |
| ELAB-2      |Info    |    3 |Elaborating Subdesign.                                                                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                        |
| ELABUTL-132 |Info    |    1 |Unused instance port.                                                                           |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.                                             |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections   |
|             |        |      | so a hierarchical instance does not drive any primary outputs anymore. To see the list of      |
|             |        |      | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the    |
|             |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list.   |
|             |        |      | To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to      |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.                                            |
| LBR-103     |Warning |   20 |The clock gating integrated cell is not usable.                                                 |
|             |        |      |The 'clock_gating_integrated_cell' attribute and state table or latch group definition for the  |
|             |        |      | clock gating integrated cell is not matching.                                                  |
| LBR-155     |Info    |    6 |Mismatch in unateness between 'timing_sense' attribute and the function.                        |
|             |        |      |The 'timing_sense' attribute will be respected.                                                 |
| LBR-162     |Info    |   17 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                         |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                        |
| LBR-412     |Info    |    5 |Created nominal operating condition.                                                            |
|             |        |      |The nominal operating condition represents either the nominal PVT values if specified in the    |
|             |        |      | library source, or the default PVT values (1.0, 1.0, 1.0).                                     |
| LBR-43      |Warning |   10 |Libcell has no area attribute.  Defaulting to 0 area.                                           |
|             |        |      |Specify a valid area value for the libcell.                                                     |
| LBR-518     |Info    |   10 |Missing a function attribute in the output pin definition.                                      |
| LBR-526     |Warning |   10 |Missing sequential block in the sequential cell.                                                |
| PHYS-12     |Warning |    2 |The variant range of wire parameters is too large.                                              |
|             |        |      |Check the consistency of the parameters.                                                        |
| PHYS-129    |Info    |    9 |Via with no resistance will have a value of '0.0' assigned.                                     |
| PHYS-13     |Warning |    1 |The value of the wire parameter is too big.                                                     |
|             |        |      |Check the consistency of the specified wire parameter.                                          |
| PHYS-14     |Warning |    5 |The value of the wire parameter is too small.                                                   |
|             |        |      |Check the consistency of the specified wire parameter.                                          |
| PHYS-15     |Warning |   30 |Missing wire parameter.                                                                         |
|             |        |      |Check the wire parameter in LEF technology files.                                               |
| PHYS-25     |Warning |    4 |Minimum width of layer in LEF does not match minimum width of layer in cap table.               |
| PHYS-752    |Info    |    2 |Partition Based Synthesis execution skipped.                                                    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                   |
| SYNTH-2     |Info    |    1 |Done synthesizing.                                                                              |
| SYNTH-4     |Info    |    1 |Mapping.                                                                                        |
| SYNTH-5     |Info    |    1 |Done mapping.                                                                                   |
| SYNTH-7     |Info    |    1 |Incrementally optimizing.                                                                       |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                  |
| TIM-11      |Warning |    1 |Possible timing problems have been detected in this design.                                     |
|             |        |      |Use 'report timing -lint' for more information.                                                 |
| TIM-20      |Warning |    1 |A combinational loop has been found.                                                            |
|             |        |      |You can set case constants or disable cell arcs to break a combinational loop.  For detailed    |
|             |        |      | information see the 'Timing Analysis Guide'.                                                   |
| VLOGPT-43   |Warning |    5 |Implicit net declaration not allowed with `default_nettype none.                                |
|             |        |      |When `default_nettype is none, each input and inout port declaration requires a corresponding   |
|             |        |      | net type.                                                                                      |
| VRO-14      |Warning |    1 |Detected a logic abstract in the design.                                                        |
|             |        |      |A logic abstract is an unresolved reference with defined port names and directions. By default, |
|             |        |      | such modules are written in the netlist. Use '::legacy::set_attribute                          |
|             |        |      | write_vlog_empty_module_for_logic_abstract false /' to prevent writing empty modules in the    |
|             |        |      | netlist for a logic abstract.                                                                  |
--------------------------------------------------------------------------------------------------------------------------------
