
---------- Begin Simulation Statistics ----------
final_tick                                30369441250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    739                       # Simulator instruction rate (inst/s)
host_mem_usage                               11280684                       # Number of bytes of host memory used
host_op_rate                                      758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28893.28                       # Real time elapsed on the host
host_tick_rate                                 704165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21363725                       # Number of instructions simulated
sim_ops                                      21886917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020346                       # Number of seconds simulated
sim_ticks                                 20345623125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.377464                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  742435                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               762430                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1035                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5273                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            753252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6258                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1120                       # Number of indirect misses.
system.cpu.branchPred.lookups                  802453                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15535                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1096                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4752967                       # Number of instructions committed
system.cpu.committedOps                       4830805                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.385755                       # CPI: cycles per instruction
system.cpu.discardedOps                         14204                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2408925                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            154695                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1469900                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5035260                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295355                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1035                       # number of quiesce instructions executed
system.cpu.numCycles                         16092381                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1035                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3149834     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2284      0.05%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 173233      3.59%     68.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1505454     31.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4830805                       # Class of committed instruction
system.cpu.quiesceCycles                     16460616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11057121                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1385652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471051                       # Transaction distribution
system.membus.trans_dist::ReadResp             472275                       # Transaction distribution
system.membus.trans_dist::WriteReq             230544                       # Transaction distribution
system.membus.trans_dist::WriteResp            230544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              682                       # Transaction distribution
system.membus.trans_dist::ReadExReq               479                       # Transaction distribution
system.membus.trans_dist::ReadExResp              480                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1043                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       691200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        691200                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1386809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1407758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2790539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       183562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44431946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2086044                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005227                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2085987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      57      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2086044                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3463489985                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21208375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              476593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4003625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20135995                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2823400435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             905750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       948357                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       948357                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2781450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14850                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     44259570                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4767207250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.4                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          683                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3856575031                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2275461000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       221184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       840033                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       840033    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       840033                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1876169875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2571264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     56623104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30081024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     53673984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       442368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11059200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       940032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6838272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2087295520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    695765173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2783060693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1159608622                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1478500993                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2638109616                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3246904142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2174266167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5421170309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           57                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       569361                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       179301                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         748662                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       569361                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       569361                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       569361                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       179301                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        748662                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30081024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30174848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        55040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     14155776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14210816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       470016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       221184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             222044                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1478500993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4611508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1483112501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2705250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    695765173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698470423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2705250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2174266167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4611508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2181582925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    690814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560134250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              848040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     222044                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   222044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15154432110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27520124610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32169.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58419.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       339                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439212                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  206475                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               222044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    679                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.115308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.296556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.199319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1402      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1261      2.66%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          717      1.51%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          646      1.36%      8.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          774      1.63%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          656      1.38%     11.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          625      1.32%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          872      1.84%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40485     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2039.372294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.548438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14      6.06%      6.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           95     41.13%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           98     42.42%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           24     10.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     961.255411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    786.261422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.435989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15      6.49%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      9.96%     16.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          193     83.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30148736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14211200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30174784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14210816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1481.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1483.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20345356875                       # Total gap between requests
system.mem_ctrls.avgGap                      29336.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30056320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     14154688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1477286776.391126155853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4542303.739345412701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2777599.862771467771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 695711697.451389789581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       470016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       221184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27456972855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     63151755                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57271260125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 353423831875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58417.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43107.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66594488.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1597872.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10663291955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1100610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8581987295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9940386.594203                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2274834.859005                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1035    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5611125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11950250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20081141125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10288300125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2521881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2521881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2521881                       # number of overall hits
system.cpu.icache.overall_hits::total         2521881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2522062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2522062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2522062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2522062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.850829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.850829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7583625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7583625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7583625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7583625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41898.480663                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41898.480663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41898.480663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41898.480663                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2521881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2521881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2522062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2522062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7583625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7583625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41898.480663                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41898.480663                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           308.272647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2261673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          119035.421053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   308.272647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.602095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.602095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5044305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5044305                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       285187                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           285187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       285187                       # number of overall hits
system.cpu.dcache.overall_hits::total          285187                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1926                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1926                       # number of overall misses
system.cpu.dcache.overall_misses::total          1926                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    144453250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    144453250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    144453250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    144453250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       287113                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       287113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006708                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006708                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75001.687435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75001.687435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75001.687435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75001.687435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          860                       # number of writebacks
system.cpu.dcache.writebacks::total               860                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          404                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    113437250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113437250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    113437250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113437250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22501625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22501625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005301                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74531.701708                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74531.701708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74531.701708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74531.701708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.658490                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.658490                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1523                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     82986750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     82986750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       173707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79413.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79413.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     81432625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81432625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22501625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22501625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78075.383509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78075.383509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.700483                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.700483                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69769.012486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69769.012486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32004625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32004625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66815.501044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66815.501044                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7168809750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7168809750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10371.541884                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10371.541884                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       208888                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       208888                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       482312                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       482312                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6988930985                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6988930985                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14490.477087                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14490.477087                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              112321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.749836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6679575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6679575                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30369441250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                30369587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    739                       # Simulator instruction rate (inst/s)
host_mem_usage                               11280684                       # Number of bytes of host memory used
host_op_rate                                      758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28893.37                       # Real time elapsed on the host
host_tick_rate                                 704167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21363734                       # Number of instructions simulated
sim_ops                                      21886932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020346                       # Number of seconds simulated
sim_ticks                                 20345769375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.376701                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  742436                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               762437                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1036                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5275                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            753252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6258                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1120                       # Number of indirect misses.
system.cpu.branchPred.lookups                  802462                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15537                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1096                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4752976                       # Number of instructions committed
system.cpu.committedOps                       4830820                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.385798                       # CPI: cycles per instruction
system.cpu.discardedOps                         14211                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2408946                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            154695                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1469901                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5035446                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295351                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1035                       # number of quiesce instructions executed
system.cpu.numCycles                         16092615                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1035                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3149842     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2284      0.05%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 173239      3.59%     68.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1505454     31.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4830820                       # Class of committed instruction
system.cpu.quiesceCycles                     16460616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11057169                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1385656                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471051                       # Transaction distribution
system.membus.trans_dist::ReadResp             472277                       # Transaction distribution
system.membus.trans_dist::WriteReq             230544                       # Transaction distribution
system.membus.trans_dist::WriteResp            230544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          861                       # Transaction distribution
system.membus.trans_dist::CleanEvict              683                       # Transaction distribution
system.membus.trans_dist::ReadExReq               479                       # Transaction distribution
system.membus.trans_dist::ReadExResp              480                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1045                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       691200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        691200                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1386815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1407764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2790545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       149056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       183754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44432138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2086046                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005227                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2085989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      57      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2086046                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3463499985                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21208375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              476593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4003625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20147495                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2823400435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             905750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       948357                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       948357                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2781450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14850                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     44259570                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4767207250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.4                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          683                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3856575031                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2275461000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       221184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       840033                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       840033    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       840033                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1876169875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2571264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     56623104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30081024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     53673984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       442368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11059200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       940032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6838272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2087280516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    695760172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2783040688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1159600287                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1478490366                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2638090652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3246880803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2174250538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5421131340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           57                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       569357                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       179300                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         748657                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       569357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       569357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       569357                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       179300                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        748657                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30081024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30174976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        55104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     14155776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14210880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       470016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       221184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             222045                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1478490366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4617766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1483108131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2708376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    695760172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698468548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2708376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2174250538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4617766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2181576680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    690814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560134250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              848045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     222045                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   222045                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15154432110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27520177110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32169.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58419.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       339                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439214                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  206475                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471483                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               222045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    679                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.115308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.296556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.199319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1402      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1261      2.66%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          717      1.51%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          646      1.36%      8.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          774      1.63%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          656      1.38%     11.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          625      1.32%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          872      1.84%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40485     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2039.372294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.548438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14      6.06%      6.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           95     41.13%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           98     42.42%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           24     10.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     961.255411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    786.261422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.435989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15      6.49%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      9.96%     16.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          193     83.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30148864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14211200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30174912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14210880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1481.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1483.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20345798125                       # Total gap between requests
system.mem_ctrls.avgGap                      29336.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30056320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     14154688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1477276157.319069147110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4548562.322431220673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2777579.896754334681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 695706696.518081426620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       470016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          861                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       221184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27456972855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     63204255                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57271260125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 353423831875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58417.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43084.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66517143.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1597872.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10663291955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1100610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8582133545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9940386.594203                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2274834.859005                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1035    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5611125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11950250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20081287375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10288300125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2521892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2521892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2521892                       # number of overall hits
system.cpu.icache.overall_hits::total         2521892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2522073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2522073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2522073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2522073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.850829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.850829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7583625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7583625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7583625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7583625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41898.480663                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41898.480663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41898.480663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41898.480663                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2521892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2521892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2522073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2522073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7583625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7583625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41898.480663                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41898.480663                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           308.272674                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6908918                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20872.864048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   308.272674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.602095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.602095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5044327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5044327                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       285191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           285191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       285191                       # number of overall hits
system.cpu.dcache.overall_hits::total          285191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1928                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1928                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1928                       # number of overall misses
system.cpu.dcache.overall_misses::total          1928                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    144574500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    144574500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    144574500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    144574500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       287119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       287119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287119                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006715                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74986.773859                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74986.773859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74986.773859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74986.773859                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          861                       # number of writebacks
system.cpu.dcache.writebacks::total               861                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          404                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    113555125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113555125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    113555125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113555125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22501625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22501625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005308                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74511.236877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74511.236877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74511.236877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74511.236877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.658490                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.658490                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     83108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     83108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       173713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79377.268386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79377.268386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     81550500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81550500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22501625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22501625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78038.755981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78038.755981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.700483                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.700483                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69769.012486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69769.012486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32004625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32004625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66815.501044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66815.501044                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7168809750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7168809750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10371.541884                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10371.541884                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       208888                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       208888                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       482312                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       482312                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6988930985                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6988930985                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14490.477087                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14490.477087                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              290018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.375061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6679601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6679601                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30369587500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
