Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: musicfan.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "musicfan.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "musicfan"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : musicfan
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\LogicLAB\Final\ipcore_dir\ROM.v" into library work
Parsing module <ROM>.
Analyzing Verilog file "D:\LogicLAB\Final\serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "D:\LogicLAB\Final\rom_ctrl.v" into library work
Parsing module <rom_ctrl>.
Analyzing Verilog file "D:\LogicLAB\Final\LCDctl.v" into library work
Parsing module <LCDctl>.
Analyzing Verilog file "D:\LogicLAB\Final\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\LogicLAB\Final\speaker_control.v" into library work
Parsing module <speaker_control>.
Analyzing Verilog file "D:\LogicLAB\Final\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "D:\LogicLAB\Final\music_player.v" into library work
Parsing verilog file "parameters.v" included at line 21.
Parsing module <music_player>.
Analyzing Verilog file "D:\LogicLAB\Final\lcd_display.v" into library work
Parsing module <lcd_display>.
Analyzing Verilog file "D:\LogicLAB\Final\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "D:\LogicLAB\Final\fan_speed.v" into library work
Parsing module <fan_speed>.
Analyzing Verilog file "D:\LogicLAB\Final\fan_direction.v" into library work
Parsing module <fan_direction>.
Analyzing Verilog file "D:\LogicLAB\Final\debounce_circuit.v" into library work
Parsing module <debounce_circuit>.
Analyzing Verilog file "D:\LogicLAB\Final\buzzer.v" into library work
Parsing module <buzzer_control>.
Analyzing Verilog file "D:\LogicLAB\Final\musicfan.v" into library work
Parsing module <musicfan>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <musicfan>.

Elaborating module <clk_div(counter_width=5,half_cycle=20)>.

Elaborating module <clk_div(counter_width=22,half_cycle=4000000)>.

Elaborating module <fan_direction>.

Elaborating module <fan_speed>.

Elaborating module <lcd_display>.

Elaborating module <LCDctl>.

Elaborating module <rom_ctrl>.

Elaborating module <ROM>.
WARNING:HDLCompiler:1499 - "D:\LogicLAB\Final\ipcore_dir\ROM.v" Line 39: Empty module <ROM> remains a black box.

Elaborating module <clk_div(half_cycle=400,counter_width=9)>.

Elaborating module <clk_div(counter_width=4,half_cycle=15)>.

Elaborating module <debounce_circuit>.

Elaborating module <one_pulse>.

Elaborating module <fsm>.

Elaborating module <clk_div(counter_width=22,half_cycle=2500000)>.

Elaborating module <music_player>.

Elaborating module <buzzer_control>.

Elaborating module <speaker_control>.

Elaborating module <serializer>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <musicfan>.
    Related source file is "D:\LogicLAB\Final\musicfan.v".
    Summary:
	no macro.
Unit <musicfan> synthesized.

Synthesizing Unit <clk_div_1>.
    Related source file is "D:\LogicLAB\Final\clk_div.v".
        counter_width = 5
        half_cycle = 20
    Found 5-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 5-bit adder for signal <count[4]_GND_2_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_1> synthesized.

Synthesizing Unit <clk_div_2>.
    Related source file is "D:\LogicLAB\Final\clk_div.v".
        counter_width = 22
        half_cycle = 4000000
    Found 22-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 22-bit adder for signal <count[21]_GND_3_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_2> synthesized.

Synthesizing Unit <fan_direction>.
    Related source file is "D:\LogicLAB\Final\fan_direction.v".
    Found 15-bit register for signal <cnt>.
    Found 11-bit register for signal <direct>.
    Found 1-bit register for signal <turn_back>.
    Found 11-bit subtractor for signal <direct[10]_GND_4_o_sub_4_OUT> created at line 40.
    Found 11-bit adder for signal <direct[10]_GND_4_o_add_4_OUT> created at line 42.
    Found 15-bit adder for signal <cnt[14]_GND_4_o_add_7_OUT> created at line 52.
    Found 15-bit comparator lessequal for signal <n0000> created at line 30
    Found 11-bit comparator greater for signal <n0002> created at line 33
    Found 11-bit comparator greater for signal <n0004> created at line 34
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fan_direction> synthesized.

Synthesizing Unit <fan_speed>.
    Related source file is "D:\LogicLAB\Final\fan_speed.v".
    Found 11-bit register for signal <cnt>.
    Found 11-bit adder for signal <cnt[10]_GND_6_o_add_3_OUT> created at line 47.
    Found 11-bit comparator lessequal for signal <n0000> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fan_speed> synthesized.

Synthesizing Unit <lcd_display>.
    Related source file is "D:\LogicLAB\Final\lcd_display.v".
    Summary:
	no macro.
Unit <lcd_display> synthesized.

Synthesizing Unit <LCDctl>.
    Related source file is "D:\LogicLAB\Final\LCDctl.v".
    Found 7-bit register for signal <counter_y>.
    Found 7-bit register for signal <idle_counter>.
    Found 4-bit register for signal <counter_page>.
    Found 8-bit register for signal <lcd_data>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <data_request>.
    Found 1-bit register for signal <lcd_di>.
    Found 1-bit register for signal <lcd_en>.
    Found 1-bit register for signal <left_right_image>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <idle_counter[6]_GND_8_o_add_39_OUT> created at line 157.
    Found 7-bit adder for signal <counter_y[6]_GND_8_o_add_51_OUT> created at line 176.
    Found 4-bit adder for signal <counter_page[3]_GND_8_o_add_52_OUT> created at line 177.
    Found 1-bit adder for signal <left_right_image_PWR_8_o_add_55_OUT<0>> created at line 184.
    Found 4x2-bit Read Only RAM for signal <speed_image>
    Found 4-bit comparator greater for signal <n0008> created at line 132
    Found 7-bit comparator greater for signal <n0038> created at line 149
    Found 7-bit comparator greater for signal <counter_y[6]_GND_8_o_LessThan_49_o> created at line 170
    WARNING:Xst:2404 -  FFs/Latches <lcd_rw<0:0>> (without init value) have a constant value of 0 in block <LCDctl>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCDctl> synthesized.

Synthesizing Unit <rom_ctrl>.
    Related source file is "D:\LogicLAB\Final\rom_ctrl.v".
    Found 6-bit register for signal <counter_byte>.
    Found 512-bit register for signal <mem>.
    Found 8-bit register for signal <data>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <counter_word>.
    Found 1-bit register for signal <data_ack>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_531_OUT> created at line 98.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_533_OUT> created at line 99.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_535_OUT> created at line 100.
    Found 7-bit subtractor for signal <GND_9_o_GND_9_o_sub_537_OUT> created at line 101.
    Found 4-bit adder for signal <counter_word[3]_GND_9_o_add_3_OUT> created at line 78.
    Found 6-bit adder for signal <counter_byte[5]_GND_9_o_add_521_OUT> created at line 93.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_5_OUT<3:0>> created at line 79.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_523_OUT<8:0>> created at line 94.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_525_OUT<8:0>> created at line 95.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_527_OUT<8:0>> created at line 96.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_529_OUT<8:0>> created at line 97.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_523_o> created at line 94.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_525_o> created at line 95.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_527_o> created at line 96.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_529_o> created at line 97.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_531_o> created at line 98.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_533_o> created at line 99.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_535_o> created at line 100.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_mem[511]_Mux_537_o> created at line 101.
    Found 9-bit 3-to-1 multiplexer for signal <addr_rom> created at line 63.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 531 D-type flip-flop(s).
	inferred 528 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rom_ctrl> synthesized.

Synthesizing Unit <clk_div_3>.
    Related source file is "D:\LogicLAB\Final\clk_div.v".
        counter_width = 9
        half_cycle = 400
    Found 9-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 9-bit adder for signal <count[8]_GND_11_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_3> synthesized.

Synthesizing Unit <clk_div_4>.
    Related source file is "D:\LogicLAB\Final\clk_div.v".
        counter_width = 4
        half_cycle = 15
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 4-bit adder for signal <count[3]_GND_12_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_4> synthesized.

Synthesizing Unit <debounce_circuit>.
    Related source file is "D:\LogicLAB\Final\debounce_circuit.v".
    Found 4-bit register for signal <debounce_tmp>.
    Found 1-bit register for signal <debounce_out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "D:\LogicLAB\Final\one_pulse.v".
    Found 1-bit register for signal <in_trig_tmp>.
    Found 1-bit register for signal <one_pulse_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "D:\LogicLAB\Final\fsm.v".
    Found 1-bit register for signal <state_now>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <clk_div_5>.
    Related source file is "D:\LogicLAB\Final\clk_div.v".
        counter_width = 22
        half_cycle = 2500000
    Found 22-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 22-bit adder for signal <count[21]_GND_16_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_5> synthesized.

Synthesizing Unit <music_player>.
    Related source file is "D:\LogicLAB\Final\music_player.v".
    Found 10-bit register for signal <cnt>.
    Found 3-bit register for signal <song>.
    Found 10-bit adder for signal <cnt[9]_GND_17_o_add_1140_OUT> created at line 1825.
    Found 1024x20-bit Read Only RAM for signal <cnt[9]_GND_17_o_wide_mux_1_OUT>
    Found 512x20-bit Read Only RAM for signal <_n1387>
    Found 256x80-bit Read Only RAM for signal <_n2832>
    Found 20-bit 7-to-1 multiplexer for signal <song[2]_GND_17_o_wide_mux_1118_OUT> created at line 38.
    Found 10-bit 7-to-1 multiplexer for signal <song[2]_GND_17_o_wide_mux_1142_OUT> created at line 1807.
    Found 3-bit comparator equal for signal <n0295> created at line 1802
    Found 10-bit comparator lessequal for signal <n0297> created at line 1809
    Found 10-bit comparator lessequal for signal <n0300> created at line 1815
    Found 10-bit comparator lessequal for signal <n0303> created at line 1818
    Found 10-bit comparator lessequal for signal <n0306> created at line 1821
    Found 10-bit comparator lessequal for signal <n0309> created at line 1824
    Summary:
	inferred   3 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <music_player> synthesized.

Synthesizing Unit <buzzer_control>.
    Related source file is "D:\LogicLAB\Final\buzzer.v".
    Found 20-bit register for signal <clk_cnt>.
    Found 1-bit register for signal <b_clk>.
    Found 20-bit adder for signal <clk_cnt[19]_GND_18_o_add_2_OUT> created at line 27.
    Found 20-bit comparator equal for signal <clk_cnt[19]_note_div[19]_equal_2_o> created at line 22
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <buzzer_control> synthesized.

Synthesizing Unit <speaker_control>.
    Related source file is "D:\LogicLAB\Final\speaker_control.v".
    Found 8-bit register for signal <clock>.
    Found 8-bit adder for signal <clock_tmp> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <speaker_control> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "D:\LogicLAB\Final\serializer.v".
    Found 4-bit register for signal <out_cnt>.
    Found 1-bit register for signal <out>.
    Found 4-bit adder for signal <out_cnt_tmp> created at line 11.
    Found 1-bit 16-to-1 multiplexer for signal <out_tmp> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x20-bit single-port Read Only RAM                 : 1
 256x80-bit single-port Read Only RAM                  : 1
 4x2-bit single-port Read Only RAM                     : 1
 512x20-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 27
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 11-bit addsub                                         : 1
 15-bit adder                                          : 1
 20-bit adder                                          : 1
 22-bit adder                                          : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 6
# Registers                                            : 39
 1-bit register                                        : 17
 10-bit register                                       : 1
 11-bit register                                       : 2
 15-bit register                                       : 1
 20-bit register                                       : 1
 22-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 5
 5-bit register                                        : 1
 512-bit register                                      : 1
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 14
 10-bit comparator lessequal                           : 5
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 20-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 584
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 7-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 8
 20-bit 7-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 3
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 449
 7-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 3
 9-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM.ngc>.
Loading core <ROM> for timing and area information for instance <R1>.

Synthesizing (advanced) Unit <LCDctl>.
The following registers are absorbed into counter <idle_counter>: 1 register on signal <idle_counter>.
The following registers are absorbed into counter <left_right_image>: 1 register on signal <left_right_image>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_speed_image> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <speed>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <speed_image>   |          |
    -----------------------------------------------------------------------
Unit <LCDctl> synthesized (advanced).

Synthesizing (advanced) Unit <buzzer_control>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <buzzer_control> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div_1> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div_2> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div_3> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div_4> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_5>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div_5> synthesized (advanced).

Synthesizing (advanced) Unit <fan_direction>.
The following registers are absorbed into accumulator <direct>: 1 register on signal <direct>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <fan_direction> synthesized (advanced).

Synthesizing (advanced) Unit <fan_speed>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <fan_speed> synthesized (advanced).

Synthesizing (advanced) Unit <music_player>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt[9]_GND_17_o_wide_mux_1_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 20-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1387> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 20-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt<8:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2832> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 80-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt<7:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <music_player> synthesized (advanced).

Synthesizing (advanced) Unit <rom_ctrl>.
The following registers are absorbed into counter <counter_word>: 1 register on signal <counter_word>.
The following registers are absorbed into counter <counter_byte>: 1 register on signal <counter_byte>.
Unit <rom_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <out_cnt>: 1 register on signal <out_cnt>.
Unit <serializer> synthesized (advanced).

Synthesizing (advanced) Unit <speaker_control>.
The following registers are absorbed into counter <clock>: 1 register on signal <clock>.
Unit <speaker_control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x20-bit single-port distributed Read Only RAM     : 1
 256x80-bit single-port distributed Read Only RAM      : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 512x20-bit single-port distributed Read Only RAM      : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Counters                                             : 14
 1-bit up counter                                      : 1
 11-bit up counter                                     : 1
 15-bit up counter                                     : 1
 20-bit up counter                                     : 1
 22-bit up counter                                     : 2
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit updown accumulator                             : 1
# Registers                                            : 572
 Flip-Flops                                            : 572
# Comparators                                          : 14
 10-bit comparator lessequal                           : 5
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 20-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 573
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 7-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 7
 20-bit 7-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 449
 7-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 2
 9-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LCD_DISPLAY/U_LCDctl/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LCD_DISPLAY/U_romctrl/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <musicfan> ...

Optimizing unit <music_player> ...

Optimizing unit <fan_speed> ...

Optimizing unit <LCDctl> ...

Optimizing unit <rom_ctrl> ...

Optimizing unit <debounce_circuit> ...

Optimizing unit <fan_direction> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block musicfan, actual ratio is 22.
FlipFlop SONG_CTL/cnt_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 727
 Flip-Flops                                            : 727

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : musicfan.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2139
#      GND                         : 2
#      INV                         : 21
#      LUT1                        : 63
#      LUT2                        : 86
#      LUT3                        : 60
#      LUT4                        : 85
#      LUT5                        : 170
#      LUT6                        : 1237
#      MUXCY                       : 118
#      MUXF7                       : 139
#      MUXF8                       : 49
#      VCC                         : 2
#      XORCY                       : 107
# FlipFlops/Latches                : 727
#      FDC                         : 146
#      FDCE                        : 575
#      FDP                         : 6
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 32
#      IBUF                        : 9
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             727  out of  18224     3%  
 Number of Slice LUTs:                 1722  out of   9112    18%  
    Number used as Logic:              1722  out of   9112    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1727
   Number with an unused Flip Flop:    1000  out of   1727    57%  
   Number with an unused LUT:             5  out of   1727     0%  
   Number of fully used LUT-FF pairs:   722  out of   1727    41%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                             | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | IBUF+BUFG                                                                                                                                         | 99    |
SPEAKER/clock_2                    | NONE(SPEAKER/SERIALIZER/out)                                                                                                                      | 5     |
clk_8hz/clk_div                    | NONE(SONG_CTL/cnt_9)                                                                                                                              | 14    |
clk_1Us/clk_div                    | BUFG                                                                                                                                              | 27    |
LCD_DISPLAY/clk50k/clk_div         | BUFG                                                                                                                                              | 568   |
clk_De/clk_div                     | NONE(DEBOUNCE_PAUSE/debounce_out)                                                                                                                 | 5     |
clk_5hz/clk_div                    | NONE(FAN_DIRECT/direct_0)                                                                                                                         | 11    |
LCD_DISPLAY/U_romctrl/R1/N1        | NONE(LCD_DISPLAY/U_romctrl/R1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.336ns (Maximum Frequency: 136.311MHz)
   Minimum input arrival time before clock: 5.079ns
   Maximum output required time after clock: 6.789ns
   Maximum combinational path delay: 8.616ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.656ns (frequency: 150.243MHz)
  Total number of paths / destination ports: 28689 / 104
-------------------------------------------------------------------------
Delay:               6.656ns (Levels of Logic = 10)
  Source:            ONE_PAUSE/one_pulse_out (FF)
  Destination:       BUZZER/b_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ONE_PAUSE/one_pulse_out to BUZZER/b_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.447   1.197  ONE_PAUSE/one_pulse_out (ONE_PAUSE/one_pulse_out)
     LUT4:I2->O           15   0.203   1.086  SONG_CTL/Mmux_note_div1241 (SONG_CTL/Mmux_note_div124)
     LUT6:I4->O            1   0.203   0.808  SONG_CTL/Mmux_note_div483 (note_div<5>)
     LUT6:I3->O            1   0.205   0.000  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_lut<1> (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<1> (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<2> (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<3> (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<4> (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<5> (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<5>)
     MUXCY:CI->O          22   0.019   1.133  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<6> (BUZZER/clk_cnt[19]_note_div[19]_equal_2_o)
     INV:I->O              1   0.206   0.579  BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<6>_inv_INV_0 (BUZZER/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<6>_inv)
     FDCE:CE                   0.322          BUZZER/b_clk
    ----------------------------------------
    Total                      6.656ns (1.853ns logic, 4.803ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPEAKER/clock_2'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 14 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            SPEAKER/SERIALIZER/out_cnt_0 (FF)
  Destination:       SPEAKER/SERIALIZER/out_cnt_0 (FF)
  Source Clock:      SPEAKER/clock_2 rising
  Destination Clock: SPEAKER/clock_2 rising

  Data Path: SPEAKER/SERIALIZER/out_cnt_0 to SPEAKER/SERIALIZER/out_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  SPEAKER/SERIALIZER/out_cnt_0 (SPEAKER/SERIALIZER/out_cnt_0)
     INV:I->O              1   0.206   0.579  SPEAKER/SERIALIZER/Mcount_out_cnt_xor<0>11_INV_0 (Result<0>3)
     FDC:D                     0.102          SPEAKER/SERIALIZER/out_cnt_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_8hz/clk_div'
  Clock period: 7.336ns (frequency: 136.311MHz)
  Total number of paths / destination ports: 706 / 22
-------------------------------------------------------------------------
Delay:               7.336ns (Levels of Logic = 6)
  Source:            SONG_CTL/cnt_3 (FF)
  Destination:       SONG_CTL/cnt_3 (FF)
  Source Clock:      clk_8hz/clk_div rising
  Destination Clock: clk_8hz/clk_div rising

  Data Path: SONG_CTL/cnt_3 to SONG_CTL/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           446   0.447   2.313  SONG_CTL/cnt_3 (SONG_CTL/cnt_3)
     LUT3:I0->O            1   0.205   0.580  SONG_CTL/PWR_23_o_cnt[9]_LessThan_1125_o12_SW0 (N10)
     LUT6:I5->O            2   0.205   0.721  SONG_CTL/PWR_23_o_cnt[9]_LessThan_1125_o12 (SONG_CTL/PWR_23_o_cnt[9]_LessThan_1125_o12)
     LUT5:I3->O            1   0.203   0.684  SONG_CTL/Mmux_cnt_tmp1211 (SONG_CTL/Mmux_cnt_tmp1211)
     LUT6:I4->O            1   0.203   0.580  SONG_CTL/Mmux_cnt_tmp1213 (SONG_CTL/Mmux_cnt_tmp1213)
     LUT6:I5->O            4   0.205   0.684  SONG_CTL/Mmux_cnt_tmp1215 (SONG_CTL/Mmux_cnt_tmp121)
     LUT5:I4->O            1   0.205   0.000  SONG_CTL/Mmux_cnt_tmp122 (SONG_CTL/cnt_tmp<3>)
     FDCE:D                    0.102          SONG_CTL/cnt_3
    ----------------------------------------
    Total                      7.336ns (1.775ns logic, 5.561ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1Us/clk_div'
  Clock period: 5.223ns (frequency: 191.455MHz)
  Total number of paths / destination ports: 1483 / 41
-------------------------------------------------------------------------
Delay:               5.223ns (Levels of Logic = 3)
  Source:            FAN_DIRECT/cnt_5 (FF)
  Destination:       FAN_DIRECT/cnt_14 (FF)
  Source Clock:      clk_1Us/clk_div rising
  Destination Clock: clk_1Us/clk_div rising

  Data Path: FAN_DIRECT/cnt_5 to FAN_DIRECT/cnt_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.048  FAN_DIRECT/cnt_5 (FAN_DIRECT/cnt_5)
     LUT6:I0->O            1   0.203   0.808  FAN_DIRECT/cnt[14]_PWR_4_o_equal_7_o<14>2 (FAN_DIRECT/cnt[14]_PWR_4_o_equal_7_o<14>1)
     LUT6:I3->O           16   0.205   1.005  FAN_DIRECT/cnt[14]_PWR_4_o_equal_7_o<14>3 (FAN_DIRECT/cnt[14]_PWR_4_o_equal_7_o)
     LUT2:I1->O           15   0.205   0.981  FAN_DIRECT/_n0037_inv1 (FAN_DIRECT/_n0037_inv)
     FDCE:CE                   0.322          FAN_DIRECT/cnt_0
    ----------------------------------------
    Total                      5.223ns (1.382ns logic, 3.841ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCD_DISPLAY/clk50k/clk_div'
  Clock period: 5.863ns (frequency: 170.571MHz)
  Total number of paths / destination ports: 6144 / 1126
-------------------------------------------------------------------------
Delay:               5.863ns (Levels of Logic = 5)
  Source:            LCD_DISPLAY/U_LCDctl/counter_y_6 (FF)
  Destination:       LCD_DISPLAY/U_LCDctl/lcd_data_2 (FF)
  Source Clock:      LCD_DISPLAY/clk50k/clk_div rising
  Destination Clock: LCD_DISPLAY/clk50k/clk_div rising

  Data Path: LCD_DISPLAY/U_LCDctl/counter_y_6 to LCD_DISPLAY/U_LCDctl/lcd_data_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            22   0.447   1.134  LCD_DISPLAY/U_LCDctl/counter_y_6 (LCD_DISPLAY/U_LCDctl/counter_y_6)
     LUT6:I5->O            7   0.205   1.002  LCD_DISPLAY/U_LCDctl/state_FSM_FFd2-In111 (LCD_DISPLAY/U_LCDctl/state_FSM_FFd2-In11)
     LUT5:I2->O            1   0.205   0.580  LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next121 (LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next121)
     LUT6:I5->O            1   0.205   0.580  LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next122 (LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next122)
     LUT6:I5->O            3   0.205   0.995  LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next123 (LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next12)
     LUT5:I0->O            1   0.203   0.000  LCD_DISPLAY/U_LCDctl/Mmux_lcd_data_next31 (LCD_DISPLAY/U_LCDctl/lcd_data_next<2>)
     FDC:D                     0.102          LCD_DISPLAY/U_LCDctl/lcd_data_2
    ----------------------------------------
    Total                      5.863ns (1.572ns logic, 4.291ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_De/clk_div'
  Clock period: 1.599ns (frequency: 625.293MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               1.599ns (Levels of Logic = 1)
  Source:            DEBOUNCE_PAUSE/debounce_tmp_2 (FF)
  Destination:       DEBOUNCE_PAUSE/debounce_out (FF)
  Source Clock:      clk_De/clk_div rising
  Destination Clock: clk_De/clk_div rising

  Data Path: DEBOUNCE_PAUSE/debounce_tmp_2 to DEBOUNCE_PAUSE/debounce_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  DEBOUNCE_PAUSE/debounce_tmp_2 (DEBOUNCE_PAUSE/debounce_tmp_2)
     LUT4:I1->O            1   0.205   0.000  DEBOUNCE_PAUSE/debounce_next<3>1 (DEBOUNCE_PAUSE/debounce_next)
     FDC:D                     0.102          DEBOUNCE_PAUSE/debounce_out
    ----------------------------------------
    Total                      1.599ns (0.754ns logic, 0.845ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_5hz/clk_div'
  Clock period: 4.506ns (frequency: 221.912MHz)
  Total number of paths / destination ports: 69 / 11
-------------------------------------------------------------------------
Delay:               4.506ns (Levels of Logic = 4)
  Source:            FAN_DIRECT/direct_2 (FF)
  Destination:       FAN_DIRECT/direct_10 (FF)
  Source Clock:      clk_5hz/clk_div rising
  Destination Clock: clk_5hz/clk_div rising

  Data Path: FAN_DIRECT/direct_2 to FAN_DIRECT/direct_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.021  FAN_DIRECT/direct_2 (FAN_DIRECT/direct_2)
     LUT4:I0->O            3   0.203   0.651  FAN_DIRECT/Maccum_direct_cy<2>12 (FAN_DIRECT/Maccum_direct_cy<2>)
     LUT5:I4->O            4   0.205   0.788  FAN_DIRECT/Maccum_direct_cy<5>12 (FAN_DIRECT/Maccum_direct_cy<5>)
     LUT5:I3->O            1   0.203   0.684  FAN_DIRECT/Maccum_direct_cy<8>12 (FAN_DIRECT/Maccum_direct_cy<8>)
     LUT4:I2->O            1   0.203   0.000  FAN_DIRECT/Maccum_direct_xor<10>11 (FAN_DIRECT/Result<10>)
     FDC:D                     0.102          FAN_DIRECT/direct_10
    ----------------------------------------
    Total                      4.506ns (1.363ns logic, 3.143ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       LCD_DISPLAY/clk50k/clk_div (FF)
  Destination Clock: clk rising

  Data Path: rst_n to LCD_DISPLAY/clk50k/clk_div
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            727   0.206   2.141  BUZZER/rst_n_inv1_INV_0 (BUZZER/rst_n_inv)
     FDCE:CLR                  0.430          BUZZER/b_clk
    ----------------------------------------
    Total                      4.615ns (1.858ns logic, 2.757ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPEAKER/clock_2'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       SPEAKER/SERIALIZER/out (FF)
  Destination Clock: SPEAKER/clock_2 rising

  Data Path: rst_n to SPEAKER/SERIALIZER/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            727   0.206   2.141  BUZZER/rst_n_inv1_INV_0 (BUZZER/rst_n_inv)
     FDC:CLR                   0.430          SPEAKER/SERIALIZER/out
    ----------------------------------------
    Total                      4.615ns (1.858ns logic, 2.757ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_8hz/clk_div'
  Total number of paths / destination ports: 99 / 39
-------------------------------------------------------------------------
Offset:              5.079ns (Levels of Logic = 5)
  Source:            song_sel<2> (PAD)
  Destination:       SONG_CTL/cnt_3 (FF)
  Destination Clock: clk_8hz/clk_div rising

  Data Path: song_sel<2> to SONG_CTL/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  song_sel_2_IBUF (song_sel_2_IBUF)
     LUT5:I1->O            1   0.203   0.684  SONG_CTL/Mmux_cnt_tmp1211 (SONG_CTL/Mmux_cnt_tmp1211)
     LUT6:I4->O            1   0.203   0.580  SONG_CTL/Mmux_cnt_tmp1213 (SONG_CTL/Mmux_cnt_tmp1213)
     LUT6:I5->O            4   0.205   0.684  SONG_CTL/Mmux_cnt_tmp1215 (SONG_CTL/Mmux_cnt_tmp121)
     LUT5:I4->O            1   0.205   0.000  SONG_CTL/Mmux_cnt_tmp122 (SONG_CTL/cnt_tmp<3>)
     FDCE:D                    0.102          SONG_CTL/cnt_3
    ----------------------------------------
    Total                      5.079ns (2.140ns logic, 2.939ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1Us/clk_div'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       FAN_SPEED/cnt_10 (FF)
  Destination Clock: clk_1Us/clk_div rising

  Data Path: rst_n to FAN_SPEED/cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            727   0.206   2.141  BUZZER/rst_n_inv1_INV_0 (BUZZER/rst_n_inv)
     FDC:CLR                   0.430          FAN_SPEED/cnt_0
    ----------------------------------------
    Total                      4.615ns (1.858ns logic, 2.757ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LCD_DISPLAY/clk50k/clk_div'
  Total number of paths / destination ports: 570 / 570
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       LCD_DISPLAY/U_LCDctl/state_FSM_FFd1 (FF)
  Destination Clock: LCD_DISPLAY/clk50k/clk_div rising

  Data Path: rst_n to LCD_DISPLAY/U_LCDctl/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            727   0.206   2.141  BUZZER/rst_n_inv1_INV_0 (BUZZER/rst_n_inv)
     FDC:CLR                   0.430          LCD_DISPLAY/U_LCDctl/lcd_en
    ----------------------------------------
    Total                      4.615ns (1.858ns logic, 2.757ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_De/clk_div'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       DEBOUNCE_PAUSE/debounce_out (FF)
  Destination Clock: clk_De/clk_div rising

  Data Path: rst_n to DEBOUNCE_PAUSE/debounce_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            727   0.206   2.141  BUZZER/rst_n_inv1_INV_0 (BUZZER/rst_n_inv)
     FDC:CLR                   0.430          DEBOUNCE_PAUSE/debounce_tmp_0
    ----------------------------------------
    Total                      4.615ns (1.858ns logic, 2.757ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_5hz/clk_div'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       FAN_DIRECT/direct_0 (FF)
  Destination Clock: clk_5hz/clk_div rising

  Data Path: rst_n to FAN_DIRECT/direct_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            727   0.206   2.141  BUZZER/rst_n_inv1_INV_0 (BUZZER/rst_n_inv)
     FDC:CLR                   0.430          FAN_DIRECT/direct_1
    ----------------------------------------
    Total                      4.615ns (1.858ns logic, 2.757ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LCD_DISPLAY/clk50k/clk_div'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.490ns (Levels of Logic = 2)
  Source:            LCD_DISPLAY/U_LCDctl/left_right_image (FF)
  Destination:       lcd_cs<1> (PAD)
  Source Clock:      LCD_DISPLAY/clk50k/clk_div rising

  Data Path: LCD_DISPLAY/U_LCDctl/left_right_image to lcd_cs<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  LCD_DISPLAY/U_LCDctl/left_right_image (LCD_DISPLAY/U_LCDctl/left_right_image)
     INV:I->O              2   0.206   0.616  LCD_DISPLAY/U_LCDctl/Result1_INV_0 (lcd_cs_1_OBUF)
     OBUF:I->O                 2.571          lcd_cs_1_OBUF (lcd_cs<1>)
    ----------------------------------------
    Total                      4.490ns (3.224ns logic, 1.267ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1Us/clk_div'
  Total number of paths / destination ports: 45 / 2
-------------------------------------------------------------------------
Offset:              6.789ns (Levels of Logic = 7)
  Source:            FAN_SPEED/cnt_1 (FF)
  Destination:       fan_spd (PAD)
  Source Clock:      clk_1Us/clk_div rising

  Data Path: FAN_SPEED/cnt_1 to fan_spd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  FAN_SPEED/cnt_1 (FAN_SPEED/cnt_1)
     LUT4:I1->O            1   0.205   0.000  FAN_SPEED/Mcompar_speed_ctl_lut<0> (FAN_SPEED/Mcompar_speed_ctl_lut<0>)
     MUXCY:S->O            1   0.172   0.000  FAN_SPEED/Mcompar_speed_ctl_cy<0> (FAN_SPEED/Mcompar_speed_ctl_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  FAN_SPEED/Mcompar_speed_ctl_cy<1> (FAN_SPEED/Mcompar_speed_ctl_cy<1>)
     MUXCY:CI->O           1   0.213   0.580  FAN_SPEED/Mcompar_speed_ctl_cy<2> (FAN_SPEED/Mcompar_speed_ctl_cy<2>)
     LUT5:I4->O            1   0.205   0.684  FAN_SPEED/Mcompar_speed_ctl_cy<3> (FAN_SPEED/Mcompar_speed_ctl_cy<3>)
     LUT5:I3->O            1   0.203   0.579  FAN_SPEED/Mcompar_speed_ctl_cy<4> (fan_spd_OBUF)
     OBUF:I->O                 2.571          fan_spd_OBUF (fan_spd)
    ----------------------------------------
    Total                      6.789ns (4.035ns logic, 2.754ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_5hz/clk_div'
  Total number of paths / destination ports: 22 / 1
-------------------------------------------------------------------------
Offset:              5.340ns (Levels of Logic = 9)
  Source:            FAN_DIRECT/direct_0 (FF)
  Destination:       fan_dic (PAD)
  Source Clock:      clk_5hz/clk_div rising

  Data Path: FAN_DIRECT/direct_0 to fan_dic
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.058  FAN_DIRECT/direct_0 (FAN_DIRECT/direct_0)
     LUT4:I1->O            1   0.205   0.000  FAN_DIRECT/Mcompar_fan_dic_lut<0> (FAN_DIRECT/Mcompar_fan_dic_lut<0>)
     MUXCY:S->O            1   0.172   0.000  FAN_DIRECT/Mcompar_fan_dic_cy<0> (FAN_DIRECT/Mcompar_fan_dic_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  FAN_DIRECT/Mcompar_fan_dic_cy<1> (FAN_DIRECT/Mcompar_fan_dic_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  FAN_DIRECT/Mcompar_fan_dic_cy<2> (FAN_DIRECT/Mcompar_fan_dic_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  FAN_DIRECT/Mcompar_fan_dic_cy<3> (FAN_DIRECT/Mcompar_fan_dic_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  FAN_DIRECT/Mcompar_fan_dic_cy<4> (FAN_DIRECT/Mcompar_fan_dic_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  FAN_DIRECT/Mcompar_fan_dic_cy<5> (FAN_DIRECT/Mcompar_fan_dic_cy<5>)
     MUXCY:CI->O           1   0.213   0.579  FAN_DIRECT/Mcompar_fan_dic_cy<6> (fan_dic_OBUF)
     OBUF:I->O                 2.571          fan_dic_OBUF (fan_dic)
    ----------------------------------------
    Total                      5.340ns (3.703ns logic, 1.637ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.791ns (Levels of Logic = 1)
  Source:            SPEAKER/clock_2 (FF)
  Destination:       au_bck (PAD)
  Source Clock:      clk rising

  Data Path: SPEAKER/clock_2 to au_bck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.773  SPEAKER/clock_2 (SPEAKER/clock_2)
     OBUF:I->O                 2.571          au_bck_OBUF (au_bck)
    ----------------------------------------
    Total                      3.791ns (3.018ns logic, 0.773ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPEAKER/clock_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            SPEAKER/SERIALIZER/out (FF)
  Destination:       au_data (PAD)
  Source Clock:      SPEAKER/clock_2 rising

  Data Path: SPEAKER/SERIALIZER/out to au_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  SPEAKER/SERIALIZER/out (SPEAKER/SERIALIZER/out)
     OBUF:I->O                 2.571          au_data_OBUF (au_data)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 3
-------------------------------------------------------------------------
Delay:               8.616ns (Levels of Logic = 8)
  Source:            speed<1> (PAD)
  Destination:       fan_spd (PAD)

  Data Path: speed<1> to fan_spd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  speed_1_IBUF (speed_1_IBUF)
     LUT2:I0->O            2   0.203   0.845  FAN_SPEED/speed_lim<8>1 (FAN_SPEED/speed_lim<3>)
     LUT4:I1->O            1   0.205   0.000  FAN_SPEED/Mcompar_speed_ctl_lut<1> (FAN_SPEED/Mcompar_speed_ctl_lut<1>)
     MUXCY:S->O            1   0.172   0.000  FAN_SPEED/Mcompar_speed_ctl_cy<1> (FAN_SPEED/Mcompar_speed_ctl_cy<1>)
     MUXCY:CI->O           1   0.213   0.580  FAN_SPEED/Mcompar_speed_ctl_cy<2> (FAN_SPEED/Mcompar_speed_ctl_cy<2>)
     LUT5:I4->O            1   0.205   0.684  FAN_SPEED/Mcompar_speed_ctl_cy<3> (FAN_SPEED/Mcompar_speed_ctl_cy<3>)
     LUT5:I3->O            1   0.203   0.579  FAN_SPEED/Mcompar_speed_ctl_cy<4> (fan_spd_OBUF)
     OBUF:I->O                 2.571          fan_spd_OBUF (fan_spd)
    ----------------------------------------
    Total                      8.616ns (4.994ns logic, 3.622ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LCD_DISPLAY/clk50k/clk_div
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
LCD_DISPLAY/clk50k/clk_div|    5.863|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPEAKER/clock_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPEAKER/clock_2|    2.048|         |         |         |
clk            |    1.713|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.656|         |         |         |
clk_8hz/clk_div|   14.042|         |         |         |
clk_De/clk_div |    1.473|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1Us/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1Us/clk_div|    5.223|         |         |         |
clk_5hz/clk_div|    4.542|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_5hz/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1Us/clk_div|    4.720|         |         |         |
clk_5hz/clk_div|    4.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_8hz/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.874|         |         |         |
clk_8hz/clk_div|    7.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_De/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_De/clk_div |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.90 secs
 
--> 

Total memory usage is 388520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    5 (   0 filtered)

