--------------------
Cycle:1

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[ADD	R1, R0, R0]
	Entry 1:[ADD	R2, R0, #5]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:2

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R1, R0, R0]
	Entry 1:[ADD	R2, R0, #5]
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:3

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R2, R0, #5]
	Entry 1:
Post-ALU Buffer:[ADD	R1, R0, R0]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:4

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD	R2, R0, #5]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:5

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R1, R2, #68
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:6

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:[LW	R3, 148(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:7

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:8

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:[MUL	R5, R3, R4]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:9

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:[SLL	R16, R1, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:10

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:11

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[MUL	R5, R3, R4]
Pre-MEM Queue:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
Post-MEM Buffer:

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:12

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R4, 168(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R3, 148(R16)]

Registers
R00:	0	0	5	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:13

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R4, 168(R16)]

Registers
R00:	0	0	5	-1	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:14

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:[LW	R5, 188(R16)]

Registers
R00:	0	0	5	-1	4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:15

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:16

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R5, R0, #28
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:17

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BGTZ	R5, #16
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:18

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#132
Pre-Issue Buffer:
	Entry 0:[SLL	R5, R5, #2]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:19

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:[ADD	R1, R1, #1]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R5, R5, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:20

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#72
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R1, R1, #1]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R5, R5, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:21

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD	R1, R1, #1]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[SLL	R5, R5, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	5	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:22

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:23

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R1, R2, #68
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	1	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:24

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:[LW	R3, 148(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:25

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:26

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:[MUL	R5, R3, R4]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:27

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:[SLL	R16, R1, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:28

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:29

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[MUL	R5, R3, R4]
Pre-MEM Queue:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
Post-MEM Buffer:

Registers
R00:	0	1	5	-1	4	4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:30

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R4, 168(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R3, 148(R16)]

Registers
R00:	0	1	5	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:31

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R4, 168(R16)]

Registers
R00:	0	1	5	-2	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:32

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:[LW	R5, 188(R16)]

Registers
R00:	0	1	5	-2	-4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:33

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-2	-4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:34

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R5, R0, #28
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-2	-4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:35

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[ADD	R5, R5, #12]
	Entry 1:[SW	R5, 188(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-2	-4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:36

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#72
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:[ADD	R1, R1, #1]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R5, R5, #12]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-2	-4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:37

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R1, R1, #1]
	Entry 1:
Post-ALU Buffer:[ADD	R5, R5, #12]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-2	-4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:38

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD	R1, R1, #1]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	1	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:39

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	0	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:40

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R1, R2, #68
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:41

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:[LW	R3, 148(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:42

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:43

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:[MUL	R5, R3, R4]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:44

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:[SLL	R16, R1, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:45

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:46

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[MUL	R5, R3, R4]
Pre-MEM Queue:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
Post-MEM Buffer:

Registers
R00:	0	2	5	-2	-4	12	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:47

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R4, 168(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R3, 148(R16)]

Registers
R00:	0	2	5	-2	-4	8	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:48

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R4, 168(R16)]

Registers
R00:	0	2	5	-3	-4	8	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:49

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:[LW	R5, 188(R16)]

Registers
R00:	0	2	5	-3	10	8	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:50

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:51

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R5, R0, #28
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:52

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BGTZ	R5, #16
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:53

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[ADD	R6, R3, R4]
	Entry 1:[SUB	R5, R6, R5]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:54

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#132
Pre-Issue Buffer:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R6, R3, R4]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:55

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:[SW	R5, 188(R16)]
	Entry 2:[ADD	R1, R1, #1]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD	R6, R3, R4]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:56

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#72
Pre-Issue Buffer:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:[SW	R5, 188(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R1, R1, #1]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:57

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:
Post-ALU Buffer:[ADD	R1, R1, #1]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	2	5	-3	10	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:58

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[SUB	R5, R6, R5]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:59

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R1, R2, #68
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:60

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:[LW	R3, 148(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	-1	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:61

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:62

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:[MUL	R5, R3, R4]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:63

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:[SLL	R16, R1, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:64

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:65

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[MUL	R5, R3, R4]
Pre-MEM Queue:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
Post-MEM Buffer:

Registers
R00:	0	3	5	-3	10	8	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:66

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R4, 168(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R3, 148(R16)]

Registers
R00:	0	3	5	-3	10	-30	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:67

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R4, 168(R16)]

Registers
R00:	0	3	5	1	10	-30	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:68

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:[LW	R5, 188(R16)]

Registers
R00:	0	3	5	1	7	-30	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:69

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:70

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R5, R0, #28
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:71

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BGTZ	R5, #16
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:72

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#132
Pre-Issue Buffer:
	Entry 0:[SLL	R5, R5, #2]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:73

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:[ADD	R1, R1, #1]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R5, R5, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:74

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#72
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R1, R1, #1]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R5, R5, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:75

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD	R1, R1, #1]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[SLL	R5, R5, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	3	5	1	7	1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:76

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:77

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R1, R2, #68
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	1	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:78

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:[LW	R3, 148(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:79

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:80

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:[MUL	R5, R3, R4]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[SLL	R16, R1, #2]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:81

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:[SLL	R16, R1, #2]
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	12	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:82

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
	Entry 2:[LW	R5, 188(R16)]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:[MUL	R5, R3, R4]
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:83

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:[MUL	R5, R3, R4]
Pre-MEM Queue:
	Entry 0:[LW	R3, 148(R16)]
	Entry 1:[LW	R4, 168(R16)]
Post-MEM Buffer:

Registers
R00:	0	4	5	1	7	4	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:84

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R4, 168(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R3, 148(R16)]

Registers
R00:	0	4	5	1	7	7	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:85

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[LW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:[LW	R4, 168(R16)]

Registers
R00:	0	4	5	2	7	7	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:86

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:[LW	R5, 188(R16)]

Registers
R00:	0	4	5	2	9	7	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:87

IF Unit:
	Waiting Instruction: BEQ	R5, R0, #28
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:88

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R5, R0, #28
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:89

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BGTZ	R5, #16
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:90

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[ADD	R6, R3, R4]
	Entry 1:[SUB	R5, R6, R5]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:91

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#132
Pre-Issue Buffer:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R6, R3, R4]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:92

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:[SW	R5, 188(R16)]
	Entry 2:[ADD	R1, R1, #1]
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD	R6, R3, R4]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	7	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:93

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#72
Pre-Issue Buffer:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:[SW	R5, 188(R16)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD	R1, R1, #1]
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	11	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:94

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[SUB	R5, R6, R5]
	Entry 1:
Post-ALU Buffer:[ADD	R1, R1, #1]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	5	2	9	-1	11	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:95

IF Unit:
	Waiting Instruction: BEQ	R1, R2, #68
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[SUB	R5, R6, R5]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	5	5	2	9	-1	11	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:96

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BEQ	R1, R2, #68
Pre-Issue Buffer:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	5	5	2	9	12	11	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:97

IF Unit:
	Waiting Instruction: BREAK
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:[SW	R5, 188(R16)]
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	5	5	2	9	12	11	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	-1	0
212:	0	0	0	0	0	0	0	0
--------------------
Cycle:98

IF Unit:
	Waiting Instruction: 
	Executed Instruction: BREAK
Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	5	5	2	9	12	11	0
R08:	0	0	0	0	0	0	0	0
R16:	16	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
148:	-1	-2	-3	1	2	4	-4	10
180:	7	9	4	12	8	4	12	0
212:	0	0	0	0	0	0	0	0
