WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAg branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7477901 heartbeat IPC: 2.0089 cumulative IPC: 2.0089 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 12275546 heartbeat IPC: 2.08436 cumulative IPC: 2.04594 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 17158524 heartbeat IPC: 2.04794 cumulative IPC: 2.0466 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 21951548 heartbeat IPC: 2.08637 cumulative IPC: 2.0564 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 26832215 heartbeat IPC: 2.04891 cumulative IPC: 2.0549 (Simulation time: 0 hr 2 min 12 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 24332169 cumulative IPC: 2.0549 (Simulation time: 0 hr 2 min 12 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 24332169 (Simulation time: 0 hr 2 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.0549 instructions: 50000004 cycles: 24332169
CPU 0 Branch Prediction Accuracy: 93.6499% MPKI: 10.692 Average ROB Occupancy at Mispredict: 27.6911
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.1579
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1032  HIT:          0  MISS:       1032
LLC RFO          ACCESS:         69  HIT:          0  MISS:         69
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 103.182 cycles
cpu0_DTLB TOTAL       ACCESS:   11531289  HIT:   11531250  MISS:         39
cpu0_DTLB LOAD         ACCESS:   11531289  HIT:   11531250  MISS:         39
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 129.462 cycles
cpu0_ITLB TOTAL       ACCESS:     494882  HIT:     494827  MISS:         55
cpu0_ITLB LOAD         ACCESS:     494882  HIT:     494827  MISS:         55
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 146.346 cycles
cpu0_L1D TOTAL       ACCESS:   13886890  HIT:   13886057  MISS:        833
cpu0_L1D LOAD         ACCESS:    8024011  HIT:    8023906  MISS:        105
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5862841  HIT:    5862139  MISS:        702
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.9748 cycles
cpu0_L1I TOTAL       ACCESS:     598118  HIT:     556720  MISS:      41398
cpu0_L1I LOAD         ACCESS:     598118  HIT:     556720  MISS:      41398
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.39998 cycles
cpu0_L2C TOTAL       ACCESS:      23095  HIT:      21968  MISS:       1127
cpu0_L2C LOAD         ACCESS:      23000  HIT:      21968  MISS:       1032
cpu0_L2C RFO          ACCESS:         69  HIT:          0  MISS:         69
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 124.182 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 345 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        791
  ROW_BUFFER_MISS:        336
 AVG DBUS CONGESTED CYCLE:    3.90337
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
