// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Ext_KWTA16k,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.571500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=2541,HLS_SYN_LUT=6198,HLS_VERSION=2018_2}" *)

module Ext_KWTA16k (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack,
        com_port_layer_V,
        com_port_layer_V_ap_vld,
        com_port_layer_V_ap_ack,
        com_port_target_V,
        com_port_target_V_ap_vld,
        com_port_target_V_ap_ack,
        com_port_allocated_addr_V,
        com_port_allocated_addr_V_ap_vld,
        com_port_allocated_addr_V_ap_ack,
        com_port_cmd,
        com_port_cmd_ap_vld,
        com_port_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_state13 = 48'd4096;
parameter    ap_ST_fsm_state14 = 48'd8192;
parameter    ap_ST_fsm_state15 = 48'd16384;
parameter    ap_ST_fsm_state16 = 48'd32768;
parameter    ap_ST_fsm_state17 = 48'd65536;
parameter    ap_ST_fsm_state18 = 48'd131072;
parameter    ap_ST_fsm_state19 = 48'd262144;
parameter    ap_ST_fsm_state20 = 48'd524288;
parameter    ap_ST_fsm_state21 = 48'd1048576;
parameter    ap_ST_fsm_state22 = 48'd2097152;
parameter    ap_ST_fsm_state23 = 48'd4194304;
parameter    ap_ST_fsm_state24 = 48'd8388608;
parameter    ap_ST_fsm_state25 = 48'd16777216;
parameter    ap_ST_fsm_state26 = 48'd33554432;
parameter    ap_ST_fsm_state27 = 48'd67108864;
parameter    ap_ST_fsm_state28 = 48'd134217728;
parameter    ap_ST_fsm_state29 = 48'd268435456;
parameter    ap_ST_fsm_state30 = 48'd536870912;
parameter    ap_ST_fsm_state31 = 48'd1073741824;
parameter    ap_ST_fsm_state32 = 48'd2147483648;
parameter    ap_ST_fsm_state33 = 48'd4294967296;
parameter    ap_ST_fsm_state34 = 48'd8589934592;
parameter    ap_ST_fsm_state35 = 48'd17179869184;
parameter    ap_ST_fsm_state36 = 48'd34359738368;
parameter    ap_ST_fsm_state37 = 48'd68719476736;
parameter    ap_ST_fsm_state38 = 48'd137438953472;
parameter    ap_ST_fsm_state39 = 48'd274877906944;
parameter    ap_ST_fsm_state40 = 48'd549755813888;
parameter    ap_ST_fsm_state41 = 48'd1099511627776;
parameter    ap_ST_fsm_state42 = 48'd2199023255552;
parameter    ap_ST_fsm_state43 = 48'd4398046511104;
parameter    ap_ST_fsm_state44 = 48'd8796093022208;
parameter    ap_ST_fsm_state45 = 48'd17592186044416;
parameter    ap_ST_fsm_state46 = 48'd35184372088832;
parameter    ap_ST_fsm_state47 = 48'd70368744177664;
parameter    ap_ST_fsm_state48 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;
output  [7:0] com_port_layer_V;
output   com_port_layer_V_ap_vld;
input   com_port_layer_V_ap_ack;
output  [15:0] com_port_target_V;
output   com_port_target_V_ap_vld;
input   com_port_target_V_ap_ack;
input  [15:0] com_port_allocated_addr_V;
input   com_port_allocated_addr_V_ap_vld;
output   com_port_allocated_addr_V_ap_ack;
output  [7:0] com_port_cmd;
output   com_port_cmd_ap_vld;
input   com_port_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg alloc_free_target_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_cmd_ap_ack;
reg[7:0] com_port_layer_V;
reg com_port_layer_V_ap_vld;
reg[15:0] com_port_target_V;
reg com_port_target_V_ap_vld;
reg com_port_allocated_addr_V_ap_ack;
reg[7:0] com_port_cmd;
reg com_port_cmd_ap_vld;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] maintain_mask_V_address0;
reg    maintain_mask_V_ce0;
wire   [32:0] maintain_mask_V_q0;
reg   [63:0] top_heap_V_0;
reg   [63:0] top_heap_V_1;
reg   [63:0] top_heap_V_2;
reg   [5:0] heap_tree_V_0_address0;
reg    heap_tree_V_0_ce0;
reg    heap_tree_V_0_we0;
reg   [31:0] heap_tree_V_0_d0;
wire   [31:0] heap_tree_V_0_q0;
reg   [5:0] heap_tree_V_1_address0;
reg    heap_tree_V_1_ce0;
reg    heap_tree_V_1_we0;
reg   [31:0] heap_tree_V_1_d0;
wire   [31:0] heap_tree_V_1_q0;
reg   [5:0] heap_tree_V_2_address0;
reg    heap_tree_V_2_ce0;
reg    heap_tree_V_2_we0;
reg   [31:0] heap_tree_V_2_d0;
wire   [31:0] heap_tree_V_2_q0;
reg   [10:0] group_tree_V_address0;
reg    group_tree_V_ce0;
reg    group_tree_V_we0;
reg   [15:0] group_tree_V_d0;
wire   [15:0] group_tree_V_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [6:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [15:0] mark_mask_V_q0;
wire   [2:0] extra_mask_V_address0;
reg    extra_mask_V_ce0;
wire   [4:0] extra_mask_V_q0;
reg    alloc_size_blk_n;
reg    alloc_free_target_blk_n;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state41;
wire   [0:0] tmp_28_fu_3313_p3;
wire    ap_CS_fsm_state29;
wire   [0:0] or_cond_fu_2760_p2;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_4_fu_1654_p2;
wire   [0:0] tmp_6_fu_1659_p2;
reg    alloc_cmd_blk_n;
reg    com_port_layer_V_blk_n;
wire   [0:0] grp_fu_1527_p2;
wire    ap_CS_fsm_state13;
reg   [0:0] tmp_6_reg_3629;
reg   [0:0] tmp_3_reg_3633;
reg   [0:0] tmp_62_reg_3849;
reg    com_port_target_V_blk_n;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state14;
reg    com_port_allocated_addr_V_blk_n;
wire    ap_CS_fsm_state40;
reg    com_port_cmd_blk_n;
wire   [4:0] grp_fu_1533_p2;
reg   [4:0] reg_1566;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_predicate_op100_write_state3;
reg    ap_sig_ioackin_com_port_cmd_ap_ack;
reg    ap_predicate_op110_write_state3;
reg    ap_sig_ioackin_com_port_layer_V_ap_ack;
reg    ap_predicate_op127_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_fsm_state25;
reg   [15:0] reg_1570;
wire    ap_CS_fsm_state6;
reg   [4:0] reg_1575;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state32;
reg   [15:0] reg_1579;
wire    ap_CS_fsm_state30;
reg   [31:0] reg_1583;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state42;
reg   [31:0] reg_1595;
reg   [31:0] reg_1607;
reg   [32:0] reg_1611;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state47;
reg   [7:0] alloc_cmd_read_reg_3587;
reg    ap_block_state1;
wire   [15:0] size_V_fu_1615_p1;
reg   [15:0] size_V_reg_3593;
reg   [31:0] alloc_free_target_re_reg_3598;
wire   [19:0] free_target_V_fu_1619_p1;
reg   [19:0] free_target_V_reg_3607;
reg   [15:0] p_Result_18_fu_1629_p4;
reg   [15:0] p_Result_18_reg_3613;
reg   [0:0] tmp_4_reg_3625;
reg   [4:0] loc2_V_1_reg_3647;
reg   [10:0] phitmp2_reg_3652;
reg   [0:0] tmp_5_reg_3659;
reg   [63:0] p_Val2_42_reg_3663;
reg   [63:0] p_Val2_38_reg_3668;
reg   [63:0] p_Val2_40_reg_3673;
wire   [63:0] TMP_0_V_fu_1717_p3;
reg   [63:0] TMP_0_V_reg_3678;
wire   [63:0] p_not_fu_1725_p2;
reg   [63:0] p_not_reg_3683;
wire   [19:0] r_V_31_fu_1786_p3;
reg   [19:0] r_V_31_reg_3688;
reg   [4:0] extra_mask_V_load_reg_3694;
wire   [5:0] tmp_30_fu_1794_p2;
reg   [5:0] tmp_30_reg_3699;
wire   [5:0] loc_in_group_tree_V_3_fu_1816_p2;
reg   [5:0] loc_in_group_tree_V_3_reg_3704;
wire    ap_CS_fsm_state5;
wire   [19:0] tmp_37_fu_1825_p2;
reg   [19:0] tmp_37_reg_3709;
wire   [4:0] loc2_V_2_fu_1834_p1;
reg   [4:0] loc2_V_2_reg_3715;
reg   [10:0] r_V_9_reg_3720;
reg   [10:0] group_tree_V_addr_reg_3726;
wire   [3:0] tmp_99_fu_1868_p1;
reg   [3:0] tmp_99_reg_3736;
reg   [15:0] mark_mask_V_load_reg_3741;
wire  signed [63:0] tmp0_V_fu_1914_p1;
wire    ap_CS_fsm_state7;
reg   [15:0] p_Result_19_fu_1918_p4;
wire   [63:0] r_V_12_fu_1932_p2;
wire   [3:0] now1_V_fu_1938_p2;
reg   [63:0] p_Result_20_fu_1989_p4;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_54_fu_1959_p2;
reg   [15:0] p_Result_21_fu_1999_p4;
wire   [63:0] r_V_16_fu_2013_p2;
wire   [3:0] now1_V_1_fu_2019_p2;
reg   [4:0] arrayNo3_reg_3789;
wire    ap_CS_fsm_state9;
reg   [5:0] heap_tree_V_0_addr_2_reg_3794;
reg   [5:0] heap_tree_V_1_addr_2_reg_3799;
reg   [5:0] heap_tree_V_2_addr_2_reg_3804;
wire   [1:0] tmp_119_fu_2061_p1;
reg   [1:0] tmp_119_reg_3809;
wire   [31:0] i_assign_3_fu_2065_p1;
reg   [31:0] i_assign_3_reg_3814;
reg   [31:0] p_Result_s_fu_2089_p4;
reg   [31:0] p_Result_s_reg_3820;
wire   [31:0] i_assign_4_fu_2101_p1;
reg   [31:0] i_assign_4_reg_3827;
wire    ap_CS_fsm_state11;
wire   [0:0] cond_fu_2168_p2;
reg   [0:0] cond_reg_3833;
reg   [31:0] p_Result_8_fu_2182_p4;
reg   [31:0] p_Result_8_reg_3837;
wire   [0:0] p_Repl2_10_fu_2201_p2;
reg   [0:0] p_Repl2_10_reg_3844;
wire    ap_CS_fsm_state12;
wire   [0:0] tmp_62_fu_2207_p2;
wire    ap_CS_fsm_state16;
wire   [0:0] grp_fu_1560_p2;
reg   [5:0] arrayNo1_reg_3861;
reg   [5:0] heap_tree_V_0_addr_1_reg_3866;
reg   [5:0] heap_tree_V_1_addr_1_reg_3871;
reg   [5:0] heap_tree_V_2_addr_1_reg_3876;
wire   [31:0] r_V_29_fu_2320_p2;
reg   [31:0] r_V_29_reg_3886;
wire   [31:0] tmp_40_fu_2341_p2;
reg   [31:0] tmp_40_reg_3893;
wire    ap_CS_fsm_state18;
wire   [31:0] i_assign_1_fu_2348_p1;
reg   [31:0] i_assign_1_reg_3900;
wire    ap_CS_fsm_state19;
wire   [31:0] tmp_43_fu_2413_p2;
reg   [31:0] tmp_43_reg_3909;
reg   [63:0] p_Result_6_fu_2450_p4;
wire    ap_CS_fsm_state21;
wire   [63:0] tmp_35_fu_2496_p2;
wire    ap_CS_fsm_state23;
wire   [63:0] tmp_9_fu_2508_p1;
reg   [63:0] tmp_9_reg_3926;
wire   [63:0] tmp0_V_6_fu_2512_p2;
reg   [63:0] tmp0_V_6_reg_3932;
wire   [6:0] p_0167_0_i1_cast_fu_2556_p1;
reg   [6:0] p_0167_0_i1_cast_reg_3952;
wire   [6:0] p_0252_0_i1_cast_fu_2566_p1;
reg   [6:0] p_0252_0_i1_cast_reg_3960;
wire   [6:0] p_0248_0_i1_cast_fu_2576_p1;
reg   [6:0] p_0248_0_i1_cast_reg_3968;
wire   [7:0] tmp_66_fu_2619_p2;
reg   [7:0] tmp_66_reg_3976;
wire    ap_CS_fsm_state26;
reg   [5:0] heap_tree_V_0_addr_3_reg_3985;
reg   [5:0] heap_tree_V_1_addr_3_reg_3990;
reg   [5:0] heap_tree_V_2_addr_3_reg_3995;
wire   [31:0] tmp_69_fu_2685_p5;
reg   [31:0] tmp_69_reg_4000;
wire   [31:0] tmp_70_fu_2697_p2;
reg   [31:0] tmp_70_reg_4007;
wire   [31:0] tmp_71_fu_2703_p2;
reg   [31:0] tmp_71_reg_4012;
wire    ap_CS_fsm_state28;
wire   [5:0] p_061_0_i_cast_fu_2732_p1;
reg   [5:0] p_061_0_i_cast_reg_4026;
wire   [5:0] tmp_74_fu_2746_p2;
reg   [5:0] tmp_74_reg_4034;
reg    ap_block_state29_io;
reg   [0:0] or_cond_reg_4039;
wire   [12:0] tree_offset_V_fu_2777_p2;
reg   [12:0] tree_offset_V_reg_4043;
reg   [10:0] group_tree_V_addr_1_reg_4049;
wire  signed [31:0] group_tree_tmp_V_fu_2802_p2;
reg  signed [31:0] group_tree_tmp_V_reg_4059;
wire   [15:0] tree_offset_V_cast_fu_2808_p1;
reg   [15:0] tree_offset_V_cast_reg_4065;
wire    ap_CS_fsm_state31;
reg   [0:0] tmp_138_reg_4079;
wire   [6:0] p_0252_0_i_cast_fu_2881_p1;
reg   [6:0] p_0252_0_i_cast_reg_4090;
wire   [7:0] tmp_85_fu_2943_p2;
reg   [7:0] tmp_85_reg_4103;
wire   [5:0] lhs_V_7_cast_fu_2949_p1;
reg   [5:0] lhs_V_7_cast_reg_4108;
wire   [16:0] r_V_21_fu_2984_p2;
reg   [16:0] r_V_21_reg_4113;
wire    ap_CS_fsm_state36;
wire   [13:0] tmp0_V_5_cast_fu_3100_p2;
reg   [13:0] tmp0_V_5_cast_reg_4123;
wire    ap_CS_fsm_state37;
wire   [31:0] i_assign_5_fu_3106_p1;
reg   [31:0] i_assign_5_reg_4128;
reg   [31:0] p_Result_12_fu_3140_p4;
reg   [31:0] p_Result_12_reg_4137;
wire   [0:0] p_Repl2_14_fu_3170_p2;
reg   [0:0] p_Repl2_14_reg_4144;
wire   [31:0] i_assign_6_fu_3176_p1;
reg   [31:0] i_assign_6_reg_4149;
wire    ap_CS_fsm_state38;
wire   [0:0] cond3_fu_3222_p2;
reg   [0:0] cond3_reg_4155;
reg   [31:0] p_Result_14_fu_3236_p4;
reg   [31:0] p_Result_14_reg_4159;
reg   [15:0] addr_HTA_V_3_reg_4166;
wire   [4:0] loc2_V_fu_3309_p1;
reg   [4:0] loc2_V_reg_4175;
reg   [0:0] tmp_28_reg_4180;
reg    ap_block_state41_io;
reg   [10:0] r_V_s_reg_4184;
reg   [4:0] arrayNo_reg_4199;
reg   [5:0] heap_tree_V_0_addr_reg_4204;
reg   [5:0] heap_tree_V_1_addr_reg_4209;
reg   [5:0] heap_tree_V_2_addr_reg_4214;
wire   [31:0] tmp_24_fu_3403_p2;
reg   [31:0] tmp_24_reg_4224;
wire   [31:0] tmp_26_fu_3424_p2;
reg   [31:0] tmp_26_reg_4231;
wire    ap_CS_fsm_state43;
wire   [31:0] i_assign_fu_3431_p1;
reg   [31:0] i_assign_reg_4238;
wire    ap_CS_fsm_state44;
wire   [31:0] tmp_29_fu_3492_p2;
reg   [31:0] tmp_29_reg_4247;
reg   [63:0] p_Result_4_fu_3529_p4;
wire    ap_CS_fsm_state46;
wire   [63:0] tmp_20_fu_3581_p2;
wire    ap_CS_fsm_state48;
reg   [4:0] layer0_V_reg_722;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_1639_p2;
wire   [15:0] TMP_1_V_fu_1649_p2;
reg   [3:0] p_4_reg_779;
reg   [63:0] p_02307_0_in_reg_788;
reg   [15:0] p_02178_0_in_in_reg_797;
reg   [63:0] p_Val2_43_reg_806;
reg   [31:0] heap_tree_V_2_load_4_reg_816;
reg   [31:0] heap_tree_V_1_load_2_reg_828;
reg   [31:0] p_Val2_32_reg_839;
reg   [31:0] heap_tree_V_2_load_1_reg_849;
reg   [31:0] heap_tree_V_1_load_1_reg_861;
reg   [31:0] heap_tree_V_2_load_3_reg_872;
wire    ap_CS_fsm_state20;
wire   [0:0] cond2_fu_2399_p2;
reg   [63:0] storemerge_reg_882;
reg   [3:0] ap_phi_mux_p_0167_0_i1_phi_fu_894_p34;
reg   [3:0] p_0167_0_i1_reg_891;
wire   [0:0] tmp_s_fu_2550_p2;
wire   [15:0] AA_V_fu_2516_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i1_phi_fu_951_p34;
reg   [4:0] p_0252_0_i1_reg_948;
wire   [0:0] tmp_52_fu_2560_p2;
wire   [15:0] BB_V_fu_2520_p4;
reg   [5:0] ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34;
reg   [5:0] p_0248_0_i1_reg_1005;
wire   [0:0] tmp_61_fu_2570_p2;
wire   [15:0] CC_V_fu_2530_p4;
reg   [4:0] p_0244_0_i1_reg_1062;
wire   [0:0] tmp_63_fu_2580_p2;
wire   [15:0] DD_V_fu_2540_p4;
reg   [3:0] ap_phi_mux_p_061_0_i_phi_fu_1138_p34;
wire   [0:0] tmp_72_fu_2726_p2;
wire   [15:0] AA_V_1_fu_2712_p1;
reg   [4:0] p_0102_0_i_reg_1191;
wire   [0:0] tmp_73_fu_2736_p2;
wire   [15:0] BB_V_1_fu_2716_p4;
reg   [3:0] p_0167_0_i_reg_1264;
wire   [0:0] tmp_81_fu_2869_p2;
wire   [15:0] AA_V_2_fu_2833_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i_phi_fu_1324_p34;
wire   [0:0] tmp_82_fu_2875_p2;
wire   [15:0] BB_V_2_fu_2837_p4;
reg   [5:0] p_0248_0_i_reg_1377;
wire   [0:0] tmp_83_fu_2885_p2;
wire  signed [15:0] CC_V_1_fu_2857_p1;
reg   [31:0] heap_tree_V_2_load_6_reg_1450;
wire   [1:0] arrayNo6_fu_3115_p4;
reg   [31:0] heap_tree_V_1_load_3_reg_1462;
reg   [31:0] ap_phi_mux_p_Val2_41_phi_fu_1476_p4;
reg   [31:0] p_Val2_41_reg_1473;
wire    ap_CS_fsm_state39;
reg   [63:0] p_Result_17_fu_3294_p4;
reg   [63:0] ap_phi_mux_storemerge1_phi_fu_1486_p6;
reg   [63:0] storemerge1_reg_1483;
reg   [31:0] heap_tree_V_2_load_reg_1494;
reg   [31:0] heap_tree_V_1_load_reg_1506;
reg   [31:0] heap_tree_V_2_load_2_reg_1517;
wire    ap_CS_fsm_state45;
wire   [0:0] cond1_fu_3478_p2;
wire   [63:0] tmp_23_fu_1664_p1;
wire   [63:0] tmp_38_fu_1848_p1;
wire   [63:0] tmp_41_fu_1863_p1;
wire   [63:0] newIndex4_fu_2054_p1;
wire   [63:0] tmp_36_fu_2272_p1;
wire   [63:0] newIndex_fu_2295_p1;
wire   [63:0] tmp_27_fu_2308_p1;
wire   [63:0] newIndex6_fu_2643_p1;
wire   [63:0] tmp_77_fu_2783_p1;
wire   [63:0] tmp_97_fu_3067_p1;
wire   [63:0] tmp_21_fu_3349_p1;
wire   [63:0] newIndex3_fu_3372_p1;
wire   [63:0] tmp_16_fu_3385_p1;
reg   [63:0] p_Result_7_fu_2109_p4;
reg   [63:0] p_Result_2_fu_2356_p4;
wire   [63:0] tmp_33_fu_2472_p2;
reg   [63:0] p_Result_13_fu_3184_p4;
reg   [63:0] p_Result_1_fu_3439_p4;
wire   [63:0] tmp_18_fu_3557_p2;
reg   [63:0] p_Result_9_fu_2217_p4;
reg    ap_predicate_op261_write_state13;
reg    ap_sig_ioackin_com_port_target_V_ap_ack;
reg    ap_block_state13_io;
reg   [63:0] p_Result_5_fu_2423_p4;
wire   [63:0] tmp_34_fu_2484_p2;
reg   [63:0] p_Result_15_fu_3249_p4;
reg   [63:0] p_Result_3_fu_3502_p4;
wire   [63:0] tmp_19_fu_3569_p2;
reg   [63:0] p_Result_11_fu_2247_p4;
wire    ap_CS_fsm_state24;
wire   [31:0] tmp_95_fu_3062_p1;
wire   [31:0] tmp_8_fu_3325_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
reg    ap_block_state33_io;
reg    ap_reg_ioackin_com_port_cmd_ap_ack;
wire   [7:0] p_3_fu_1670_p1;
wire   [7:0] p_2_fu_1731_p1;
reg    ap_reg_ioackin_com_port_layer_V_ap_ack;
reg    ap_reg_ioackin_com_port_target_V_ap_ack;
wire   [15:0] p_5_fu_2029_p2;
wire   [15:0] r_V_25_fu_3079_p2;
reg   [31:0] p_Result_10_fu_2232_p4;
wire   [31:0] tmp_45_fu_2438_p2;
reg   [31:0] p_Result_16_fu_3278_p4;
wire   [31:0] tmp_31_fu_3517_p2;
wire   [15:0] tmp_size_V_fu_1623_p2;
wire   [15:0] p_1_fu_1644_p2;
wire   [1:0] tmp_60_fu_1693_p1;
wire   [0:0] sel_tmp_i_fu_1697_p2;
wire   [0:0] sel_tmp2_i_fu_1711_p2;
wire   [63:0] sel_tmp1_i_fu_1703_p3;
wire   [5:0] rhs_V_12_cast_fu_1736_p1;
wire  signed [5:0] r_V_30_fu_1740_p2;
wire   [5:0] tmp_14_fu_1761_p2;
wire   [31:0] tmp_13_fu_1758_p1;
wire  signed [31:0] tmp_44_cast_fu_1767_p1;
wire   [31:0] tmp_15_fu_1771_p2;
wire  signed [19:0] tmp_41_cast_fu_1754_p1;
wire   [0:0] tmp_100_fu_1746_p3;
wire   [19:0] tmp_101_fu_1777_p1;
wire   [19:0] tmp_22_fu_1781_p2;
wire   [4:0] tmp_106_fu_1800_p1;
wire   [4:0] tmp_25_fu_1803_p2;
wire   [5:0] shift_constant_V_loa_2_fu_1812_p1;
wire   [5:0] tmp_56_cast_fu_1808_p1;
wire   [19:0] tmp_63_cast_fu_1822_p1;
wire   [15:0] tree_offset_V_2_fu_1830_p1;
wire   [6:0] rhs_V_cast_fu_1853_p1;
wire   [6:0] r_V_10_fu_1857_p2;
wire   [31:0] tmp_39_fu_1875_p1;
wire   [15:0] tmp_42_fu_1885_p2;
wire   [31:0] lhs_V_1_fu_1879_p2;
wire   [15:0] tmp_46_fu_1896_p4;
wire   [15:0] tmp_44_fu_1891_p2;
wire   [31:0] r_V_11_fu_1906_p3;
wire   [15:0] loc_in_group_tree_V_s_fu_1872_p1;
wire   [63:0] tmp_47_fu_1928_p1;
wire   [1:0] rec_bits_V_fu_1943_p1;
wire   [0:0] tmp_53_fu_1947_p2;
wire   [0:0] not_s_fu_1953_p2;
wire   [14:0] p_02178_0_in_fu_1965_p4;
wire   [15:0] tmp_55_fu_1975_p1;
wire   [15:0] loc_in_group_tree_V_fu_1979_p2;
wire   [31:0] i_assign_2_fu_1985_p1;
wire   [63:0] tmp_57_fu_2009_p1;
wire   [15:0] tmp_120_fu_2025_p1;
wire   [5:0] newIndex_trunc3_fu_2045_p4;
wire   [15:0] p_Val2_s_fu_2077_p4;
wire   [31:0] p_Val2_s_fu_2077_p5;
wire   [0:0] p_Repl2_s_fu_2068_p2;
wire   [0:0] p_Repl2_7_fu_2104_p2;
wire   [11:0] rhs_V_6_cast_fu_2125_p1;
wire   [3:0] tmp_129_fu_2134_p4;
wire   [11:0] r_V_18_fu_2128_p2;
wire   [5:0] tmp_84_fu_2150_p4;
wire   [11:0] arrayNo4_mask_fu_2160_p3;
wire   [31:0] p_Val2_30_fu_2174_p3;
wire   [0:0] p_Repl2_8_fu_2144_p2;
wire   [7:0] tmp_132_fu_2191_p4;
wire   [0:0] p_Repl2_9_fu_2212_p2;
wire   [0:0] p_Repl2_11_fu_2241_p2;
wire   [3:0] tmp_98_fu_2262_p1;
wire   [3:0] r_V_14_fu_2266_p2;
wire   [5:0] newIndex_trunc1_fu_2286_p4;
wire   [3:0] r_V_8_fu_2302_p2;
wire   [31:0] tmp_115_fu_2313_p1;
wire   [31:0] tmp_37_cast_fu_2317_p1;
wire   [19:0] tmp_51_fu_2329_p4;
wire   [31:0] tmp_51_fu_2329_p5;
wire   [0:0] p_Repl2_2_fu_2351_p2;
wire   [11:0] rhs_V_5_cast_fu_2372_p1;
wire   [11:0] r_V_17_fu_2375_p2;
wire   [5:0] tmp_80_fu_2381_p4;
wire   [11:0] arrayNo2_mask_fu_2391_p3;
wire   [31:0] heap_tree_V_load_4_p_fu_2405_p3;
wire   [0:0] p_Repl2_5_fu_2418_p2;
wire   [0:0] p_Repl2_6_fu_2444_p2;
wire  signed [63:0] maintain_mask_V_load_6_fu_2459_p1;
wire   [63:0] tmp_32_fu_2463_p1;
wire   [63:0] r_V_28_fu_2466_p2;
wire  signed [5:0] p_0244_0_i1_cast_fu_2586_p1;
wire   [6:0] tmp16_fu_2602_p2;
wire   [6:0] p_0244_0_i1_cast1_fu_2590_p1;
wire   [6:0] tmp17_fu_2610_p2;
wire   [7:0] tmp17_cast_fu_2615_p1;
wire   [7:0] tmp16_cast_fu_2606_p1;
wire   [5:0] tmp_64_fu_2594_p1;
wire   [5:0] tmp_65_fu_2598_p1;
wire   [5:0] tmp19_fu_2631_p2;
wire   [5:0] tmp18_fu_2625_p2;
wire   [5:0] tmp_68_fu_2637_p2;
wire   [10:0] tmp_67_fu_2650_p3;
wire   [11:0] tmp_91_cast_fu_2658_p1;
wire   [11:0] tmp_92_cast1_fu_2662_p1;
wire   [11:0] layer_offset_V_fu_2665_p2;
wire   [5:0] arrayNo5_fu_2671_p4;
wire   [15:0] tmp_69_fu_2685_p4;
wire   [31:0] tmp1_V_fu_2707_p2;
wire   [5:0] p_0102_0_i_cast_fu_2742_p1;
wire   [0:0] tmp_75_fu_2751_p2;
wire   [0:0] tmp_76_fu_2756_p2;
wire   [12:0] r_V_19_fu_2766_p3;
wire   [12:0] tmp_102_cast_fu_2773_p1;
wire   [31:0] tmp_78_fu_2788_p1;
wire  signed [31:0] group_tree_mask_V_lo_1_fu_2798_p1;
wire   [31:0] i_op_assign_fu_2792_p2;
wire  signed [32:0] group_tree_tmp_V_cas_1_fu_2814_p1;
wire   [32:0] tmp_79_fu_2817_p2;
wire  signed [33:0] group_tree_tmp_V_cas_fu_2811_p1;
wire  signed [33:0] tmp_79_cast_fu_2823_p1;
wire   [33:0] group_tree_tmp_maske_fu_2827_p2;
wire  signed [1:0] tmp_137_fu_2847_p4;
wire   [6:0] p_0248_0_i_cast_fu_2891_p1;
wire   [6:0] tmp21_fu_2902_p2;
wire   [6:0] p_0244_0_i_cast_fu_2895_p3;
wire   [3:0] tmp_139_fu_2911_p1;
wire   [2:0] tmp_141_fu_2921_p4;
wire   [3:0] tmp_140_fu_2915_p2;
wire   [6:0] tmp22_fu_2931_p3;
wire   [7:0] tmp21_cast_fu_2907_p1;
wire   [7:0] tmp22_cast_fu_2939_p1;
wire   [5:0] tmp_87_fu_2956_p2;
wire   [31:0] tmp_86_fu_2953_p1;
wire   [31:0] tmp_119_cast_fu_2962_p1;
wire   [31:0] tmp_88_fu_2966_p2;
wire   [15:0] r_V_20_fu_2972_p1;
wire   [16:0] rhs_V_fu_2980_p1;
wire   [16:0] lhs_V_2_fu_2976_p1;
wire   [17:0] lhs_V_3_fu_2990_p1;
wire   [17:0] rhs_V_1_fu_2993_p1;
wire   [17:0] r_V_22_fu_2997_p2;
wire  signed [5:0] r_V_27_fu_3007_p2;
wire  signed [19:0] loc_in_layer_V_fu_3003_p1;
wire   [5:0] tmp_91_fu_3028_p2;
wire  signed [19:0] tmp_123_cast_fu_3034_p1;
wire   [31:0] tmp_90_fu_3024_p1;
wire  signed [31:0] tmp_89_fu_3020_p1;
wire   [31:0] tmp_93_fu_3044_p2;
wire   [0:0] tmp_143_fu_3012_p3;
wire   [19:0] tmp_92_fu_3038_p2;
wire   [19:0] tmp_144_fu_3050_p1;
wire   [19:0] r_V_24_fu_3054_p3;
wire   [5:0] tmp_146_fu_3075_p1;
wire   [5:0] tmp_145_fu_3071_p1;
wire   [13:0] tmp_148_fu_3096_p1;
wire   [1:0] tmp_147_fu_3092_p1;
wire   [7:0] p_Val2_37_fu_3128_p4;
wire   [31:0] p_Val2_37_fu_3128_p5;
wire   [0:0] p_Repl2_12_fu_3109_p2;
wire   [5:0] r_V_28_cast_fu_3086_p2;
wire   [3:0] tmp_103_fu_3152_p4;
wire   [5:0] p_s_fu_3162_p3;
wire   [0:0] p_Repl2_13_fu_3179_p2;
wire   [7:0] r_V_26_fu_3199_p2;
wire   [1:0] tmp_104_fu_3204_p4;
wire   [7:0] arrayNo8_mask_fu_3214_p3;
wire   [31:0] p_Val2_39_fu_3228_p3;
wire   [0:0] p_Repl2_15_fu_3244_p2;
wire   [7:0] tmp_153_fu_3263_p4;
wire   [0:0] p_Repl2_16_fu_3272_p2;
wire   [0:0] p_Repl2_17_fu_3288_p2;
wire   [15:0] r_V_fu_3320_p2;
wire   [3:0] tmp_94_fu_3339_p1;
wire   [3:0] r_V_5_fu_3343_p2;
wire   [5:0] newIndex_trunc_fu_3363_p4;
wire   [3:0] r_V_3_fu_3379_p2;
wire   [31:0] tmp_114_fu_3390_p1;
wire   [31:0] tmp_22_cast_fu_3394_p1;
wire   [31:0] r_V_6_fu_3397_p2;
wire   [15:0] tmp_49_fu_3412_p4;
wire   [31:0] tmp_49_fu_3412_p5;
wire   [0:0] p_Repl2_1_fu_3434_p2;
wire   [10:0] r_V_7_fu_3455_p2;
wire   [4:0] tmp_59_fu_3460_p4;
wire   [10:0] arrayNo7_mask_fu_3470_p3;
wire   [31:0] heap_tree_V_load_1_p_fu_3484_p3;
wire   [0:0] p_Repl2_3_fu_3497_p2;
wire   [0:0] p_Repl2_4_fu_3523_p2;
wire  signed [63:0] maintain_mask_V_load_4_fu_3538_p1;
wire   [63:0] tmp_17_fu_3542_p1;
wire   [63:0] r_V_4_fu_3545_p2;
wire   [63:0] tmp0_V_2_fu_3551_p2;
reg   [47:0] ap_NS_fsm;
reg    ap_condition_1195;
reg    ap_condition_1096;
reg    ap_condition_1612;
reg    ap_condition_842;
reg    ap_condition_1445;
reg    ap_condition_1278;
reg    ap_condition_1695;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
#0 top_heap_V_0 = 64'd18446744073709551615;
#0 top_heap_V_1 = 64'd18446744073709551615;
#0 top_heap_V_2 = 64'd18446744073709551615;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_cmd_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_layer_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_target_V_ap_ack = 1'b0;
end

Ext_KWTA16k_maintbkb #(
    .DataWidth( 33 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
maintain_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(maintain_mask_V_address0),
    .ce0(maintain_mask_V_ce0),
    .q0(maintain_mask_V_q0)
);

Ext_KWTA16k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_0_address0),
    .ce0(heap_tree_V_0_ce0),
    .we0(heap_tree_V_0_we0),
    .d0(heap_tree_V_0_d0),
    .q0(heap_tree_V_0_q0)
);

Ext_KWTA16k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_1_address0),
    .ce0(heap_tree_V_1_ce0),
    .we0(heap_tree_V_1_we0),
    .d0(heap_tree_V_1_d0),
    .q0(heap_tree_V_1_q0)
);

Ext_KWTA16k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_2_address0),
    .ce0(heap_tree_V_2_ce0),
    .we0(heap_tree_V_2_we0),
    .d0(heap_tree_V_2_d0),
    .q0(heap_tree_V_2_q0)
);

Ext_KWTA16k_groupfYi #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
group_tree_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_address0),
    .ce0(group_tree_V_ce0),
    .we0(group_tree_V_we0),
    .d0(group_tree_V_d0),
    .q0(group_tree_V_q0)
);

Ext_KWTA16k_groupg8j #(
    .DataWidth( 31 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

Ext_KWTA16k_shifthbi #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

Ext_KWTA16k_mark_ibs #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

Ext_KWTA16k_extrajbC #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
extra_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(extra_mask_V_address0),
    .ce0(extra_mask_V_ce0),
    .q0(extra_mask_V_q0)
);

Ext_KWTA16k_mux_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA16k_mux_3kbM_U1(
    .din0(heap_tree_V_0_q0),
    .din1(heap_tree_V_1_q0),
    .din2(heap_tree_V_2_q0),
    .din3(p_Val2_s_fu_2077_p4),
    .dout(p_Val2_s_fu_2077_p5)
);

Ext_KWTA16k_mux_3lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
Ext_KWTA16k_mux_3lbW_U2(
    .din0(reg_1607),
    .din1(reg_1583),
    .din2(reg_1595),
    .din3(tmp_51_fu_2329_p4),
    .dout(tmp_51_fu_2329_p5)
);

Ext_KWTA16k_mux_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA16k_mux_3kbM_U3(
    .din0(heap_tree_V_0_q0),
    .din1(heap_tree_V_1_q0),
    .din2(heap_tree_V_2_q0),
    .din3(tmp_69_fu_2685_p4),
    .dout(tmp_69_fu_2685_p5)
);

Ext_KWTA16k_mux_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
Ext_KWTA16k_mux_3mb6_U4(
    .din0(reg_1607),
    .din1(reg_1583),
    .din2(reg_1595),
    .din3(p_Val2_37_fu_3128_p4),
    .dout(p_Val2_37_fu_3128_p5)
);

Ext_KWTA16k_mux_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA16k_mux_3kbM_U5(
    .din0(reg_1607),
    .din1(reg_1583),
    .din2(reg_1595),
    .din3(tmp_49_fu_3412_p4),
    .dout(tmp_49_fu_3412_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op100_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_io)) | ((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd1)) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd0)) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op100_write_state3 == 1'b1) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd0)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op261_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_io)) | ((ap_predicate_op127_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op110_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_io)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op261_write_state13 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((ap_predicate_op127_write_state3 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op110_write_state3 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op261_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_io)) | ((ap_predicate_op127_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op110_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_io)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op261_write_state13 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((ap_predicate_op127_write_state3 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op110_write_state3 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state14) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state34) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1)) | ((ap_predicate_op261_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_io)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
        end else if ((((com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((ap_predicate_op261_write_state13 == 1'b1) & (com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state13)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo1_reg_3861 == 6'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        heap_tree_V_1_load_1_reg_861 <= tmp_40_fu_2341_p2;
    end else if (((~(arrayNo1_reg_3861 == 6'd1) & ~(arrayNo1_reg_3861 == 6'd0) & (1'b1 == ap_CS_fsm_state18)) | ((arrayNo1_reg_3861 == 6'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        heap_tree_V_1_load_1_reg_861 <= reg_1583;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo3_reg_3789 == 5'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_1_load_2_reg_828 <= p_Result_s_fu_2089_p4;
    end else if (((~(arrayNo3_reg_3789 == 5'd1) & ~(arrayNo3_reg_3789 == 5'd0) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_3789 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_1_load_2_reg_828 <= heap_tree_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (arrayNo6_fu_3115_p4 == 2'd1))) begin
        heap_tree_V_1_load_3_reg_1462 <= p_Result_12_fu_3140_p4;
    end else if (((~(arrayNo6_fu_3115_p4 == 2'd1) & ~(arrayNo6_fu_3115_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == ap_CS_fsm_state37) & (arrayNo6_fu_3115_p4 == 2'd0)))) begin
        heap_tree_V_1_load_3_reg_1462 <= reg_1583;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_reg_4199 == 5'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        heap_tree_V_1_load_reg_1506 <= tmp_26_fu_3424_p2;
    end else if (((~(arrayNo_reg_4199 == 5'd1) & ~(arrayNo_reg_4199 == 5'd0) & (1'b1 == ap_CS_fsm_state43)) | ((arrayNo_reg_4199 == 5'd0) & (1'b1 == ap_CS_fsm_state43)))) begin
        heap_tree_V_1_load_reg_1506 <= reg_1583;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo1_reg_3861 == 6'd1) & ~(arrayNo1_reg_3861 == 6'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        heap_tree_V_2_load_1_reg_849 <= tmp_40_fu_2341_p2;
    end else if ((((arrayNo1_reg_3861 == 6'd1) & (1'b1 == ap_CS_fsm_state18)) | ((arrayNo1_reg_3861 == 6'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        heap_tree_V_2_load_1_reg_849 <= reg_1595;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (cond1_fu_3478_p2 == 1'd0))) begin
        heap_tree_V_2_load_2_reg_1517 <= tmp_29_fu_3492_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        heap_tree_V_2_load_2_reg_1517 <= heap_tree_V_2_load_reg_1494;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (cond2_fu_2399_p2 == 1'd0))) begin
        heap_tree_V_2_load_3_reg_872 <= tmp_43_fu_2413_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        heap_tree_V_2_load_3_reg_872 <= heap_tree_V_2_load_1_reg_849;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo3_reg_3789 == 5'd1) & ~(arrayNo3_reg_3789 == 5'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_2_load_4_reg_816 <= p_Result_s_fu_2089_p4;
    end else if ((((arrayNo3_reg_3789 == 5'd1) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_3789 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_2_load_4_reg_816 <= heap_tree_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo6_fu_3115_p4 == 2'd1) & ~(arrayNo6_fu_3115_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        heap_tree_V_2_load_6_reg_1450 <= p_Result_12_fu_3140_p4;
    end else if ((((1'b1 == ap_CS_fsm_state37) & (arrayNo6_fu_3115_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state37) & (arrayNo6_fu_3115_p4 == 2'd0)))) begin
        heap_tree_V_2_load_6_reg_1450 <= reg_1595;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo_reg_4199 == 5'd1) & ~(arrayNo_reg_4199 == 5'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        heap_tree_V_2_load_reg_1494 <= tmp_26_fu_3424_p2;
    end else if ((((arrayNo_reg_4199 == 5'd1) & (1'b1 == ap_CS_fsm_state43)) | ((arrayNo_reg_4199 == 5'd0) & (1'b1 == ap_CS_fsm_state43)))) begin
        heap_tree_V_2_load_reg_1494 <= reg_1595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_fu_1639_p2 == 1'd1)) begin
            layer0_V_reg_722 <= 5'd14;
        end else if ((1'b1 == ap_condition_842)) begin
            layer0_V_reg_722 <= 5'd30;
        end else if (((16'd2 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd31;
        end else if (((16'd4 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd0;
        end else if (((16'd8 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd1;
        end else if (((16'd16 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd2;
        end else if (((16'd32 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd3;
        end else if (((16'd64 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd4;
        end else if (((16'd128 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd5;
        end else if (((16'd256 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd6;
        end else if (((16'd512 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd7;
        end else if (((16'd1024 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd8;
        end else if (((16'd2048 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd9;
        end else if (((16'd4096 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd10;
        end else if (((16'd8192 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd11;
        end else if (((16'd16384 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd12;
        end else if (((16'd32768 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0))) begin
            layer0_V_reg_722 <= 5'd13;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        if ((tmp_73_fu_2736_p2 == 1'd1)) begin
            p_0102_0_i_reg_1191 <= 5'd0;
        end else if ((1'b1 == ap_condition_1445)) begin
            p_0102_0_i_reg_1191 <= 5'd16;
        end else if (((16'd2 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd17;
        end else if (((16'd4 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd18;
        end else if (((16'd8 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd19;
        end else if (((16'd16 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd20;
        end else if (((16'd32 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd21;
        end else if (((16'd64 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd22;
        end else if (((16'd128 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd23;
        end else if (((16'd256 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd24;
        end else if (((16'd512 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd25;
        end else if (((16'd1024 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd26;
        end else if (((16'd2048 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd27;
        end else if (((16'd4096 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd28;
        end else if (((16'd8192 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd29;
        end else if (((16'd16384 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd30;
        end else if (((16'd32768 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0))) begin
            p_0102_0_i_reg_1191 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(16'd2 == AA_V_fu_2516_p1) & ~(16'd4 == AA_V_fu_2516_p1) & ~(16'd8 == AA_V_fu_2516_p1) & ~(16'd16 == AA_V_fu_2516_p1) & ~(16'd32 == AA_V_fu_2516_p1) & ~(16'd64 == AA_V_fu_2516_p1) & ~(16'd128 == AA_V_fu_2516_p1) & ~(16'd256 == AA_V_fu_2516_p1) & ~(16'd512 == AA_V_fu_2516_p1) & ~(16'd1024 == AA_V_fu_2516_p1) & ~(16'd2048 == AA_V_fu_2516_p1) & ~(16'd4096 == AA_V_fu_2516_p1) & ~(16'd8192 == AA_V_fu_2516_p1) & ~(16'd16384 == AA_V_fu_2516_p1) & ~(16'd32768 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd1)))) begin
        p_0167_0_i1_reg_891 <= 4'd0;
    end else if (((16'd2 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd1;
    end else if (((16'd4 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd2;
    end else if (((16'd8 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd3;
    end else if (((16'd16 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd4;
    end else if (((16'd32 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd5;
    end else if (((16'd64 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd6;
    end else if (((16'd128 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd7;
    end else if (((16'd256 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd8;
    end else if (((16'd512 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd9;
    end else if (((16'd1024 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd10;
    end else if (((16'd2048 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd11;
    end else if (((16'd4096 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd12;
    end else if (((16'd8192 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd13;
    end else if (((16'd16384 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd14;
    end else if (((16'd32768 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        p_0167_0_i1_reg_891 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd1)) | (~(16'd2 == AA_V_2_fu_2833_p1) & ~(16'd4 == AA_V_2_fu_2833_p1) & ~(16'd8 == AA_V_2_fu_2833_p1) & ~(16'd16 == AA_V_2_fu_2833_p1) & ~(16'd32 == AA_V_2_fu_2833_p1) & ~(16'd64 == AA_V_2_fu_2833_p1) & ~(16'd128 == AA_V_2_fu_2833_p1) & ~(16'd256 == AA_V_2_fu_2833_p1) & ~(16'd512 == AA_V_2_fu_2833_p1) & ~(16'd1024 == AA_V_2_fu_2833_p1) & ~(16'd2048 == AA_V_2_fu_2833_p1) & ~(16'd4096 == AA_V_2_fu_2833_p1) & ~(16'd8192 == AA_V_2_fu_2833_p1) & ~(16'd16384 == AA_V_2_fu_2833_p1) & ~(16'd32768 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0)))) begin
        p_0167_0_i_reg_1264 <= 4'd0;
    end else if (((16'd2 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd1;
    end else if (((16'd4 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd2;
    end else if (((16'd8 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd3;
    end else if (((16'd16 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd4;
    end else if (((16'd32 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd5;
    end else if (((16'd64 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd6;
    end else if (((16'd128 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd7;
    end else if (((16'd256 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd8;
    end else if (((16'd512 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd9;
    end else if (((16'd1024 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd10;
    end else if (((16'd2048 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd11;
    end else if (((16'd4096 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd12;
    end else if (((16'd8192 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd13;
    end else if (((16'd16384 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd14;
    end else if (((16'd32768 == AA_V_2_fu_2833_p1) & (1'b1 == ap_CS_fsm_state31) & (tmp_81_fu_2869_p2 == 1'd0))) begin
        p_0167_0_i_reg_1264 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_54_fu_1959_p2 == 1'd1))) begin
        p_02178_0_in_in_reg_797 <= p_Result_21_fu_1999_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_02178_0_in_in_reg_797 <= p_Result_19_fu_1918_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_54_fu_1959_p2 == 1'd1))) begin
        p_02307_0_in_reg_788 <= r_V_16_fu_2013_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_02307_0_in_reg_788 <= r_V_12_fu_1932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((tmp_63_fu_2580_p2 == 1'd1)) begin
            p_0244_0_i1_reg_1062 <= 5'd0;
        end else if ((1'b1 == ap_condition_1278)) begin
            p_0244_0_i1_reg_1062 <= 5'd16;
        end else if (((16'd2 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd17;
        end else if (((16'd4 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd18;
        end else if (((16'd8 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd19;
        end else if (((16'd16 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd20;
        end else if (((16'd32 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd21;
        end else if (((16'd64 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd22;
        end else if (((16'd128 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd23;
        end else if (((16'd256 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd24;
        end else if (((16'd512 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd25;
        end else if (((16'd1024 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd26;
        end else if (((16'd2048 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd27;
        end else if (((16'd4096 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd28;
        end else if (((16'd8192 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd29;
        end else if (((16'd16384 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd30;
        end else if (((16'd32768 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1062 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((tmp_61_fu_2570_p2 == 1'd1)) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_1195)) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd2 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd4 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd8 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd16 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd32 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd64 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd128 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b0;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd256 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd512 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd1024 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd2048 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b0;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd4096 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd8192 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b0;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd16384 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b0;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end else if (((16'd32768 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1005[0] <= 1'b1;
            p_0248_0_i1_reg_1005[1] <= 1'b1;
            p_0248_0_i1_reg_1005[2] <= 1'b1;
            p_0248_0_i1_reg_1005[3] <= 1'b1;
            p_0248_0_i1_reg_1005[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((tmp_83_fu_2885_p2 == 1'd1)) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_1695)) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd2 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd4 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd8 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd16 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd32 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd64 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd128 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b0;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd256 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd512 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd1024 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd2048 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b0;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd4096 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd8192 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b0;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd16384 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b0;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end else if (((16'd32768 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1377[0] <= 1'b1;
            p_0248_0_i_reg_1377[1] <= 1'b1;
            p_0248_0_i_reg_1377[2] <= 1'b1;
            p_0248_0_i_reg_1377[3] <= 1'b1;
            p_0248_0_i_reg_1377[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((tmp_52_fu_2560_p2 == 1'd1)) begin
            p_0252_0_i1_reg_948 <= 5'd0;
        end else if ((1'b1 == ap_condition_1096)) begin
            p_0252_0_i1_reg_948 <= 5'd16;
        end else if (((16'd2 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd17;
        end else if (((16'd4 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd18;
        end else if (((16'd8 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd19;
        end else if (((16'd16 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd20;
        end else if (((16'd32 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd21;
        end else if (((16'd64 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd22;
        end else if (((16'd128 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd23;
        end else if (((16'd256 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd24;
        end else if (((16'd512 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd25;
        end else if (((16'd1024 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd26;
        end else if (((16'd2048 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd27;
        end else if (((16'd4096 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd28;
        end else if (((16'd8192 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd29;
        end else if (((16'd16384 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd30;
        end else if (((16'd32768 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            p_0252_0_i1_reg_948 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_54_fu_1959_p2 == 1'd1))) begin
        p_4_reg_779 <= now1_V_1_fu_2019_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_4_reg_779 <= now1_V_fu_1938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (cond_fu_2168_p2 == 1'd0))) begin
        p_Val2_32_reg_839 <= p_Result_8_fu_2182_p4;
    end else if (((1'b1 == ap_CS_fsm_state12) & (cond_reg_3833 == 1'd1))) begin
        p_Val2_32_reg_839 <= heap_tree_V_2_load_4_reg_816;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (cond3_fu_3222_p2 == 1'd0))) begin
        p_Val2_41_reg_1473 <= p_Result_14_fu_3236_p4;
    end else if (((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (cond3_reg_4155 == 1'd1) & (tmp_4_reg_3625 == 1'd1))) begin
        p_Val2_41_reg_1473 <= heap_tree_V_2_load_6_reg_1450;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_54_fu_1959_p2 == 1'd1))) begin
        p_Val2_43_reg_806 <= p_Result_20_fu_1989_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_43_reg_806 <= tmp0_V_fu_1914_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        storemerge1_reg_1483 <= p_Result_4_fu_3529_p4;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        storemerge1_reg_1483 <= tmp_20_fu_3581_p2;
    end else if (((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (tmp_4_reg_3625 == 1'd1))) begin
        storemerge1_reg_1483 <= p_Result_17_fu_3294_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        storemerge_reg_882 <= p_Result_6_fu_2450_p4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        storemerge_reg_882 <= tmp_35_fu_2496_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        top_heap_V_0 <= tmp_18_fu_3557_p2;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        top_heap_V_0 <= p_Result_1_fu_3439_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        top_heap_V_0 <= p_Result_13_fu_3184_p4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        top_heap_V_0 <= tmp_33_fu_2472_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        top_heap_V_0 <= p_Result_2_fu_2356_p4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        top_heap_V_0 <= p_Result_7_fu_2109_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        top_heap_V_1 <= tmp_19_fu_3569_p2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        top_heap_V_1 <= p_Result_3_fu_3502_p4;
    end else if (((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (tmp_4_reg_3625 == 1'd1))) begin
        top_heap_V_1 <= p_Result_15_fu_3249_p4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        top_heap_V_1 <= tmp_34_fu_2484_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        top_heap_V_1 <= p_Result_5_fu_2423_p4;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_3_reg_3633 == 1'd0) & (tmp_6_reg_3629 == 1'd1) & (1'b0 == ap_block_state13_io))) begin
        top_heap_V_1 <= p_Result_9_fu_2217_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (((tmp_28_reg_4180 == 1'd0) & (tmp_5_reg_3659 == 1'd1) & (tmp_4_reg_3625 == 1'd1)) | ((or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (tmp_4_reg_3625 == 1'd1))))) begin
        top_heap_V_2 <= ap_phi_mux_storemerge1_phi_fu_1486_p6;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        top_heap_V_2 <= storemerge_reg_882;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_3_reg_3633 == 1'd0) & (tmp_6_reg_3629 == 1'd1) & (1'b0 == ap_block_state13_io))) begin
        top_heap_V_2 <= p_Result_11_fu_2247_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd1))) begin
        TMP_0_V_reg_3678 <= TMP_0_V_fu_1717_p3;
        p_Val2_38_reg_3668 <= top_heap_V_0;
        p_Val2_40_reg_3673 <= top_heap_V_1;
        p_Val2_42_reg_3663 <= top_heap_V_2;
        p_not_reg_3683 <= p_not_fu_1725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        addr_HTA_V_3_reg_4166 <= com_port_allocated_addr_V;
        loc2_V_reg_4175 <= loc2_V_fu_3309_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_read_reg_3587 <= alloc_cmd;
        alloc_free_target_re_reg_3598 <= alloc_free_target;
        free_target_V_reg_3607 <= free_target_V_fu_1619_p1;
        p_Result_18_reg_3613 <= p_Result_18_fu_1629_p4;
        size_V_reg_3593 <= size_V_fu_1615_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (grp_fu_1560_p2 == 1'd0))) begin
        arrayNo1_reg_3861 <= {{alloc_free_target_re_reg_3598[19:14]}};
        heap_tree_V_0_addr_1_reg_3866 <= newIndex_fu_2295_p1;
        heap_tree_V_1_addr_1_reg_3871 <= newIndex_fu_2295_p1;
        heap_tree_V_2_addr_1_reg_3876 <= newIndex_fu_2295_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        arrayNo3_reg_3789 <= {{tmp_37_reg_3709[15:11]}};
        heap_tree_V_0_addr_2_reg_3794 <= newIndex4_fu_2054_p1;
        heap_tree_V_1_addr_2_reg_3799 <= newIndex4_fu_2054_p1;
        heap_tree_V_2_addr_2_reg_3804 <= newIndex4_fu_2054_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd0) & (tmp_28_fu_3313_p3 == 1'd0))) begin
        arrayNo_reg_4199 <= {{addr_HTA_V_3_reg_4166[15:11]}};
        heap_tree_V_0_addr_reg_4204 <= newIndex3_fu_3372_p1;
        heap_tree_V_1_addr_reg_4209 <= newIndex3_fu_3372_p1;
        heap_tree_V_2_addr_reg_4214 <= newIndex3_fu_3372_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        cond3_reg_4155 <= cond3_fu_3222_p2;
        i_assign_6_reg_4149[7 : 0] <= i_assign_6_fu_3176_p1[7 : 0];
        p_Result_14_reg_4159 <= p_Result_14_fu_3236_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        cond_reg_3833 <= cond_fu_2168_p2;
        i_assign_4_reg_3827[10 : 0] <= i_assign_4_fu_2101_p1[10 : 0];
        p_Result_8_reg_3837 <= p_Result_8_fu_2182_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        extra_mask_V_load_reg_3694 <= extra_mask_V_q0;
        r_V_31_reg_3688 <= r_V_31_fu_1786_p3;
        tmp_30_reg_3699 <= tmp_30_fu_1794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd0))) begin
        group_tree_V_addr_1_reg_4049 <= tmp_77_fu_2783_p1;
        tree_offset_V_reg_4043 <= tree_offset_V_fu_2777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        group_tree_V_addr_reg_3726 <= tmp_38_fu_1848_p1;
        loc2_V_2_reg_3715 <= loc2_V_2_fu_1834_p1;
        loc_in_group_tree_V_3_reg_3704 <= loc_in_group_tree_V_3_fu_1816_p2;
        r_V_9_reg_3720 <= {{tmp_37_fu_1825_p2[15:5]}};
        tmp_37_reg_3709 <= tmp_37_fu_1825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        group_tree_tmp_V_reg_4059 <= group_tree_tmp_V_fu_2802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        heap_tree_V_0_addr_3_reg_3985 <= newIndex6_fu_2643_p1;
        heap_tree_V_1_addr_3_reg_3990 <= newIndex6_fu_2643_p1;
        heap_tree_V_2_addr_3_reg_3995 <= newIndex6_fu_2643_p1;
        tmp_66_reg_3976 <= tmp_66_fu_2619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        i_assign_1_reg_3900[10 : 0] <= i_assign_1_fu_2348_p1[10 : 0];
        tmp_43_reg_3909 <= tmp_43_fu_2413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_assign_3_reg_3814[4 : 0] <= i_assign_3_fu_2065_p1[4 : 0];
        p_Result_s_reg_3820 <= p_Result_s_fu_2089_p4;
        tmp_119_reg_3809 <= tmp_119_fu_2061_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        i_assign_5_reg_4128[5 : 0] <= i_assign_5_fu_3106_p1[5 : 0];
        p_Repl2_14_reg_4144 <= p_Repl2_14_fu_3170_p2;
        p_Result_12_reg_4137 <= p_Result_12_fu_3140_p4;
        tmp0_V_5_cast_reg_4123 <= tmp0_V_5_cast_fu_3100_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        i_assign_reg_4238[10 : 0] <= i_assign_fu_3431_p1[10 : 0];
        tmp_29_reg_4247 <= tmp_29_fu_3492_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        lhs_V_7_cast_reg_4108[4 : 0] <= lhs_V_7_cast_fu_2949_p1[4 : 0];
        r_V_21_reg_4113 <= r_V_21_fu_2984_p2;
        tmp_85_reg_4103 <= tmp_85_fu_2943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op110_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        loc2_V_1_reg_3647 <= {{alloc_free_target_re_reg_3598[7:3]}};
        phitmp2_reg_3652 <= {{alloc_free_target_re_reg_3598[18:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mark_mask_V_load_reg_3741 <= mark_mask_V_q0;
        tmp_99_reg_3736 <= tmp_99_fu_1868_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        or_cond_reg_4039 <= or_cond_fu_2760_p2;
        tmp_74_reg_4034 <= tmp_74_fu_2746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_0167_0_i1_cast_reg_3952[3 : 0] <= p_0167_0_i1_cast_fu_2556_p1[3 : 0];
        p_0248_0_i1_cast_reg_3968[5 : 0] <= p_0248_0_i1_cast_fu_2576_p1[5 : 0];
        p_0252_0_i1_cast_reg_3960[4 : 0] <= p_0252_0_i1_cast_fu_2566_p1[4 : 0];
        tmp0_V_6_reg_3932 <= tmp0_V_6_fu_2512_p2;
        tmp_9_reg_3926[4 : 0] <= tmp_9_fu_2508_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_0252_0_i_cast_reg_4090[4 : 0] <= p_0252_0_i_cast_fu_2881_p1[4 : 0];
        tmp_138_reg_4079 <= group_tree_tmp_maske_fu_2827_p2[32'd33];
        tree_offset_V_cast_reg_4065[12 : 0] <= tree_offset_V_cast_fu_2808_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_061_0_i_cast_reg_4026[3 : 0] <= p_061_0_i_cast_fu_2732_p1[3 : 0];
        tmp_71_reg_4012 <= tmp_71_fu_2703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Repl2_10_reg_3844 <= p_Repl2_10_fu_2201_p2;
        tmp_62_reg_3849 <= tmp_62_fu_2207_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        r_V_29_reg_3886 <= r_V_29_fu_2320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd0))) begin
        r_V_s_reg_4184 <= {{addr_HTA_V_3_reg_4166[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd0) & (tmp_6_fu_1659_p2 == 1'd1)))) begin
        reg_1566 <= grp_fu_1533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((ap_predicate_op110_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_1570 <= {{alloc_free_target_re_reg_3598[18:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_1575 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_1579 <= group_tree_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_1583 <= heap_tree_V_1_q0;
        reg_1595 <= heap_tree_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_1607 <= heap_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_1611 <= maintain_mask_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_24_reg_4224 <= tmp_24_fu_3403_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_26_reg_4231 <= tmp_26_fu_3424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41))) begin
        tmp_28_reg_4180 <= addr_HTA_V_3_reg_4166[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1654_p2 == 1'd0) & (tmp_6_fu_1659_p2 == 1'd1))) begin
        tmp_3_reg_3633 <= grp_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_40_reg_3893 <= tmp_40_fu_2341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_4_reg_3625 <= tmp_4_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1654_p2 == 1'd1))) begin
        tmp_5_reg_3659 <= grp_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_69_reg_4000 <= tmp_69_fu_2685_p5;
        tmp_70_reg_4007 <= tmp_70_fu_2697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1654_p2 == 1'd0))) begin
        tmp_6_reg_3629 <= tmp_6_fu_1659_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd0))) begin
        alloc_addr = tmp_8_fu_3325_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        alloc_addr = tmp_95_fu_3062_p1;
    end else if ((((ap_predicate_op100_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd1)))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op100_write_state3 == 1'b1) & (ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd0)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd1)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1659_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd0)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((~(16'd2 == AA_V_fu_2516_p1) & ~(16'd4 == AA_V_fu_2516_p1) & ~(16'd8 == AA_V_fu_2516_p1) & ~(16'd16 == AA_V_fu_2516_p1) & ~(16'd32 == AA_V_fu_2516_p1) & ~(16'd64 == AA_V_fu_2516_p1) & ~(16'd128 == AA_V_fu_2516_p1) & ~(16'd256 == AA_V_fu_2516_p1) & ~(16'd512 == AA_V_fu_2516_p1) & ~(16'd1024 == AA_V_fu_2516_p1) & ~(16'd2048 == AA_V_fu_2516_p1) & ~(16'd4096 == AA_V_fu_2516_p1) & ~(16'd8192 == AA_V_fu_2516_p1) & ~(16'd16384 == AA_V_fu_2516_p1) & ~(16'd32768 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd1)))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd0;
    end else if (((16'd2 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd1;
    end else if (((16'd4 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd2;
    end else if (((16'd8 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd3;
    end else if (((16'd16 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd4;
    end else if (((16'd32 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd5;
    end else if (((16'd64 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd6;
    end else if (((16'd128 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd7;
    end else if (((16'd256 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd8;
    end else if (((16'd512 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_fu_2516_p1) & (1'b1 == ap_CS_fsm_state25) & (tmp_s_fu_2550_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i1_phi_fu_894_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((tmp_61_fu_2570_p2 == 1'd1)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd0;
        end else if ((1'b1 == ap_condition_1195)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd32;
        end else if (((16'd2 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd33;
        end else if (((16'd4 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd34;
        end else if (((16'd8 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd35;
        end else if (((16'd16 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd36;
        end else if (((16'd32 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd37;
        end else if (((16'd64 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd38;
        end else if (((16'd128 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd39;
        end else if (((16'd256 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd40;
        end else if (((16'd512 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd41;
        end else if (((16'd1024 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd42;
        end else if (((16'd2048 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd43;
        end else if (((16'd4096 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd44;
        end else if (((16'd8192 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd45;
        end else if (((16'd16384 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd46;
        end else if (((16'd32768 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 6'd47;
        end else begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((tmp_52_fu_2560_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_1096)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd16;
        end else if (((16'd2 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd17;
        end else if (((16'd4 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd18;
        end else if (((16'd8 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd19;
        end else if (((16'd16 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd20;
        end else if (((16'd32 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd21;
        end else if (((16'd64 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd22;
        end else if (((16'd128 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd23;
        end else if (((16'd256 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd24;
        end else if (((16'd512 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i1_phi_fu_951_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((tmp_82_fu_2875_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_1612)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd16;
        end else if (((16'd2 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd17;
        end else if (((16'd4 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd18;
        end else if (((16'd8 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd19;
        end else if (((16'd16 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd20;
        end else if (((16'd32 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd21;
        end else if (((16'd64 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd22;
        end else if (((16'd128 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd23;
        end else if (((16'd256 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd24;
        end else if (((16'd512 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i_phi_fu_1324_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd1)) | (~(16'd2 == AA_V_1_fu_2712_p1) & ~(16'd4 == AA_V_1_fu_2712_p1) & ~(16'd8 == AA_V_1_fu_2712_p1) & ~(16'd16 == AA_V_1_fu_2712_p1) & ~(16'd32 == AA_V_1_fu_2712_p1) & ~(16'd64 == AA_V_1_fu_2712_p1) & ~(16'd128 == AA_V_1_fu_2712_p1) & ~(16'd256 == AA_V_1_fu_2712_p1) & ~(16'd512 == AA_V_1_fu_2712_p1) & ~(16'd1024 == AA_V_1_fu_2712_p1) & ~(16'd2048 == AA_V_1_fu_2712_p1) & ~(16'd4096 == AA_V_1_fu_2712_p1) & ~(16'd8192 == AA_V_1_fu_2712_p1) & ~(16'd16384 == AA_V_1_fu_2712_p1) & ~(16'd32768 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0)))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd0;
    end else if (((16'd2 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd1;
    end else if (((16'd4 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd2;
    end else if (((16'd8 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd3;
    end else if (((16'd16 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd4;
    end else if (((16'd32 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd5;
    end else if (((16'd64 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd6;
    end else if (((16'd128 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd7;
    end else if (((16'd256 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd8;
    end else if (((16'd512 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_1_fu_2712_p1) & (1'b1 == ap_CS_fsm_state28) & (tmp_72_fu_2726_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_061_0_i_phi_fu_1138_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (cond3_reg_4155 == 1'd1) & (tmp_4_reg_3625 == 1'd1))) begin
        ap_phi_mux_p_Val2_41_phi_fu_1476_p4 = heap_tree_V_2_load_6_reg_1450;
    end else begin
        ap_phi_mux_p_Val2_41_phi_fu_1476_p4 = p_Val2_41_reg_1473;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (tmp_4_reg_3625 == 1'd1))) begin
        ap_phi_mux_storemerge1_phi_fu_1486_p6 = p_Result_17_fu_3294_p4;
    end else begin
        ap_phi_mux_storemerge1_phi_fu_1486_p6 = storemerge1_reg_1483;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_cmd_ap_ack = com_port_cmd_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_cmd_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = com_port_layer_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_target_V_ap_ack = com_port_target_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_target_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        com_port_allocated_addr_V_ap_ack = 1'b1;
    end else begin
        com_port_allocated_addr_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        com_port_allocated_addr_V_blk_n = com_port_allocated_addr_V_ap_vld;
    end else begin
        com_port_allocated_addr_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        com_port_cmd = 8'd4;
    end else if (((ap_predicate_op127_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_cmd = 8'd2;
    end else if ((((ap_predicate_op261_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((ap_predicate_op110_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        com_port_cmd = 8'd3;
    end else begin
        com_port_cmd = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op261_write_state13 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state13)) | ((ap_predicate_op127_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op110_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)))) begin
        com_port_cmd_ap_vld = 1'b1;
    end else begin
        com_port_cmd_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state13) & (tmp_3_reg_3633 == 1'd0) & (tmp_62_reg_3849 == 1'd1) & (tmp_6_reg_3629 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd1) & (tmp_4_fu_1654_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1654_p2 == 1'd0) & (grp_fu_1527_p2 == 1'd1) & (tmp_6_fu_1659_p2 == 1'd1)))) begin
        com_port_cmd_blk_n = com_port_cmd_ap_ack;
    end else begin
        com_port_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((ap_predicate_op261_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)))) begin
        com_port_layer_V = 8'd11;
    end else if (((ap_predicate_op127_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_layer_V = p_2_fu_1731_p1;
    end else if (((ap_predicate_op110_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_layer_V = p_3_fu_1670_p1;
    end else begin
        com_port_layer_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op261_write_state13 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state13)) | ((ap_predicate_op127_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op110_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)))) begin
        com_port_layer_V_ap_vld = 1'b1;
    end else begin
        com_port_layer_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state13) & (tmp_3_reg_3633 == 1'd0) & (tmp_62_reg_3849 == 1'd1) & (tmp_6_reg_3629 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd1) & (tmp_4_fu_1654_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1654_p2 == 1'd0) & (grp_fu_1527_p2 == 1'd1) & (tmp_6_fu_1659_p2 == 1'd1)))) begin
        com_port_layer_V_blk_n = com_port_layer_V_ap_ack;
    end else begin
        com_port_layer_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        com_port_target_V = tree_offset_V_cast_reg_4065;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((ap_predicate_op261_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)))) begin
        com_port_target_V = reg_1570;
    end else begin
        com_port_target_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state14)) | ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state34)) | ((ap_predicate_op261_write_state13 == 1'b1) & (ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state13)))) begin
        com_port_target_V_ap_vld = 1'b1;
    end else begin
        com_port_target_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state13) & (tmp_3_reg_3633 == 1'd0) & (tmp_62_reg_3849 == 1'd1) & (tmp_6_reg_3629 == 1'd1)))) begin
        com_port_target_V_blk_n = com_port_target_V_ap_ack;
    end else begin
        com_port_target_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        extra_mask_V_ce0 = 1'b1;
    end else begin
        extra_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        group_tree_V_address0 = group_tree_V_addr_1_reg_4049;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        group_tree_V_address0 = tmp_77_fu_2783_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        group_tree_V_address0 = group_tree_V_addr_reg_3726;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        group_tree_V_address0 = tmp_38_fu_1848_p1;
    end else begin
        group_tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)))) begin
        group_tree_V_ce0 = 1'b1;
    end else begin
        group_tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        group_tree_V_d0 = r_V_25_fu_3079_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        group_tree_V_d0 = p_5_fu_2029_p2;
    end else begin
        group_tree_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state9))) begin
        group_tree_V_we0 = 1'b1;
    end else begin
        group_tree_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_reg_4204;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_0_address0 = newIndex3_fu_3372_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_3_reg_3985;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        heap_tree_V_0_address0 = newIndex6_fu_2643_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_1_reg_3866;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        heap_tree_V_0_address0 = newIndex_fu_2295_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_2_reg_3794;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_0_address0 = newIndex4_fu_2054_p1;
    end else begin
        heap_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41)))) begin
        heap_tree_V_0_ce0 = 1'b1;
    end else begin
        heap_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        heap_tree_V_0_d0 = tmp_26_fu_3424_p2;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        heap_tree_V_0_d0 = p_Result_12_fu_3140_p4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_0_d0 = tmp_40_fu_2341_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_d0 = p_Result_s_fu_2089_p4;
    end else begin
        heap_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo_reg_4199 == 5'd0) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == ap_CS_fsm_state37) & (arrayNo6_fu_3115_p4 == 2'd0)) | ((arrayNo1_reg_3861 == 6'd0) & (1'b1 == ap_CS_fsm_state18)) | ((arrayNo3_reg_3789 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_0_we0 = 1'b1;
    end else begin
        heap_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state45))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_reg_4209;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_1_address0 = newIndex3_fu_3372_p1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_3_reg_3990;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        heap_tree_V_1_address0 = newIndex6_fu_2643_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_1_reg_3871;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        heap_tree_V_1_address0 = newIndex_fu_2295_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_2_reg_3799;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_1_address0 = newIndex4_fu_2054_p1;
    end else begin
        heap_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state39) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41)))) begin
        heap_tree_V_1_ce0 = 1'b1;
    end else begin
        heap_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        heap_tree_V_1_d0 = tmp_29_reg_4247;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        heap_tree_V_1_d0 = tmp_26_fu_3424_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        heap_tree_V_1_d0 = p_Result_14_reg_4159;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        heap_tree_V_1_d0 = p_Result_12_fu_3140_p4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        heap_tree_V_1_d0 = tmp_43_reg_3909;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_1_d0 = tmp_40_fu_2341_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        heap_tree_V_1_d0 = p_Result_8_reg_3837;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_1_d0 = p_Result_s_fu_2089_p4;
    end else begin
        heap_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state45) | ((arrayNo_reg_4199 == 5'd1) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == ap_CS_fsm_state37) & (arrayNo6_fu_3115_p4 == 2'd1)) | ((arrayNo1_reg_3861 == 6'd1) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_CS_fsm_state12) & (cond_reg_3833 == 1'd1)) | ((arrayNo3_reg_3789 == 5'd1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (cond3_reg_4155 == 1'd1) & (tmp_4_reg_3625 == 1'd1)))) begin
        heap_tree_V_1_we0 = 1'b1;
    end else begin
        heap_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_reg_4214;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_2_address0 = newIndex3_fu_3372_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_3_reg_3995;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        heap_tree_V_2_address0 = newIndex6_fu_2643_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_1_reg_3876;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        heap_tree_V_2_address0 = newIndex_fu_2295_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_2_reg_3804;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_2_address0 = newIndex4_fu_2054_p1;
    end else begin
        heap_tree_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_io)) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41)))) begin
        heap_tree_V_2_ce0 = 1'b1;
    end else begin
        heap_tree_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        heap_tree_V_2_d0 = tmp_31_fu_3517_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        heap_tree_V_2_d0 = p_Result_16_fu_3278_p4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_2_d0 = tmp_45_fu_2438_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        heap_tree_V_2_d0 = p_Result_10_fu_2232_p4;
    end else begin
        heap_tree_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_state13) & (tmp_3_reg_3633 == 1'd0) & (tmp_6_reg_3629 == 1'd1) & (1'b0 == ap_block_state13_io)) | ((1'b1 == ap_CS_fsm_state39) & (or_cond_reg_4039 == 1'd0) & (tmp_5_reg_3659 == 1'd0) & (tmp_4_reg_3625 == 1'd1)))) begin
        heap_tree_V_2_we0 = 1'b1;
    end else begin
        heap_tree_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd1) & (tmp_28_fu_3313_p3 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_16_fu_3385_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd0) & (tmp_28_fu_3313_p3 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_21_fu_3349_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (grp_fu_1560_p2 == 1'd1))) begin
        maintain_mask_V_address0 = tmp_27_fu_2308_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (grp_fu_1560_p2 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_36_fu_2272_p1;
    end else begin
        maintain_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state16) & (grp_fu_1560_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (grp_fu_1560_p2 == 1'd0)) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd1) & (tmp_28_fu_3313_p3 == 1'd0)) | ((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd0) & (tmp_28_fu_3313_p3 == 1'd0)))) begin
        maintain_mask_V_ce0 = 1'b1;
    end else begin
        maintain_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mark_mask_V_address0 = tmp_97_fu_3067_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        mark_mask_V_address0 = tmp_41_fu_1863_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state5))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shift_constant_V_address0 = tmp_9_reg_3926;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_constant_V_address0 = tmp_23_fu_1664_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd1) & (tmp_4_fu_1654_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1654_p2 == 1'd0) & (grp_fu_1527_p2 == 1'd1) & (tmp_6_fu_1659_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1527_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd0) & (tmp_6_fu_1659_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1659_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_54_fu_1959_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_io))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_fu_1560_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (cond2_fu_2399_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29) & (or_cond_fu_2760_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_io))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state40 : begin
            if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (tmp_28_fu_3313_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd1) & (tmp_28_fu_3313_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((1'b0 == ap_block_state41_io) & (1'b1 == ap_CS_fsm_state41) & (grp_fu_1560_p2 == 1'd0) & (tmp_28_fu_3313_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (cond1_fu_3478_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AA_V_1_fu_2712_p1 = tmp1_V_fu_2707_p2[15:0];

assign AA_V_2_fu_2833_p1 = group_tree_tmp_maske_fu_2827_p2[15:0];

assign AA_V_fu_2516_p1 = tmp0_V_6_fu_2512_p2[15:0];

assign BB_V_1_fu_2716_p4 = {{tmp1_V_fu_2707_p2[31:16]}};

assign BB_V_2_fu_2837_p4 = {{group_tree_tmp_maske_fu_2827_p2[31:16]}};

assign BB_V_fu_2520_p4 = {{tmp0_V_6_fu_2512_p2[31:16]}};

assign CC_V_1_fu_2857_p1 = tmp_137_fu_2847_p4;

assign CC_V_fu_2530_p4 = {{tmp0_V_6_fu_2512_p2[47:32]}};

assign DD_V_fu_2540_p4 = {{tmp0_V_6_fu_2512_p2[63:48]}};

assign TMP_0_V_fu_1717_p3 = ((sel_tmp2_i_fu_1711_p2[0:0] === 1'b1) ? top_heap_V_1 : sel_tmp1_i_fu_1703_p3);

assign TMP_1_V_fu_1649_p2 = (p_Result_18_reg_3613 & p_1_fu_1644_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13_io = (((ap_predicate_op261_write_state13 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op261_write_state13 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op261_write_state13 == 1'b1) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state29_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (or_cond_fu_2760_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state33_io = ((ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0) | (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0) | (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op127_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op110_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op127_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op110_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op100_write_state3 == 1'b1) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state41_io = (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_28_fu_3313_p3 == 1'd0)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_28_fu_3313_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_1096 = (~(16'd2 == BB_V_fu_2520_p4) & ~(16'd4 == BB_V_fu_2520_p4) & ~(16'd8 == BB_V_fu_2520_p4) & ~(16'd16 == BB_V_fu_2520_p4) & ~(16'd32 == BB_V_fu_2520_p4) & ~(16'd64 == BB_V_fu_2520_p4) & ~(16'd128 == BB_V_fu_2520_p4) & ~(16'd256 == BB_V_fu_2520_p4) & ~(16'd512 == BB_V_fu_2520_p4) & ~(16'd1024 == BB_V_fu_2520_p4) & ~(16'd2048 == BB_V_fu_2520_p4) & ~(16'd4096 == BB_V_fu_2520_p4) & ~(16'd8192 == BB_V_fu_2520_p4) & ~(16'd16384 == BB_V_fu_2520_p4) & ~(16'd32768 == BB_V_fu_2520_p4) & (tmp_52_fu_2560_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1195 = (~(16'd2 == CC_V_fu_2530_p4) & ~(16'd4 == CC_V_fu_2530_p4) & ~(16'd8 == CC_V_fu_2530_p4) & ~(16'd16 == CC_V_fu_2530_p4) & ~(16'd32 == CC_V_fu_2530_p4) & ~(16'd64 == CC_V_fu_2530_p4) & ~(16'd128 == CC_V_fu_2530_p4) & ~(16'd256 == CC_V_fu_2530_p4) & ~(16'd512 == CC_V_fu_2530_p4) & ~(16'd1024 == CC_V_fu_2530_p4) & ~(16'd2048 == CC_V_fu_2530_p4) & ~(16'd4096 == CC_V_fu_2530_p4) & ~(16'd8192 == CC_V_fu_2530_p4) & ~(16'd16384 == CC_V_fu_2530_p4) & ~(16'd32768 == CC_V_fu_2530_p4) & (tmp_61_fu_2570_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1278 = (~(16'd2 == DD_V_fu_2540_p4) & ~(16'd4 == DD_V_fu_2540_p4) & ~(16'd8 == DD_V_fu_2540_p4) & ~(16'd16 == DD_V_fu_2540_p4) & ~(16'd32 == DD_V_fu_2540_p4) & ~(16'd64 == DD_V_fu_2540_p4) & ~(16'd128 == DD_V_fu_2540_p4) & ~(16'd256 == DD_V_fu_2540_p4) & ~(16'd512 == DD_V_fu_2540_p4) & ~(16'd1024 == DD_V_fu_2540_p4) & ~(16'd2048 == DD_V_fu_2540_p4) & ~(16'd4096 == DD_V_fu_2540_p4) & ~(16'd8192 == DD_V_fu_2540_p4) & ~(16'd16384 == DD_V_fu_2540_p4) & ~(16'd32768 == DD_V_fu_2540_p4) & (tmp_63_fu_2580_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1445 = (~(16'd2 == BB_V_1_fu_2716_p4) & ~(16'd4 == BB_V_1_fu_2716_p4) & ~(16'd8 == BB_V_1_fu_2716_p4) & ~(16'd16 == BB_V_1_fu_2716_p4) & ~(16'd32 == BB_V_1_fu_2716_p4) & ~(16'd64 == BB_V_1_fu_2716_p4) & ~(16'd128 == BB_V_1_fu_2716_p4) & ~(16'd256 == BB_V_1_fu_2716_p4) & ~(16'd512 == BB_V_1_fu_2716_p4) & ~(16'd1024 == BB_V_1_fu_2716_p4) & ~(16'd2048 == BB_V_1_fu_2716_p4) & ~(16'd4096 == BB_V_1_fu_2716_p4) & ~(16'd8192 == BB_V_1_fu_2716_p4) & ~(16'd16384 == BB_V_1_fu_2716_p4) & ~(16'd32768 == BB_V_1_fu_2716_p4) & (tmp_73_fu_2736_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1612 = (~(16'd2 == BB_V_2_fu_2837_p4) & ~(16'd4 == BB_V_2_fu_2837_p4) & ~(16'd8 == BB_V_2_fu_2837_p4) & ~(16'd16 == BB_V_2_fu_2837_p4) & ~(16'd32 == BB_V_2_fu_2837_p4) & ~(16'd64 == BB_V_2_fu_2837_p4) & ~(16'd128 == BB_V_2_fu_2837_p4) & ~(16'd256 == BB_V_2_fu_2837_p4) & ~(16'd512 == BB_V_2_fu_2837_p4) & ~(16'd1024 == BB_V_2_fu_2837_p4) & ~(16'd2048 == BB_V_2_fu_2837_p4) & ~(16'd4096 == BB_V_2_fu_2837_p4) & ~(16'd8192 == BB_V_2_fu_2837_p4) & ~(16'd16384 == BB_V_2_fu_2837_p4) & ~(16'd32768 == BB_V_2_fu_2837_p4) & (tmp_82_fu_2875_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1695 = (~(16'd2 == CC_V_1_fu_2857_p1) & ~(16'd4 == CC_V_1_fu_2857_p1) & ~(16'd8 == CC_V_1_fu_2857_p1) & ~(16'd16 == CC_V_1_fu_2857_p1) & ~(16'd32 == CC_V_1_fu_2857_p1) & ~(16'd64 == CC_V_1_fu_2857_p1) & ~(16'd128 == CC_V_1_fu_2857_p1) & ~(16'd256 == CC_V_1_fu_2857_p1) & ~(16'd512 == CC_V_1_fu_2857_p1) & ~(16'd1024 == CC_V_1_fu_2857_p1) & ~(16'd2048 == CC_V_1_fu_2857_p1) & ~(16'd4096 == CC_V_1_fu_2857_p1) & ~(16'd8192 == CC_V_1_fu_2857_p1) & ~(16'd16384 == CC_V_1_fu_2857_p1) & ~(16'd32768 == CC_V_1_fu_2857_p1) & (tmp_83_fu_2885_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_842 = (~(16'd2 == TMP_1_V_fu_1649_p2) & ~(16'd4 == TMP_1_V_fu_1649_p2) & ~(16'd8 == TMP_1_V_fu_1649_p2) & ~(16'd16 == TMP_1_V_fu_1649_p2) & ~(16'd32 == TMP_1_V_fu_1649_p2) & ~(16'd64 == TMP_1_V_fu_1649_p2) & ~(16'd128 == TMP_1_V_fu_1649_p2) & ~(16'd256 == TMP_1_V_fu_1649_p2) & ~(16'd512 == TMP_1_V_fu_1649_p2) & ~(16'd1024 == TMP_1_V_fu_1649_p2) & ~(16'd2048 == TMP_1_V_fu_1649_p2) & ~(16'd4096 == TMP_1_V_fu_1649_p2) & ~(16'd8192 == TMP_1_V_fu_1649_p2) & ~(16'd16384 == TMP_1_V_fu_1649_p2) & ~(16'd32768 == TMP_1_V_fu_1649_p2) & (tmp_fu_1639_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op100_write_state3 = ((tmp_6_fu_1659_p2 == 1'd0) & (tmp_4_fu_1654_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op110_write_state3 = ((tmp_4_fu_1654_p2 == 1'd0) & (grp_fu_1527_p2 == 1'd1) & (tmp_6_fu_1659_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op127_write_state3 = ((grp_fu_1527_p2 == 1'd1) & (tmp_4_fu_1654_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op261_write_state13 = ((tmp_3_reg_3633 == 1'd0) & (tmp_62_reg_3849 == 1'd1) & (tmp_6_reg_3629 == 1'd1));
end

assign arrayNo2_mask_fu_2391_p3 = {{tmp_80_fu_2381_p4}, {6'd0}};

assign arrayNo4_mask_fu_2160_p3 = {{tmp_84_fu_2150_p4}, {6'd0}};

assign arrayNo5_fu_2671_p4 = {{layer_offset_V_fu_2665_p2[11:6]}};

assign arrayNo6_fu_3115_p4 = {{tmp_66_reg_3976[7:6]}};

assign arrayNo7_mask_fu_3470_p3 = {{tmp_59_fu_3460_p4}, {6'd0}};

assign arrayNo8_mask_fu_3214_p3 = {{tmp_104_fu_3204_p4}, {6'd0}};

assign cond1_fu_3478_p2 = ((arrayNo7_mask_fu_3470_p3 == 11'd64) ? 1'b1 : 1'b0);

assign cond2_fu_2399_p2 = ((arrayNo2_mask_fu_2391_p3 == 12'd64) ? 1'b1 : 1'b0);

assign cond3_fu_3222_p2 = ((arrayNo8_mask_fu_3214_p3 == 8'd64) ? 1'b1 : 1'b0);

assign cond_fu_2168_p2 = ((arrayNo4_mask_fu_2160_p3 == 12'd64) ? 1'b1 : 1'b0);

assign extra_mask_V_address0 = tmp_23_fu_1664_p1;

assign free_target_V_fu_1619_p1 = alloc_free_target[19:0];

assign group_tree_mask_V_address0 = tmp_9_reg_3926;

assign group_tree_mask_V_lo_1_fu_2798_p1 = $signed(group_tree_mask_V_q0);

assign group_tree_tmp_V_cas_1_fu_2814_p1 = group_tree_tmp_V_reg_4059;

assign group_tree_tmp_V_cas_fu_2811_p1 = group_tree_tmp_V_reg_4059;

assign group_tree_tmp_V_fu_2802_p2 = (i_op_assign_fu_2792_p2 & group_tree_mask_V_lo_1_fu_2798_p1);

assign group_tree_tmp_maske_fu_2827_p2 = (tmp_79_cast_fu_2823_p1 & group_tree_tmp_V_cas_fu_2811_p1);

assign grp_fu_1527_p2 = ((layer0_V_reg_722 < 5'd12) ? 1'b1 : 1'b0);

assign grp_fu_1533_p2 = ($signed(5'd20) + $signed(layer0_V_reg_722));

assign grp_fu_1560_p2 = ((layer0_V_reg_722 < 5'd7) ? 1'b1 : 1'b0);

assign heap_tree_V_load_1_p_fu_3484_p3 = ((cond1_fu_3478_p2[0:0] === 1'b1) ? heap_tree_V_1_load_reg_1506 : heap_tree_V_2_load_reg_1494);

assign heap_tree_V_load_4_p_fu_2405_p3 = ((cond2_fu_2399_p2[0:0] === 1'b1) ? heap_tree_V_1_load_1_reg_861 : heap_tree_V_2_load_1_reg_849);

assign i_assign_1_fu_2348_p1 = phitmp2_reg_3652;

assign i_assign_2_fu_1985_p1 = loc_in_group_tree_V_fu_1979_p2;

assign i_assign_3_fu_2065_p1 = loc2_V_2_reg_3715;

assign i_assign_4_fu_2101_p1 = r_V_9_reg_3720;

assign i_assign_5_fu_3106_p1 = tmp_74_reg_4034;

assign i_assign_6_fu_3176_p1 = tmp_66_reg_3976;

assign i_assign_fu_3431_p1 = r_V_s_reg_4184;

assign i_op_assign_fu_2792_p2 = (tmp_78_fu_2788_p1 ^ 32'd4294967295);

assign layer_offset_V_fu_2665_p2 = (tmp_91_cast_fu_2658_p1 + tmp_92_cast1_fu_2662_p1);

assign lhs_V_1_fu_1879_p2 = (tmp_39_fu_1875_p1 ^ 32'd4294967295);

assign lhs_V_2_fu_2976_p1 = tmp_85_fu_2943_p2;

assign lhs_V_3_fu_2990_p1 = r_V_21_reg_4113;

assign lhs_V_7_cast_fu_2949_p1 = reg_1566;

assign loc2_V_2_fu_1834_p1 = tmp_37_fu_1825_p2[4:0];

assign loc2_V_fu_3309_p1 = com_port_allocated_addr_V[4:0];

assign loc_in_group_tree_V_3_fu_1816_p2 = (shift_constant_V_loa_2_fu_1812_p1 + tmp_56_cast_fu_1808_p1);

assign loc_in_group_tree_V_fu_1979_p2 = ($signed(tmp_55_fu_1975_p1) + $signed(16'd65535));

assign loc_in_group_tree_V_s_fu_1872_p1 = loc_in_group_tree_V_3_reg_3704;

assign loc_in_layer_V_fu_3003_p1 = $signed(r_V_22_fu_2997_p2);

assign maintain_mask_V_load_4_fu_3538_p1 = $signed(reg_1611);

assign maintain_mask_V_load_6_fu_2459_p1 = $signed(reg_1611);

assign newIndex3_fu_3372_p1 = newIndex_trunc_fu_3363_p4;

assign newIndex4_fu_2054_p1 = newIndex_trunc3_fu_2045_p4;

assign newIndex6_fu_2643_p1 = tmp_68_fu_2637_p2;

assign newIndex_fu_2295_p1 = newIndex_trunc1_fu_2286_p4;

assign newIndex_trunc1_fu_2286_p4 = {{alloc_free_target_re_reg_3598[13:8]}};

assign newIndex_trunc3_fu_2045_p4 = {{tmp_37_reg_3709[10:5]}};

assign newIndex_trunc_fu_3363_p4 = {{addr_HTA_V_3_reg_4166[10:5]}};

assign not_s_fu_1953_p2 = ((p_4_reg_779 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_2019_p2 = ($signed(p_4_reg_779) + $signed(4'd15));

assign now1_V_fu_1938_p2 = (4'd4 + tmp_99_reg_3736);

assign or_cond_fu_2760_p2 = (tmp_76_fu_2756_p2 | tmp_75_fu_2751_p2);

assign p_0102_0_i_cast_fu_2742_p1 = p_0102_0_i_reg_1191;

assign p_0167_0_i1_cast_fu_2556_p1 = ap_phi_mux_p_0167_0_i1_phi_fu_894_p34;

assign p_02178_0_in_fu_1965_p4 = {{p_02178_0_in_in_reg_797[15:1]}};

assign p_0244_0_i1_cast1_fu_2590_p1 = $unsigned(p_0244_0_i1_cast_fu_2586_p1);

assign p_0244_0_i1_cast_fu_2586_p1 = $signed(p_0244_0_i1_reg_1062);

assign p_0244_0_i_cast_fu_2895_p3 = ((tmp_138_reg_4079[0:0] === 1'b1) ? 7'd48 : 7'd0);

assign p_0248_0_i1_cast_fu_2576_p1 = ap_phi_mux_p_0248_0_i1_phi_fu_1008_p34;

assign p_0248_0_i_cast_fu_2891_p1 = p_0248_0_i_reg_1377;

assign p_0252_0_i1_cast_fu_2566_p1 = ap_phi_mux_p_0252_0_i1_phi_fu_951_p34;

assign p_0252_0_i_cast_fu_2881_p1 = ap_phi_mux_p_0252_0_i_phi_fu_1324_p34;

assign p_061_0_i_cast_fu_2732_p1 = ap_phi_mux_p_061_0_i_phi_fu_1138_p34;

assign p_1_fu_1644_p2 = (16'd0 - p_Result_18_reg_3613);

assign p_2_fu_1731_p1 = layer0_V_reg_722;

assign p_3_fu_1670_p1 = layer0_V_reg_722;

assign p_5_fu_2029_p2 = (tmp_120_fu_2025_p1 ^ 16'd65535);

assign p_Repl2_10_fu_2201_p2 = ((tmp_132_fu_2191_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_2241_p2 = ((p_Result_10_fu_2232_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_12_fu_3109_p2 = ((tmp_147_fu_3092_p1 != 2'd3) ? 1'b1 : 1'b0);

assign p_Repl2_13_fu_3179_p2 = ((p_Result_12_reg_4137 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_14_fu_3170_p2 = ((p_s_fu_3162_p3 != 6'd60) ? 1'b1 : 1'b0);

assign p_Repl2_15_fu_3244_p2 = ((p_Result_14_reg_4159 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_16_fu_3272_p2 = ((tmp_153_fu_3263_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_17_fu_3288_p2 = ((p_Result_16_fu_3278_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_1_fu_3434_p2 = ((tmp_26_reg_4231 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_2_fu_2351_p2 = ((tmp_40_reg_3893 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_3_fu_3497_p2 = ((tmp_29_reg_4247 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_4_fu_3523_p2 = ((tmp_31_fu_3517_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_5_fu_2418_p2 = ((tmp_43_reg_3909 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2444_p2 = ((tmp_45_fu_2438_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_2104_p2 = ((p_Result_s_reg_3820 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_2144_p2 = ((tmp_129_fu_2134_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_2212_p2 = ((p_Result_8_reg_3837 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_2068_p2 = ((tmp_119_fu_2061_p1 != 2'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    p_Result_10_fu_2232_p4 = p_Val2_32_reg_839;
    p_Result_10_fu_2232_p4[i_assign_3_reg_3814] = |(p_Repl2_10_reg_3844);
end

always @ (*) begin
    p_Result_11_fu_2247_p4 = top_heap_V_2;
    p_Result_11_fu_2247_p4[i_assign_4_reg_3827] = |(p_Repl2_11_fu_2241_p2);
end

always @ (*) begin
    p_Result_12_fu_3140_p4 = p_Val2_37_fu_3128_p5;
    p_Result_12_fu_3140_p4[i_assign_5_fu_3106_p1] = |(p_Repl2_12_fu_3109_p2);
end

always @ (*) begin
    p_Result_13_fu_3184_p4 = p_Val2_38_reg_3668;
    p_Result_13_fu_3184_p4[i_assign_6_fu_3176_p1] = |(p_Repl2_13_fu_3179_p2);
end

always @ (*) begin
    p_Result_14_fu_3236_p4 = p_Val2_39_fu_3228_p3;
    p_Result_14_fu_3236_p4[i_assign_5_reg_4128] = |(p_Repl2_14_reg_4144);
end

always @ (*) begin
    p_Result_15_fu_3249_p4 = p_Val2_40_reg_3673;
    p_Result_15_fu_3249_p4[i_assign_6_reg_4149] = |(p_Repl2_15_fu_3244_p2);
end

always @ (*) begin
    p_Result_16_fu_3278_p4 = ap_phi_mux_p_Val2_41_phi_fu_1476_p4;
    p_Result_16_fu_3278_p4[i_assign_5_reg_4128] = |(p_Repl2_16_fu_3272_p2);
end

always @ (*) begin
    p_Result_17_fu_3294_p4 = p_Val2_42_reg_3663;
    p_Result_17_fu_3294_p4[i_assign_6_reg_4149] = |(p_Repl2_17_fu_3288_p2);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1623_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_18_fu_1629_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_18_fu_1629_p4[ap_tvar_int_0] = tmp_size_V_fu_1623_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_19_fu_1918_p4 = loc_in_group_tree_V_s_fu_1872_p1;
    p_Result_19_fu_1918_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_3439_p4 = top_heap_V_0;
    p_Result_1_fu_3439_p4[i_assign_fu_3431_p1] = |(p_Repl2_1_fu_3434_p2);
end

always @ (*) begin
    p_Result_20_fu_1989_p4 = p_Val2_43_reg_806;
    p_Result_20_fu_1989_p4[i_assign_2_fu_1985_p1] = |(1'd1);
end

always @ (*) begin
    p_Result_21_fu_1999_p4 = loc_in_group_tree_V_fu_1979_p2;
    p_Result_21_fu_1999_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_2_fu_2356_p4 = top_heap_V_0;
    p_Result_2_fu_2356_p4[i_assign_1_fu_2348_p1] = |(p_Repl2_2_fu_2351_p2);
end

always @ (*) begin
    p_Result_3_fu_3502_p4 = top_heap_V_1;
    p_Result_3_fu_3502_p4[i_assign_reg_4238] = |(p_Repl2_3_fu_3497_p2);
end

always @ (*) begin
    p_Result_4_fu_3529_p4 = top_heap_V_2;
    p_Result_4_fu_3529_p4[i_assign_reg_4238] = |(p_Repl2_4_fu_3523_p2);
end

always @ (*) begin
    p_Result_5_fu_2423_p4 = top_heap_V_1;
    p_Result_5_fu_2423_p4[i_assign_1_reg_3900] = |(p_Repl2_5_fu_2418_p2);
end

always @ (*) begin
    p_Result_6_fu_2450_p4 = top_heap_V_2;
    p_Result_6_fu_2450_p4[i_assign_1_reg_3900] = |(p_Repl2_6_fu_2444_p2);
end

always @ (*) begin
    p_Result_7_fu_2109_p4 = top_heap_V_0;
    p_Result_7_fu_2109_p4[i_assign_4_fu_2101_p1] = |(p_Repl2_7_fu_2104_p2);
end

always @ (*) begin
    p_Result_8_fu_2182_p4 = p_Val2_30_fu_2174_p3;
    p_Result_8_fu_2182_p4[i_assign_3_reg_3814] = |(p_Repl2_8_fu_2144_p2);
end

always @ (*) begin
    p_Result_9_fu_2217_p4 = top_heap_V_1;
    p_Result_9_fu_2217_p4[i_assign_4_reg_3827] = |(p_Repl2_9_fu_2212_p2);
end

always @ (*) begin
    p_Result_s_fu_2089_p4 = p_Val2_s_fu_2077_p5;
    p_Result_s_fu_2089_p4[i_assign_3_fu_2065_p1] = |(p_Repl2_s_fu_2068_p2);
end

assign p_Val2_30_fu_2174_p3 = ((cond_fu_2168_p2[0:0] === 1'b1) ? heap_tree_V_1_load_2_reg_828 : heap_tree_V_2_load_4_reg_816);

assign p_Val2_37_fu_3128_p4 = arrayNo6_fu_3115_p4;

assign p_Val2_39_fu_3228_p3 = ((cond3_fu_3222_p2[0:0] === 1'b1) ? heap_tree_V_1_load_3_reg_1462 : heap_tree_V_2_load_6_reg_1450);

assign p_Val2_s_fu_2077_p4 = arrayNo3_reg_3789;

assign p_not_fu_1725_p2 = (64'd0 - TMP_0_V_fu_1717_p3);

assign p_s_fu_3162_p3 = {{tmp_103_fu_3152_p4}, {2'd0}};

assign r_V_10_fu_1857_p2 = (7'd62 + rhs_V_cast_fu_1853_p1);

assign r_V_11_fu_1906_p3 = {{tmp_46_fu_1896_p4}, {tmp_44_fu_1891_p2}};

assign r_V_12_fu_1932_p2 = tmp0_V_fu_1914_p1 >> tmp_47_fu_1928_p1;

assign r_V_14_fu_2266_p2 = ($signed(4'd11) - $signed(tmp_98_fu_2262_p1));

assign r_V_16_fu_2013_p2 = p_Result_20_fu_1989_p4 >> tmp_57_fu_2009_p1;

assign r_V_17_fu_2375_p2 = (rhs_V_5_cast_fu_2372_p1 + 12'd64);

assign r_V_18_fu_2128_p2 = (12'd64 + rhs_V_6_cast_fu_2125_p1);

assign r_V_19_fu_2766_p3 = {{tmp_66_reg_3976}, {5'd0}};

assign r_V_20_fu_2972_p1 = tmp_88_fu_2966_p2[15:0];

assign r_V_21_fu_2984_p2 = (rhs_V_fu_2980_p1 + lhs_V_2_fu_2976_p1);

assign r_V_22_fu_2997_p2 = (lhs_V_3_fu_2990_p1 - rhs_V_1_fu_2993_p1);

assign r_V_24_fu_3054_p3 = ((tmp_143_fu_3012_p3[0:0] === 1'b1) ? tmp_92_fu_3038_p2 : tmp_144_fu_3050_p1);

assign r_V_25_fu_3079_p2 = (reg_1579 | mark_mask_V_q0);

assign r_V_26_fu_3199_p2 = (tmp_66_reg_3976 + 8'd64);

assign r_V_27_fu_3007_p2 = (6'd2 - lhs_V_7_cast_reg_4108);

assign r_V_28_cast_fu_3086_p2 = (tmp_146_fu_3075_p1 | tmp_145_fu_3071_p1);

assign r_V_28_fu_2466_p2 = maintain_mask_V_load_6_fu_2459_p1 << tmp_32_fu_2463_p1;

assign r_V_29_fu_2320_p2 = tmp_115_fu_2313_p1 << tmp_37_cast_fu_2317_p1;

assign r_V_30_fu_1740_p2 = (6'd2 - rhs_V_12_cast_fu_1736_p1);

assign r_V_31_fu_1786_p3 = ((tmp_100_fu_1746_p3[0:0] === 1'b1) ? tmp_101_fu_1777_p1 : tmp_22_fu_1781_p2);

assign r_V_3_fu_3379_p2 = (4'd6 - tmp_94_fu_3339_p1);

assign r_V_4_fu_3545_p2 = maintain_mask_V_load_4_fu_3538_p1 << tmp_17_fu_3542_p1;

assign r_V_5_fu_3343_p2 = ($signed(4'd11) - $signed(tmp_94_fu_3339_p1));

assign r_V_6_fu_3397_p2 = tmp_114_fu_3390_p1 << tmp_22_cast_fu_3394_p1;

assign r_V_7_fu_3455_p2 = (r_V_s_reg_4184 + 11'd64);

assign r_V_8_fu_2302_p2 = (4'd6 - tmp_98_fu_2262_p1);

assign r_V_fu_3320_p2 = addr_HTA_V_3_reg_4166 << 16'd3;

assign rec_bits_V_fu_1943_p1 = p_02307_0_in_reg_788[1:0];

assign rhs_V_12_cast_fu_1736_p1 = reg_1566;

assign rhs_V_1_fu_2993_p1 = reg_1575;

assign rhs_V_5_cast_fu_2372_p1 = phitmp2_reg_3652;

assign rhs_V_6_cast_fu_2125_p1 = r_V_9_reg_3720;

assign rhs_V_cast_fu_1853_p1 = loc_in_group_tree_V_3_fu_1816_p2;

assign rhs_V_fu_2980_p1 = r_V_20_fu_2972_p1;

assign sel_tmp1_i_fu_1703_p3 = ((sel_tmp_i_fu_1697_p2[0:0] === 1'b1) ? top_heap_V_0 : top_heap_V_2);

assign sel_tmp2_i_fu_1711_p2 = ((tmp_60_fu_1693_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_1697_p2 = ((tmp_60_fu_1693_p1 == 2'd0) ? 1'b1 : 1'b0);

assign shift_constant_V_loa_2_fu_1812_p1 = reg_1575;

assign size_V_fu_1615_p1 = alloc_size[15:0];

assign tmp0_V_2_fu_3551_p2 = (r_V_4_fu_3545_p2 ^ 64'd18446744073709551615);

assign tmp0_V_5_cast_fu_3100_p2 = (tmp_148_fu_3096_p1 ^ 14'd16320);

assign tmp0_V_6_fu_2512_p2 = (p_not_reg_3683 & TMP_0_V_reg_3678);

assign tmp0_V_fu_1914_p1 = $signed(r_V_11_fu_1906_p3);

assign tmp16_cast_fu_2606_p1 = tmp16_fu_2602_p2;

assign tmp16_fu_2602_p2 = (p_0252_0_i1_cast_reg_3960 + p_0248_0_i1_cast_reg_3968);

assign tmp17_cast_fu_2615_p1 = tmp17_fu_2610_p2;

assign tmp17_fu_2610_p2 = (p_0167_0_i1_cast_reg_3952 + p_0244_0_i1_cast1_fu_2590_p1);

assign tmp18_fu_2625_p2 = (tmp_64_fu_2594_p1 + tmp_65_fu_2598_p1);

assign tmp19_fu_2631_p2 = ($signed(p_0248_0_i1_reg_1005) + $signed(p_0244_0_i1_cast_fu_2586_p1));

assign tmp1_V_fu_2707_p2 = (tmp_69_reg_4000 - tmp_71_fu_2703_p2);

assign tmp21_cast_fu_2907_p1 = tmp21_fu_2902_p2;

assign tmp21_fu_2902_p2 = (p_0248_0_i_cast_fu_2891_p1 + p_0252_0_i_cast_reg_4090);

assign tmp22_cast_fu_2939_p1 = tmp22_fu_2931_p3;

assign tmp22_fu_2931_p3 = {{tmp_141_fu_2921_p4}, {tmp_140_fu_2915_p2}};

assign tmp_100_fu_1746_p3 = r_V_30_fu_1740_p2[32'd5];

assign tmp_101_fu_1777_p1 = tmp_15_fu_1771_p2[19:0];

assign tmp_102_cast_fu_2773_p1 = tmp_74_fu_2746_p2;

assign tmp_103_fu_3152_p4 = {{r_V_28_cast_fu_3086_p2[5:2]}};

assign tmp_104_fu_3204_p4 = {{r_V_26_fu_3199_p2[7:6]}};

assign tmp_106_fu_1800_p1 = r_V_31_reg_3688[4:0];

assign tmp_114_fu_3390_p1 = maintain_mask_V_q0[31:0];

assign tmp_115_fu_2313_p1 = maintain_mask_V_q0[31:0];

assign tmp_119_cast_fu_2962_p1 = tmp_87_fu_2956_p2;

assign tmp_119_fu_2061_p1 = p_Val2_43_reg_806[1:0];

assign tmp_120_fu_2025_p1 = p_Val2_43_reg_806[15:0];

assign tmp_123_cast_fu_3034_p1 = $signed(tmp_91_fu_3028_p2);

assign tmp_129_fu_2134_p4 = {{p_Val2_43_reg_806[5:2]}};

assign tmp_132_fu_2191_p4 = {{p_Val2_43_reg_806[13:6]}};

assign tmp_137_fu_2847_p4 = {{group_tree_tmp_maske_fu_2827_p2[33:32]}};

assign tmp_139_fu_2911_p1 = p_0244_0_i_cast_fu_2895_p3[3:0];

assign tmp_13_fu_1758_p1 = free_target_V_reg_3607;

assign tmp_140_fu_2915_p2 = (tmp_139_fu_2911_p1 | p_0167_0_i_reg_1264);

assign tmp_141_fu_2921_p4 = {{p_0244_0_i_cast_fu_2895_p3[6:4]}};

assign tmp_143_fu_3012_p3 = r_V_27_fu_3007_p2[32'd5];

assign tmp_144_fu_3050_p1 = tmp_93_fu_3044_p2[19:0];

assign tmp_145_fu_3071_p1 = reg_1579[5:0];

assign tmp_146_fu_3075_p1 = mark_mask_V_q0[5:0];

assign tmp_147_fu_3092_p1 = r_V_25_fu_3079_p2[1:0];

assign tmp_148_fu_3096_p1 = r_V_25_fu_3079_p2[13:0];

assign tmp_14_fu_1761_p2 = ($signed(6'd0) - $signed(r_V_30_fu_1740_p2));

assign tmp_153_fu_3263_p4 = {{tmp0_V_5_cast_reg_4123[13:6]}};

assign tmp_15_fu_1771_p2 = tmp_13_fu_1758_p1 << tmp_44_cast_fu_1767_p1;

assign tmp_16_fu_3385_p1 = r_V_3_fu_3379_p2;

assign tmp_17_fu_3542_p1 = r_V_s_reg_4184;

assign tmp_18_fu_3557_p2 = (top_heap_V_0 & tmp0_V_2_fu_3551_p2);

assign tmp_19_fu_3569_p2 = (top_heap_V_1 & tmp0_V_2_fu_3551_p2);

assign tmp_20_fu_3581_p2 = (top_heap_V_2 & tmp0_V_2_fu_3551_p2);

assign tmp_21_fu_3349_p1 = r_V_5_fu_3343_p2;

assign tmp_22_cast_fu_3394_p1 = loc2_V_reg_4175;

assign tmp_22_fu_1781_p2 = free_target_V_reg_3607 >> tmp_41_cast_fu_1754_p1;

assign tmp_23_fu_1664_p1 = grp_fu_1533_p2;

assign tmp_24_fu_3403_p2 = (r_V_6_fu_3397_p2 ^ 32'd4294967295);

assign tmp_25_fu_1803_p2 = (tmp_106_fu_1800_p1 & extra_mask_V_load_reg_3694);

assign tmp_26_fu_3424_p2 = (tmp_49_fu_3412_p5 & tmp_24_reg_4224);

assign tmp_27_fu_2308_p1 = r_V_8_fu_2302_p2;

assign tmp_28_fu_3313_p3 = addr_HTA_V_3_reg_4166[32'd15];

assign tmp_29_fu_3492_p2 = (tmp_24_reg_4224 & heap_tree_V_load_1_p_fu_3484_p3);

assign tmp_30_fu_1794_p2 = (6'd1 + rhs_V_12_cast_fu_1736_p1);

assign tmp_31_fu_3517_p2 = (tmp_24_reg_4224 & heap_tree_V_2_load_2_reg_1517);

assign tmp_32_fu_2463_p1 = phitmp2_reg_3652;

assign tmp_33_fu_2472_p2 = (top_heap_V_0 | r_V_28_fu_2466_p2);

assign tmp_34_fu_2484_p2 = (top_heap_V_1 | r_V_28_fu_2466_p2);

assign tmp_35_fu_2496_p2 = (top_heap_V_2 | r_V_28_fu_2466_p2);

assign tmp_36_fu_2272_p1 = r_V_14_fu_2266_p2;

assign tmp_37_cast_fu_2317_p1 = loc2_V_1_reg_3647;

assign tmp_37_fu_1825_p2 = r_V_31_reg_3688 >> tmp_63_cast_fu_1822_p1;

assign tmp_38_fu_1848_p1 = tree_offset_V_2_fu_1830_p1;

assign tmp_39_fu_1875_p1 = reg_1579;

assign tmp_40_fu_2341_p2 = (tmp_51_fu_2329_p5 | r_V_29_reg_3886);

assign tmp_41_cast_fu_1754_p1 = r_V_30_fu_1740_p2;

assign tmp_41_fu_1863_p1 = r_V_10_fu_1857_p2;

assign tmp_42_fu_1885_p2 = (reg_1579 ^ 16'd65535);

assign tmp_43_fu_2413_p2 = (r_V_29_reg_3886 | heap_tree_V_load_4_p_fu_2405_p3);

assign tmp_44_cast_fu_1767_p1 = $signed(tmp_14_fu_1761_p2);

assign tmp_44_fu_1891_p2 = (tmp_42_fu_1885_p2 | mark_mask_V_load_reg_3741);

assign tmp_45_fu_2438_p2 = (r_V_29_reg_3886 | heap_tree_V_2_load_3_reg_872);

assign tmp_46_fu_1896_p4 = {{lhs_V_1_fu_1879_p2[31:16]}};

assign tmp_47_fu_1928_p1 = p_Result_19_fu_1918_p4;

assign tmp_49_fu_3412_p4 = arrayNo_reg_4199;

assign tmp_4_fu_1654_p2 = ((alloc_cmd_read_reg_3587 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_51_fu_2329_p4 = arrayNo1_reg_3861;

assign tmp_52_fu_2560_p2 = ((BB_V_fu_2520_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_53_fu_1947_p2 = ((rec_bits_V_fu_1943_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_54_fu_1959_p2 = (tmp_53_fu_1947_p2 & not_s_fu_1953_p2);

assign tmp_55_fu_1975_p1 = p_02178_0_in_fu_1965_p4;

assign tmp_56_cast_fu_1808_p1 = tmp_25_fu_1803_p2;

assign tmp_57_fu_2009_p1 = p_Result_21_fu_1999_p4;

assign tmp_59_fu_3460_p4 = {{r_V_7_fu_3455_p2[10:6]}};

assign tmp_60_fu_1693_p1 = layer0_V_reg_722[1:0];

assign tmp_61_fu_2570_p2 = ((CC_V_fu_2530_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_62_fu_2207_p2 = ((tmp_119_reg_3809 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_63_cast_fu_1822_p1 = tmp_30_reg_3699;

assign tmp_63_fu_2580_p2 = ((DD_V_fu_2540_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_64_fu_2594_p1 = p_0252_0_i1_reg_948;

assign tmp_65_fu_2598_p1 = p_0167_0_i1_reg_891;

assign tmp_66_fu_2619_p2 = (tmp17_cast_fu_2615_p1 + tmp16_cast_fu_2606_p1);

assign tmp_67_fu_2650_p3 = {{reg_1566}, {6'd0}};

assign tmp_68_fu_2637_p2 = (tmp19_fu_2631_p2 + tmp18_fu_2625_p2);

assign tmp_69_fu_2685_p4 = arrayNo5_fu_2671_p4;

assign tmp_6_fu_1659_p2 = ((alloc_cmd_read_reg_3587 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2697_p2 = ($signed(32'd4294967295) + $signed(tmp_69_fu_2685_p5));

assign tmp_71_fu_2703_p2 = (tmp_70_reg_4007 & tmp_69_reg_4000);

assign tmp_72_fu_2726_p2 = ((AA_V_1_fu_2712_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_73_fu_2736_p2 = ((BB_V_1_fu_2716_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_74_fu_2746_p2 = (p_0102_0_i_cast_fu_2742_p1 + p_061_0_i_cast_reg_4026);

assign tmp_75_fu_2751_p2 = ((tmp0_V_6_reg_3932 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_76_fu_2756_p2 = ((tmp_69_reg_4000 == tmp_71_reg_4012) ? 1'b1 : 1'b0);

assign tmp_77_fu_2783_p1 = tree_offset_V_fu_2777_p2;

assign tmp_78_fu_2788_p1 = group_tree_V_q0;

assign tmp_79_cast_fu_2823_p1 = $signed(tmp_79_fu_2817_p2);

assign tmp_79_fu_2817_p2 = ($signed(33'd0) - $signed(group_tree_tmp_V_cas_1_fu_2814_p1));

assign tmp_80_fu_2381_p4 = {{r_V_17_fu_2375_p2[11:6]}};

assign tmp_81_fu_2869_p2 = ((AA_V_2_fu_2833_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_82_fu_2875_p2 = ((BB_V_2_fu_2837_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_83_fu_2885_p2 = ((tmp_137_fu_2847_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_84_fu_2150_p4 = {{r_V_18_fu_2128_p2[11:6]}};

assign tmp_85_fu_2943_p2 = (tmp21_cast_fu_2907_p1 + tmp22_cast_fu_2939_p1);

assign tmp_86_fu_2953_p1 = tree_offset_V_reg_4043;

assign tmp_87_fu_2956_p2 = (lhs_V_7_cast_fu_2949_p1 + 6'd1);

assign tmp_88_fu_2966_p2 = tmp_86_fu_2953_p1 << tmp_119_cast_fu_2962_p1;

assign tmp_89_fu_3020_p1 = r_V_27_fu_3007_p2;

assign tmp_8_fu_3325_p1 = r_V_fu_3320_p2;

assign tmp_90_fu_3024_p1 = $unsigned(loc_in_layer_V_fu_3003_p1);

assign tmp_91_cast_fu_2658_p1 = tmp_67_fu_2650_p3;

assign tmp_91_fu_3028_p2 = ($signed(6'd0) - $signed(r_V_27_fu_3007_p2));

assign tmp_92_cast1_fu_2662_p1 = tmp_66_reg_3976;

assign tmp_92_fu_3038_p2 = loc_in_layer_V_fu_3003_p1 >> tmp_123_cast_fu_3034_p1;

assign tmp_93_fu_3044_p2 = tmp_90_fu_3024_p1 << tmp_89_fu_3020_p1;

assign tmp_94_fu_3339_p1 = layer0_V_reg_722[3:0];

assign tmp_95_fu_3062_p1 = r_V_24_fu_3054_p3;

assign tmp_97_fu_3067_p1 = tmp_85_reg_4103;

assign tmp_98_fu_2262_p1 = layer0_V_reg_722[3:0];

assign tmp_99_fu_1868_p1 = layer0_V_reg_722[3:0];

assign tmp_9_fu_2508_p1 = grp_fu_1533_p2;

assign tmp_fu_1639_p2 = ((size_V_reg_3593 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_s_fu_2550_p2 = ((AA_V_fu_2516_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1623_p2 = ($signed(16'd65535) + $signed(size_V_fu_1615_p1));

assign tree_offset_V_2_fu_1830_p1 = tmp_37_fu_1825_p2[15:0];

assign tree_offset_V_cast_fu_2808_p1 = tree_offset_V_reg_4043;

assign tree_offset_V_fu_2777_p2 = (r_V_19_fu_2766_p3 + tmp_102_cast_fu_2773_p1);

always @ (posedge ap_clk) begin
    i_assign_3_reg_3814[31:5] <= 27'b000000000000000000000000000;
    i_assign_4_reg_3827[31:11] <= 21'b000000000000000000000;
    i_assign_1_reg_3900[31:11] <= 21'b000000000000000000000;
    tmp_9_reg_3926[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_0167_0_i1_cast_reg_3952[6:4] <= 3'b000;
    p_0252_0_i1_cast_reg_3960[6:5] <= 2'b00;
    p_0248_0_i1_cast_reg_3968[6] <= 1'b0;
    p_061_0_i_cast_reg_4026[5:4] <= 2'b00;
    tree_offset_V_cast_reg_4065[15:13] <= 3'b000;
    p_0252_0_i_cast_reg_4090[6:5] <= 2'b00;
    lhs_V_7_cast_reg_4108[5] <= 1'b0;
    i_assign_5_reg_4128[31:6] <= 26'b00000000000000000000000000;
    i_assign_6_reg_4149[31:8] <= 24'b000000000000000000000000;
    i_assign_reg_4238[31:11] <= 21'b000000000000000000000;
    p_0248_0_i1_reg_1005[4] <= 1'b0;
    p_0248_0_i_reg_1377[4] <= 1'b0;
end

endmodule //Ext_KWTA16k
