
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.18

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: overflow_flag$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.74    0.00    1.40 ^ overflow_flag$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ overflow_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.33    0.33   library removal time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: op_code[2] (input port clocked by core_clock)
Endpoint: result[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.04    0.00    0.00    0.20 v op_code[2] (in)
                                         op_code[2] (net)
                  0.00    0.00    0.20 v _400_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.12    0.32 ^ _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _077_ (net)
                  0.18    0.00    0.32 ^ _459_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.07    0.05    0.37 v _459_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _227_ (net)
                  0.07    0.00    0.37 v result[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: overflow_flag$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.74    0.00    1.40 ^ overflow_flag$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ overflow_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: b[2] (input port clocked by core_clock)
Endpoint: zero_flag$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ b[2] (in)
                                         b[2] (net)
                  0.00    0.00    0.20 ^ _397_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.07    0.27    0.18    0.38 v _397_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _074_ (net)
                  0.27    0.00    0.38 v _424_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    11    0.10    0.18    0.31    0.68 v _424_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _258_ (net)
                  0.18    0.00    0.68 v _565_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     9    0.09    0.72    0.71    1.39 ^ _565_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _260_ (net)
                  0.72    0.00    1.39 ^ _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.26    0.09    1.48 v _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _035_ (net)
                  0.26    0.00    1.48 v _357_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.11    0.26    1.75 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _036_ (net)
                  0.11    0.00    1.75 v _358_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.29    0.21    1.96 ^ _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _037_ (net)
                  0.29    0.00    1.96 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    2.23 v _359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _038_ (net)
                  0.07    0.00    2.23 v _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.31    2.54 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _055_ (net)
                  0.13    0.00    2.54 v _447_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.19    0.13    2.67 ^ _447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _000_ (net)
                  0.19    0.00    2.67 ^ zero_flag$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ zero_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: overflow_flag$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.74    0.00    1.40 ^ overflow_flag$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ overflow_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: b[2] (input port clocked by core_clock)
Endpoint: zero_flag$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ b[2] (in)
                                         b[2] (net)
                  0.00    0.00    0.20 ^ _397_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.07    0.27    0.18    0.38 v _397_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _074_ (net)
                  0.27    0.00    0.38 v _424_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    11    0.10    0.18    0.31    0.68 v _424_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _258_ (net)
                  0.18    0.00    0.68 v _565_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     9    0.09    0.72    0.71    1.39 ^ _565_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _260_ (net)
                  0.72    0.00    1.39 ^ _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.26    0.09    1.48 v _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _035_ (net)
                  0.26    0.00    1.48 v _357_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.11    0.26    1.75 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _036_ (net)
                  0.11    0.00    1.75 v _358_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.29    0.21    1.96 ^ _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _037_ (net)
                  0.29    0.00    1.96 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    2.23 v _359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _038_ (net)
                  0.07    0.00    2.23 v _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.31    2.54 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _055_ (net)
                  0.13    0.00    2.54 v _447_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.19    0.13    2.67 ^ _447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _000_ (net)
                  0.19    0.00    2.67 ^ zero_flag$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ zero_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-03   0.00e+00   5.89e-09   1.26e-03  23.2%
Combinational          2.70e-03   1.48e-03   6.47e-08   4.18e-03  76.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.96e-03   1.48e-03   7.06e-08   5.44e-03 100.0%
                          72.8%      27.2%       0.0%
