Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 09:28:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_444_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ModCount151_instance/count_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No45_instance/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.324ns (9.284%)  route 3.166ns (90.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 6.952 - 4.000 ) 
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.643ns (routing 1.366ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.239ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=25991, routed)       2.643     3.580    ModCount151_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X136Y123       FDCE                                         r  ModCount151_instance/count_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y123       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.659 f  ModCount151_instance/count_reg[2]_rep__1/Q
                         net (fo=189, routed)         1.797     5.456    ModCount151_instance/count_reg[1]_0
    SLICE_X127Y194       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.579 r  ModCount151_instance/Y[33]_i_3__22/O
                         net (fo=68, routed)          1.320     6.899    MUX_Sum9_1_impl_1_instance/count_reg[3]_0
    SLICE_X125Y130       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     7.021 r  MUX_Sum9_1_impl_1_instance/Y[3]_i_1/O
                         net (fo=1, routed)           0.049     7.070    Delay1No45_instance/Y_reg[33]_1[3]
    SLICE_X125Y130       FDCE                                         r  Delay1No45_instance/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=25991, routed)       2.305     6.952    Delay1No45_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y130       FDCE                                         r  Delay1No45_instance/Y_reg[3]/C
                         clock pessimism              0.485     7.436    
                         clock uncertainty           -0.035     7.401    
    SLICE_X125Y130       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.426    Delay1No45_instance/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  0.356    




