<stg><name>load_vec</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:34 %store_ln13 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
entry:35 %br_ln13 = br void %VITIS_LOOP_15_2.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.i:0 %i_13 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.i:1 %icmp_ln13 = icmp_ult  i10 %i_13, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2.i:2 %br_ln13 = br i1 %icmp_ln13, void %load_vec.exit, void %VITIS_LOOP_15_2.split.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split.i:0 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split.i:1 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split.i:2 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split.i:3 %br_ln15 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
load_vec.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.i:1 %add5_in_i = phi i10 %i_13, void %VITIS_LOOP_15_2.split.i, i10 %add_ln15_5, void %for.inc.i

]]></Node>
<StgValue><ssdm name="add5_in_i"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="10">
<![CDATA[
for.inc.i:3 %trunc_ln15 = trunc i10 %add5_in_i

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:5 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add5_in_i, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i:6 %zext_ln15_9 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:7 %norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:8 %norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_35_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:9 %norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_36_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:10 %norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_37_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:11 %norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_38_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:12 %norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_39_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:13 %norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_40_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:14 %norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_41_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:15 %norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_42_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:16 %norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="norm_output_43_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:17 %p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:18 %p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:19 %p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:20 %p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:21 %p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:22 %llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:23 %muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:24 %norm_output_load = load i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="norm_output_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:25 %muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_35_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:26 %norm_output_35_load = load i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="norm_output_35_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:27 %muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_36_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:28 %norm_output_36_load = load i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="norm_output_36_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:29 %muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_37_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:30 %norm_output_37_load = load i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="norm_output_37_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:31 %muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_38_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:32 %norm_output_38_load = load i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="norm_output_38_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:33 %muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_39_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:34 %norm_output_39_load = load i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="norm_output_39_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:35 %muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_40_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:36 %norm_output_40_load = load i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="norm_output_40_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:37 %muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_41_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:38 %norm_output_41_load = load i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="norm_output_41_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:39 %muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_42_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:40 %norm_output_42_load = load i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="norm_output_42_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:41 %muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_43_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:42 %norm_output_43_load = load i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="norm_output_43_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:43 %muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:44 %p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:45 %muxLogicRAMAddr_to_llama_layer_norm_output_208 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_208"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:46 %llama_layer_norm_output_208 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_208"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:47 %muxLogicRAMAddr_to_llama_layer_norm_output_209 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_209"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:48 %llama_layer_norm_output_209 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_209"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:49 %muxLogicRAMAddr_to_llama_layer_norm_output_210 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_210"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:50 %llama_layer_norm_output_210 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_210"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:51 %muxLogicRAMAddr_to_llama_layer_norm_output_211 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_211"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:52 %llama_layer_norm_output_211 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_211"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:53 %muxLogicRAMAddr_to_llama_layer_norm_output_212 = muxlogic i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_212"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:54 %llama_layer_norm_output_212 = load i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_212"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.i:0 %j = phi i4 0, void %VITIS_LOOP_15_2.split.i, i4 %trunc_ln15_5, void %for.inc.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="4">
<![CDATA[
for.inc.i:2 %zext_ln15 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i:4 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:24 %norm_output_load = load i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="norm_output_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:26 %norm_output_35_load = load i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="norm_output_35_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:28 %norm_output_36_load = load i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="norm_output_36_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:30 %norm_output_37_load = load i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="norm_output_37_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:32 %norm_output_38_load = load i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="norm_output_38_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:34 %norm_output_39_load = load i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="norm_output_39_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:36 %norm_output_40_load = load i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="norm_output_40_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:38 %norm_output_41_load = load i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="norm_output_41_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:40 %norm_output_42_load = load i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="norm_output_42_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:42 %norm_output_43_load = load i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="norm_output_43_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:44 %p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:46 %llama_layer_norm_output_208 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_208"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:48 %llama_layer_norm_output_209 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_209"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:50 %llama_layer_norm_output_210 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_210"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:52 %llama_layer_norm_output_211 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_211"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i:54 %llama_layer_norm_output_212 = load i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_212"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc.i:55 %tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_208, i4 12, i32 %llama_layer_norm_output_209, i4 13, i32 %llama_layer_norm_output_210, i4 14, i32 %llama_layer_norm_output_211, i4 15, i32 %llama_layer_norm_output_212, i32 <undef>, i4 %trunc_ln15

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i:56 %bitcast_ln17 = bitcast i32 %tmp_i

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32">
<![CDATA[
for.inc.i:57 %muxLogicFIFOData_to_write_ln17 = muxlogic i32 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln17"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:58 %write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:59 %add_ln15 = add i5 %zext_ln15, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="5">
<![CDATA[
for.inc.i:60 %trunc_ln15_5 = trunc i5 %add_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="5">
<![CDATA[
for.inc.i:61 %zext_ln15_10 = zext i5 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_10"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:62 %add_ln15_5 = add i10 %i_13, i10 %zext_ln15_10

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:63 %icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:64 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:65 %br_ln15 = br i1 %icmp_ln15, void %for.inc.i, void %for.inc7.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc7.i:0 %add_ln13 = add i10 %i_13, i10 16

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i:1 %store_ln13 = store i10 %add_ln13, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc7.i:2 %br_ln13 = br void %VITIS_LOOP_15_2.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="139" name="vec_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="vec_stream"/></StgValue>
</port>
<port id="140" name="p_ZZ11llama_layerE11norm_output_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="p_ZZ11llama_layerE11norm_output_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="p_ZZ11llama_layerE11norm_output_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="p_ZZ11llama_layerE11norm_output_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="p_ZZ11llama_layerE11norm_output_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="p_ZZ11llama_layerE11norm_output_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="norm_output" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="norm_output_35" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="norm_output_36" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="norm_output_37" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="norm_output_38" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="norm_output_39" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="norm_output_40" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="norm_output_41" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="norm_output_42" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="norm_output_43" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="157" from="StgValue_156" to="i" fromId="156" toId="5">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="6">
</dataflow>
<dataflow id="160" from="norm_output" to="specmemcore_ln0" fromId="146" toId="6">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="6">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="6">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="6">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="7">
</dataflow>
<dataflow id="168" from="norm_output_35" to="specmemcore_ln0" fromId="147" toId="7">
</dataflow>
<dataflow id="169" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="7">
</dataflow>
<dataflow id="170" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="7">
</dataflow>
<dataflow id="171" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="7">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="8">
</dataflow>
<dataflow id="173" from="norm_output_36" to="specmemcore_ln0" fromId="148" toId="8">
</dataflow>
<dataflow id="174" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="8">
</dataflow>
<dataflow id="175" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="8">
</dataflow>
<dataflow id="176" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="8">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="9">
</dataflow>
<dataflow id="178" from="norm_output_37" to="specmemcore_ln0" fromId="149" toId="9">
</dataflow>
<dataflow id="179" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="9">
</dataflow>
<dataflow id="180" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="9">
</dataflow>
<dataflow id="181" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="9">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="10">
</dataflow>
<dataflow id="183" from="norm_output_38" to="specmemcore_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="184" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="10">
</dataflow>
<dataflow id="185" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="10">
</dataflow>
<dataflow id="186" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="10">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="11">
</dataflow>
<dataflow id="188" from="norm_output_39" to="specmemcore_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="189" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="11">
</dataflow>
<dataflow id="190" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="11">
</dataflow>
<dataflow id="191" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="12">
</dataflow>
<dataflow id="193" from="norm_output_40" to="specmemcore_ln0" fromId="152" toId="12">
</dataflow>
<dataflow id="194" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="12">
</dataflow>
<dataflow id="195" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="12">
</dataflow>
<dataflow id="196" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="13">
</dataflow>
<dataflow id="198" from="norm_output_41" to="specmemcore_ln0" fromId="153" toId="13">
</dataflow>
<dataflow id="199" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="13">
</dataflow>
<dataflow id="200" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="13">
</dataflow>
<dataflow id="201" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="13">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="14">
</dataflow>
<dataflow id="203" from="norm_output_42" to="specmemcore_ln0" fromId="154" toId="14">
</dataflow>
<dataflow id="204" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="14">
</dataflow>
<dataflow id="205" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="14">
</dataflow>
<dataflow id="206" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="14">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="208" from="norm_output_43" to="specmemcore_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="209" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="15">
</dataflow>
<dataflow id="210" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="15">
</dataflow>
<dataflow id="211" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="15">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="16">
</dataflow>
<dataflow id="213" from="p_ZZ11llama_layerE11norm_output_10" to="specmemcore_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="214" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="16">
</dataflow>
<dataflow id="215" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="16">
</dataflow>
<dataflow id="216" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="16">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="218" from="p_ZZ11llama_layerE11norm_output_11" to="specmemcore_ln0" fromId="141" toId="17">
</dataflow>
<dataflow id="219" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="17">
</dataflow>
<dataflow id="220" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="17">
</dataflow>
<dataflow id="221" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="17">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="18">
</dataflow>
<dataflow id="223" from="p_ZZ11llama_layerE11norm_output_12" to="specmemcore_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="224" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="18">
</dataflow>
<dataflow id="225" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="18">
</dataflow>
<dataflow id="226" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="18">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="228" from="p_ZZ11llama_layerE11norm_output_13" to="specmemcore_ln0" fromId="143" toId="19">
</dataflow>
<dataflow id="229" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="19">
</dataflow>
<dataflow id="230" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="19">
</dataflow>
<dataflow id="231" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="19">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="20">
</dataflow>
<dataflow id="233" from="p_ZZ11llama_layerE11norm_output_14" to="specmemcore_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="234" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="20">
</dataflow>
<dataflow id="235" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="20">
</dataflow>
<dataflow id="236" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="20">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="238" from="p_ZZ11llama_layerE11norm_output_15" to="specmemcore_ln0" fromId="145" toId="21">
</dataflow>
<dataflow id="239" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="21">
</dataflow>
<dataflow id="240" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="21">
</dataflow>
<dataflow id="241" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="21">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="22">
</dataflow>
<dataflow id="244" from="norm_output" to="specmemcore_ln0" fromId="243" toId="22">
</dataflow>
<dataflow id="245" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="22">
</dataflow>
<dataflow id="246" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="22">
</dataflow>
<dataflow id="247" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="22">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="250" from="norm_output_35" to="specmemcore_ln0" fromId="249" toId="23">
</dataflow>
<dataflow id="251" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="23">
</dataflow>
<dataflow id="252" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="23">
</dataflow>
<dataflow id="253" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="23">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="24">
</dataflow>
<dataflow id="256" from="norm_output_36" to="specmemcore_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="257" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="24">
</dataflow>
<dataflow id="258" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="259" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="24">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="262" from="norm_output_37" to="specmemcore_ln0" fromId="261" toId="25">
</dataflow>
<dataflow id="263" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="25">
</dataflow>
<dataflow id="264" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="25">
</dataflow>
<dataflow id="265" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="25">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="26">
</dataflow>
<dataflow id="268" from="norm_output_38" to="specmemcore_ln0" fromId="267" toId="26">
</dataflow>
<dataflow id="269" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="26">
</dataflow>
<dataflow id="270" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="26">
</dataflow>
<dataflow id="271" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="26">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="27">
</dataflow>
<dataflow id="274" from="norm_output_39" to="specmemcore_ln0" fromId="273" toId="27">
</dataflow>
<dataflow id="275" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="27">
</dataflow>
<dataflow id="276" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="27">
</dataflow>
<dataflow id="277" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="27">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="28">
</dataflow>
<dataflow id="280" from="norm_output_40" to="specmemcore_ln0" fromId="279" toId="28">
</dataflow>
<dataflow id="281" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="28">
</dataflow>
<dataflow id="282" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="28">
</dataflow>
<dataflow id="283" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="286" from="norm_output_41" to="specmemcore_ln0" fromId="285" toId="29">
</dataflow>
<dataflow id="287" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="288" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="29">
</dataflow>
<dataflow id="289" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="29">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="30">
</dataflow>
<dataflow id="292" from="norm_output_42" to="specmemcore_ln0" fromId="291" toId="30">
</dataflow>
<dataflow id="293" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="30">
</dataflow>
<dataflow id="294" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="30">
</dataflow>
<dataflow id="295" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="30">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="31">
</dataflow>
<dataflow id="298" from="norm_output_43" to="specmemcore_ln0" fromId="297" toId="31">
</dataflow>
<dataflow id="299" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="31">
</dataflow>
<dataflow id="300" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="31">
</dataflow>
<dataflow id="301" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="31">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="32">
</dataflow>
<dataflow id="304" from="p_ZZ11llama_layerE11norm_output_10" to="specmemcore_ln0" fromId="303" toId="32">
</dataflow>
<dataflow id="305" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="32">
</dataflow>
<dataflow id="306" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="32">
</dataflow>
<dataflow id="307" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="33">
</dataflow>
<dataflow id="310" from="p_ZZ11llama_layerE11norm_output_11" to="specmemcore_ln0" fromId="309" toId="33">
</dataflow>
<dataflow id="311" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="33">
</dataflow>
<dataflow id="312" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="33">
</dataflow>
<dataflow id="313" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="34">
</dataflow>
<dataflow id="316" from="p_ZZ11llama_layerE11norm_output_12" to="specmemcore_ln0" fromId="315" toId="34">
</dataflow>
<dataflow id="317" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="34">
</dataflow>
<dataflow id="318" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="34">
</dataflow>
<dataflow id="319" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="34">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="35">
</dataflow>
<dataflow id="322" from="p_ZZ11llama_layerE11norm_output_13" to="specmemcore_ln0" fromId="321" toId="35">
</dataflow>
<dataflow id="323" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="35">
</dataflow>
<dataflow id="324" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="35">
</dataflow>
<dataflow id="325" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="35">
</dataflow>
<dataflow id="326" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="36">
</dataflow>
<dataflow id="328" from="p_ZZ11llama_layerE11norm_output_14" to="specmemcore_ln0" fromId="327" toId="36">
</dataflow>
<dataflow id="329" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="36">
</dataflow>
<dataflow id="330" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="36">
</dataflow>
<dataflow id="331" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="36">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="37">
</dataflow>
<dataflow id="334" from="p_ZZ11llama_layerE11norm_output_15" to="specmemcore_ln0" fromId="333" toId="37">
</dataflow>
<dataflow id="335" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="37">
</dataflow>
<dataflow id="336" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="37">
</dataflow>
<dataflow id="337" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="37">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="338" toId="38">
</dataflow>
<dataflow id="340" from="vec_stream" to="specinterface_ln0" fromId="139" toId="38">
</dataflow>
<dataflow id="342" from="empty_69" to="specinterface_ln0" fromId="341" toId="38">
</dataflow>
<dataflow id="344" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="345" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="347" from="empty_107" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="348" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="349" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="350" from="empty_107" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="351" from="empty_107" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="352" from="empty_107" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="353" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="354" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="355" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="356" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="357" from="empty_107" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="358" from="empty_107" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="360" from="StgValue_359" to="specinterface_ln0" fromId="359" toId="38">
</dataflow>
<dataflow id="361" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="362" from="StgValue_343" to="specinterface_ln0" fromId="343" toId="38">
</dataflow>
<dataflow id="364" from="StgValue_363" to="store_ln13" fromId="363" toId="39">
</dataflow>
<dataflow id="365" from="i" to="store_ln13" fromId="5" toId="39">
</dataflow>
<dataflow id="366" from="i" to="i_13" fromId="5" toId="41">
</dataflow>
<dataflow id="367" from="i_13" to="icmp_ln13" fromId="41" toId="42">
</dataflow>
<dataflow id="369" from="StgValue_368" to="icmp_ln13" fromId="368" toId="42">
</dataflow>
<dataflow id="370" from="icmp_ln13" to="br_ln13" fromId="42" toId="43">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecPipeline" to="specpipeline_ln14" fromId="371" toId="44">
</dataflow>
<dataflow id="373" from="StgValue_156" to="specpipeline_ln14" fromId="156" toId="44">
</dataflow>
<dataflow id="374" from="StgValue_343" to="specpipeline_ln14" fromId="343" toId="44">
</dataflow>
<dataflow id="375" from="StgValue_343" to="specpipeline_ln14" fromId="343" toId="44">
</dataflow>
<dataflow id="376" from="StgValue_343" to="specpipeline_ln14" fromId="343" toId="44">
</dataflow>
<dataflow id="377" from="empty_107" to="specpipeline_ln14" fromId="346" toId="44">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="378" toId="45">
</dataflow>
<dataflow id="381" from="StgValue_380" to="speclooptripcount_ln13" fromId="380" toId="45">
</dataflow>
<dataflow id="382" from="StgValue_380" to="speclooptripcount_ln13" fromId="380" toId="45">
</dataflow>
<dataflow id="383" from="StgValue_380" to="speclooptripcount_ln13" fromId="380" toId="45">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecLoopName" to="specloopname_ln13" fromId="384" toId="46">
</dataflow>
<dataflow id="387" from="empty_90" to="specloopname_ln13" fromId="386" toId="46">
</dataflow>
<dataflow id="388" from="i_13" to="add5_in_i" fromId="41" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="br_ln15" to="add5_in_i" fromId="47" toId="49">
</dataflow>
<dataflow id="390" from="add_ln15_5" to="add5_in_i" fromId="127" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="br_ln15" to="add5_in_i" fromId="130" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="392" from="add5_in_i" to="trunc_ln15" fromId="49" toId="50">
</dataflow>
<dataflow id="394" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln" fromId="393" toId="51">
</dataflow>
<dataflow id="395" from="add5_in_i" to="lshr_ln" fromId="49" toId="51">
</dataflow>
<dataflow id="397" from="StgValue_396" to="lshr_ln" fromId="396" toId="51">
</dataflow>
<dataflow id="399" from="StgValue_398" to="lshr_ln" fromId="398" toId="51">
</dataflow>
<dataflow id="400" from="lshr_ln" to="zext_ln15_9" fromId="51" toId="52">
</dataflow>
<dataflow id="401" from="norm_output" to="norm_output_addr" fromId="146" toId="53">
</dataflow>
<dataflow id="403" from="StgValue_402" to="norm_output_addr" fromId="402" toId="53">
</dataflow>
<dataflow id="404" from="zext_ln15_9" to="norm_output_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="405" from="norm_output_35" to="norm_output_35_addr" fromId="147" toId="54">
</dataflow>
<dataflow id="406" from="StgValue_402" to="norm_output_35_addr" fromId="402" toId="54">
</dataflow>
<dataflow id="407" from="zext_ln15_9" to="norm_output_35_addr" fromId="52" toId="54">
</dataflow>
<dataflow id="408" from="norm_output_36" to="norm_output_36_addr" fromId="148" toId="55">
</dataflow>
<dataflow id="409" from="StgValue_402" to="norm_output_36_addr" fromId="402" toId="55">
</dataflow>
<dataflow id="410" from="zext_ln15_9" to="norm_output_36_addr" fromId="52" toId="55">
</dataflow>
<dataflow id="411" from="norm_output_37" to="norm_output_37_addr" fromId="149" toId="56">
</dataflow>
<dataflow id="412" from="StgValue_402" to="norm_output_37_addr" fromId="402" toId="56">
</dataflow>
<dataflow id="413" from="zext_ln15_9" to="norm_output_37_addr" fromId="52" toId="56">
</dataflow>
<dataflow id="414" from="norm_output_38" to="norm_output_38_addr" fromId="150" toId="57">
</dataflow>
<dataflow id="415" from="StgValue_402" to="norm_output_38_addr" fromId="402" toId="57">
</dataflow>
<dataflow id="416" from="zext_ln15_9" to="norm_output_38_addr" fromId="52" toId="57">
</dataflow>
<dataflow id="417" from="norm_output_39" to="norm_output_39_addr" fromId="151" toId="58">
</dataflow>
<dataflow id="418" from="StgValue_402" to="norm_output_39_addr" fromId="402" toId="58">
</dataflow>
<dataflow id="419" from="zext_ln15_9" to="norm_output_39_addr" fromId="52" toId="58">
</dataflow>
<dataflow id="420" from="norm_output_40" to="norm_output_40_addr" fromId="152" toId="59">
</dataflow>
<dataflow id="421" from="StgValue_402" to="norm_output_40_addr" fromId="402" toId="59">
</dataflow>
<dataflow id="422" from="zext_ln15_9" to="norm_output_40_addr" fromId="52" toId="59">
</dataflow>
<dataflow id="423" from="norm_output_41" to="norm_output_41_addr" fromId="153" toId="60">
</dataflow>
<dataflow id="424" from="StgValue_402" to="norm_output_41_addr" fromId="402" toId="60">
</dataflow>
<dataflow id="425" from="zext_ln15_9" to="norm_output_41_addr" fromId="52" toId="60">
</dataflow>
<dataflow id="426" from="norm_output_42" to="norm_output_42_addr" fromId="154" toId="61">
</dataflow>
<dataflow id="427" from="StgValue_402" to="norm_output_42_addr" fromId="402" toId="61">
</dataflow>
<dataflow id="428" from="zext_ln15_9" to="norm_output_42_addr" fromId="52" toId="61">
</dataflow>
<dataflow id="429" from="norm_output_43" to="norm_output_43_addr" fromId="155" toId="62">
</dataflow>
<dataflow id="430" from="StgValue_402" to="norm_output_43_addr" fromId="402" toId="62">
</dataflow>
<dataflow id="431" from="zext_ln15_9" to="norm_output_43_addr" fromId="52" toId="62">
</dataflow>
<dataflow id="432" from="p_ZZ11llama_layerE11norm_output_10" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="140" toId="63">
</dataflow>
<dataflow id="433" from="StgValue_402" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="402" toId="63">
</dataflow>
<dataflow id="434" from="zext_ln15_9" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="52" toId="63">
</dataflow>
<dataflow id="435" from="p_ZZ11llama_layerE11norm_output_11" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="141" toId="64">
</dataflow>
<dataflow id="436" from="StgValue_402" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="402" toId="64">
</dataflow>
<dataflow id="437" from="zext_ln15_9" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="52" toId="64">
</dataflow>
<dataflow id="438" from="p_ZZ11llama_layerE11norm_output_12" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="142" toId="65">
</dataflow>
<dataflow id="439" from="StgValue_402" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="402" toId="65">
</dataflow>
<dataflow id="440" from="zext_ln15_9" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="52" toId="65">
</dataflow>
<dataflow id="441" from="p_ZZ11llama_layerE11norm_output_13" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="143" toId="66">
</dataflow>
<dataflow id="442" from="StgValue_402" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="402" toId="66">
</dataflow>
<dataflow id="443" from="zext_ln15_9" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="52" toId="66">
</dataflow>
<dataflow id="444" from="p_ZZ11llama_layerE11norm_output_14" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="144" toId="67">
</dataflow>
<dataflow id="445" from="StgValue_402" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="402" toId="67">
</dataflow>
<dataflow id="446" from="zext_ln15_9" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="52" toId="67">
</dataflow>
<dataflow id="447" from="p_ZZ11llama_layerE11norm_output_15" to="llama_layer_norm_output" fromId="145" toId="68">
</dataflow>
<dataflow id="448" from="StgValue_402" to="llama_layer_norm_output" fromId="402" toId="68">
</dataflow>
<dataflow id="449" from="zext_ln15_9" to="llama_layer_norm_output" fromId="52" toId="68">
</dataflow>
<dataflow id="450" from="norm_output_addr" to="muxLogicRAMAddr_to_norm_output_load" fromId="53" toId="69">
</dataflow>
<dataflow id="451" from="norm_output_addr" to="norm_output_load" fromId="53" toId="70">
</dataflow>
<dataflow id="452" from="norm_output_35_addr" to="muxLogicRAMAddr_to_norm_output_35_load" fromId="54" toId="71">
</dataflow>
<dataflow id="453" from="norm_output_35_addr" to="norm_output_35_load" fromId="54" toId="72">
</dataflow>
<dataflow id="454" from="norm_output_36_addr" to="muxLogicRAMAddr_to_norm_output_36_load" fromId="55" toId="73">
</dataflow>
<dataflow id="455" from="norm_output_36_addr" to="norm_output_36_load" fromId="55" toId="74">
</dataflow>
<dataflow id="456" from="norm_output_37_addr" to="muxLogicRAMAddr_to_norm_output_37_load" fromId="56" toId="75">
</dataflow>
<dataflow id="457" from="norm_output_37_addr" to="norm_output_37_load" fromId="56" toId="76">
</dataflow>
<dataflow id="458" from="norm_output_38_addr" to="muxLogicRAMAddr_to_norm_output_38_load" fromId="57" toId="77">
</dataflow>
<dataflow id="459" from="norm_output_38_addr" to="norm_output_38_load" fromId="57" toId="78">
</dataflow>
<dataflow id="460" from="norm_output_39_addr" to="muxLogicRAMAddr_to_norm_output_39_load" fromId="58" toId="79">
</dataflow>
<dataflow id="461" from="norm_output_39_addr" to="norm_output_39_load" fromId="58" toId="80">
</dataflow>
<dataflow id="462" from="norm_output_40_addr" to="muxLogicRAMAddr_to_norm_output_40_load" fromId="59" toId="81">
</dataflow>
<dataflow id="463" from="norm_output_40_addr" to="norm_output_40_load" fromId="59" toId="82">
</dataflow>
<dataflow id="464" from="norm_output_41_addr" to="muxLogicRAMAddr_to_norm_output_41_load" fromId="60" toId="83">
</dataflow>
<dataflow id="465" from="norm_output_41_addr" to="norm_output_41_load" fromId="60" toId="84">
</dataflow>
<dataflow id="466" from="norm_output_42_addr" to="muxLogicRAMAddr_to_norm_output_42_load" fromId="61" toId="85">
</dataflow>
<dataflow id="467" from="norm_output_42_addr" to="norm_output_42_load" fromId="61" toId="86">
</dataflow>
<dataflow id="468" from="norm_output_43_addr" to="muxLogicRAMAddr_to_norm_output_43_load" fromId="62" toId="87">
</dataflow>
<dataflow id="469" from="norm_output_43_addr" to="norm_output_43_load" fromId="62" toId="88">
</dataflow>
<dataflow id="470" from="p_ZZ11llama_layerE11norm_output_10_addr" to="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load" fromId="63" toId="89">
</dataflow>
<dataflow id="471" from="p_ZZ11llama_layerE11norm_output_10_addr" to="p_ZZ11llama_layerE11norm_output_10_load" fromId="63" toId="90">
</dataflow>
<dataflow id="472" from="p_ZZ11llama_layerE11norm_output_11_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_208" fromId="64" toId="91">
</dataflow>
<dataflow id="473" from="p_ZZ11llama_layerE11norm_output_11_addr" to="llama_layer_norm_output_208" fromId="64" toId="92">
</dataflow>
<dataflow id="474" from="p_ZZ11llama_layerE11norm_output_12_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_209" fromId="65" toId="93">
</dataflow>
<dataflow id="475" from="p_ZZ11llama_layerE11norm_output_12_addr" to="llama_layer_norm_output_209" fromId="65" toId="94">
</dataflow>
<dataflow id="476" from="p_ZZ11llama_layerE11norm_output_13_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_210" fromId="66" toId="95">
</dataflow>
<dataflow id="477" from="p_ZZ11llama_layerE11norm_output_13_addr" to="llama_layer_norm_output_210" fromId="66" toId="96">
</dataflow>
<dataflow id="478" from="p_ZZ11llama_layerE11norm_output_14_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_211" fromId="67" toId="97">
</dataflow>
<dataflow id="479" from="p_ZZ11llama_layerE11norm_output_14_addr" to="llama_layer_norm_output_211" fromId="67" toId="98">
</dataflow>
<dataflow id="480" from="llama_layer_norm_output" to="muxLogicRAMAddr_to_llama_layer_norm_output_212" fromId="68" toId="99">
</dataflow>
<dataflow id="481" from="llama_layer_norm_output" to="llama_layer_norm_output_212" fromId="68" toId="100">
</dataflow>
<dataflow id="483" from="StgValue_482" to="j" fromId="482" toId="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="484" from="br_ln15" to="j" fromId="47" toId="101">
</dataflow>
<dataflow id="485" from="trunc_ln15_5" to="j" fromId="125" toId="101">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="486" from="br_ln15" to="j" fromId="130" toId="101">
<BackEdge/>
</dataflow>
<dataflow id="487" from="j" to="zext_ln15" fromId="101" toId="102">
</dataflow>
<dataflow id="488" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="384" toId="103">
</dataflow>
<dataflow id="490" from="empty_89" to="specloopname_ln15" fromId="489" toId="103">
</dataflow>
<dataflow id="491" from="norm_output_addr" to="norm_output_load" fromId="53" toId="104">
</dataflow>
<dataflow id="492" from="norm_output_35_addr" to="norm_output_35_load" fromId="54" toId="105">
</dataflow>
<dataflow id="493" from="norm_output_36_addr" to="norm_output_36_load" fromId="55" toId="106">
</dataflow>
<dataflow id="494" from="norm_output_37_addr" to="norm_output_37_load" fromId="56" toId="107">
</dataflow>
<dataflow id="495" from="norm_output_38_addr" to="norm_output_38_load" fromId="57" toId="108">
</dataflow>
<dataflow id="496" from="norm_output_39_addr" to="norm_output_39_load" fromId="58" toId="109">
</dataflow>
<dataflow id="497" from="norm_output_40_addr" to="norm_output_40_load" fromId="59" toId="110">
</dataflow>
<dataflow id="498" from="norm_output_41_addr" to="norm_output_41_load" fromId="60" toId="111">
</dataflow>
<dataflow id="499" from="norm_output_42_addr" to="norm_output_42_load" fromId="61" toId="112">
</dataflow>
<dataflow id="500" from="norm_output_43_addr" to="norm_output_43_load" fromId="62" toId="113">
</dataflow>
<dataflow id="501" from="p_ZZ11llama_layerE11norm_output_10_addr" to="p_ZZ11llama_layerE11norm_output_10_load" fromId="63" toId="114">
</dataflow>
<dataflow id="502" from="p_ZZ11llama_layerE11norm_output_11_addr" to="llama_layer_norm_output_208" fromId="64" toId="115">
</dataflow>
<dataflow id="503" from="p_ZZ11llama_layerE11norm_output_12_addr" to="llama_layer_norm_output_209" fromId="65" toId="116">
</dataflow>
<dataflow id="504" from="p_ZZ11llama_layerE11norm_output_13_addr" to="llama_layer_norm_output_210" fromId="66" toId="117">
</dataflow>
<dataflow id="505" from="p_ZZ11llama_layerE11norm_output_14_addr" to="llama_layer_norm_output_211" fromId="67" toId="118">
</dataflow>
<dataflow id="506" from="llama_layer_norm_output" to="llama_layer_norm_output_212" fromId="68" toId="119">
</dataflow>
<dataflow id="508" from="_ssdm_op_SparseMux.ap_auto.16float.float.i4" to="tmp_i" fromId="507" toId="120">
</dataflow>
<dataflow id="509" from="StgValue_482" to="tmp_i" fromId="482" toId="120">
</dataflow>
<dataflow id="510" from="norm_output_load" to="tmp_i" fromId="104" toId="120">
</dataflow>
<dataflow id="512" from="StgValue_511" to="tmp_i" fromId="511" toId="120">
</dataflow>
<dataflow id="513" from="norm_output_35_load" to="tmp_i" fromId="105" toId="120">
</dataflow>
<dataflow id="515" from="StgValue_514" to="tmp_i" fromId="514" toId="120">
</dataflow>
<dataflow id="516" from="norm_output_36_load" to="tmp_i" fromId="106" toId="120">
</dataflow>
<dataflow id="518" from="StgValue_517" to="tmp_i" fromId="517" toId="120">
</dataflow>
<dataflow id="519" from="norm_output_37_load" to="tmp_i" fromId="107" toId="120">
</dataflow>
<dataflow id="521" from="StgValue_520" to="tmp_i" fromId="520" toId="120">
</dataflow>
<dataflow id="522" from="norm_output_38_load" to="tmp_i" fromId="108" toId="120">
</dataflow>
<dataflow id="524" from="StgValue_523" to="tmp_i" fromId="523" toId="120">
</dataflow>
<dataflow id="525" from="norm_output_39_load" to="tmp_i" fromId="109" toId="120">
</dataflow>
<dataflow id="527" from="StgValue_526" to="tmp_i" fromId="526" toId="120">
</dataflow>
<dataflow id="528" from="norm_output_40_load" to="tmp_i" fromId="110" toId="120">
</dataflow>
<dataflow id="530" from="StgValue_529" to="tmp_i" fromId="529" toId="120">
</dataflow>
<dataflow id="531" from="norm_output_41_load" to="tmp_i" fromId="111" toId="120">
</dataflow>
<dataflow id="533" from="StgValue_532" to="tmp_i" fromId="532" toId="120">
</dataflow>
<dataflow id="534" from="norm_output_42_load" to="tmp_i" fromId="112" toId="120">
</dataflow>
<dataflow id="536" from="StgValue_535" to="tmp_i" fromId="535" toId="120">
</dataflow>
<dataflow id="537" from="norm_output_43_load" to="tmp_i" fromId="113" toId="120">
</dataflow>
<dataflow id="539" from="StgValue_538" to="tmp_i" fromId="538" toId="120">
</dataflow>
<dataflow id="540" from="p_ZZ11llama_layerE11norm_output_10_load" to="tmp_i" fromId="114" toId="120">
</dataflow>
<dataflow id="542" from="StgValue_541" to="tmp_i" fromId="541" toId="120">
</dataflow>
<dataflow id="543" from="llama_layer_norm_output_208" to="tmp_i" fromId="115" toId="120">
</dataflow>
<dataflow id="545" from="StgValue_544" to="tmp_i" fromId="544" toId="120">
</dataflow>
<dataflow id="546" from="llama_layer_norm_output_209" to="tmp_i" fromId="116" toId="120">
</dataflow>
<dataflow id="548" from="StgValue_547" to="tmp_i" fromId="547" toId="120">
</dataflow>
<dataflow id="549" from="llama_layer_norm_output_210" to="tmp_i" fromId="117" toId="120">
</dataflow>
<dataflow id="551" from="StgValue_550" to="tmp_i" fromId="550" toId="120">
</dataflow>
<dataflow id="552" from="llama_layer_norm_output_211" to="tmp_i" fromId="118" toId="120">
</dataflow>
<dataflow id="554" from="StgValue_553" to="tmp_i" fromId="553" toId="120">
</dataflow>
<dataflow id="555" from="llama_layer_norm_output_212" to="tmp_i" fromId="119" toId="120">
</dataflow>
<dataflow id="557" from="StgValue_556" to="tmp_i" fromId="556" toId="120">
</dataflow>
<dataflow id="558" from="trunc_ln15" to="tmp_i" fromId="50" toId="120">
</dataflow>
<dataflow id="559" from="tmp_i" to="bitcast_ln17" fromId="120" toId="121">
</dataflow>
<dataflow id="560" from="bitcast_ln17" to="muxLogicFIFOData_to_write_ln17" fromId="121" toId="122">
</dataflow>
<dataflow id="562" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln17" fromId="561" toId="123">
</dataflow>
<dataflow id="563" from="vec_stream" to="write_ln17" fromId="139" toId="123">
</dataflow>
<dataflow id="564" from="bitcast_ln17" to="write_ln17" fromId="121" toId="123">
</dataflow>
<dataflow id="565" from="zext_ln15" to="add_ln15" fromId="102" toId="124">
</dataflow>
<dataflow id="567" from="StgValue_566" to="add_ln15" fromId="566" toId="124">
</dataflow>
<dataflow id="568" from="add_ln15" to="trunc_ln15_5" fromId="124" toId="125">
</dataflow>
<dataflow id="569" from="add_ln15" to="zext_ln15_10" fromId="124" toId="126">
</dataflow>
<dataflow id="570" from="i_13" to="add_ln15_5" fromId="41" toId="127">
</dataflow>
<dataflow id="571" from="zext_ln15_10" to="add_ln15_5" fromId="126" toId="127">
</dataflow>
<dataflow id="572" from="add_ln15" to="icmp_ln15" fromId="124" toId="128">
</dataflow>
<dataflow id="574" from="StgValue_573" to="icmp_ln15" fromId="573" toId="128">
</dataflow>
<dataflow id="575" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="378" toId="129">
</dataflow>
<dataflow id="577" from="StgValue_576" to="speclooptripcount_ln0" fromId="576" toId="129">
</dataflow>
<dataflow id="578" from="StgValue_576" to="speclooptripcount_ln0" fromId="576" toId="129">
</dataflow>
<dataflow id="579" from="StgValue_576" to="speclooptripcount_ln0" fromId="576" toId="129">
</dataflow>
<dataflow id="580" from="icmp_ln15" to="br_ln15" fromId="128" toId="130">
</dataflow>
<dataflow id="581" from="i_13" to="add_ln13" fromId="41" toId="131">
</dataflow>
<dataflow id="583" from="StgValue_582" to="add_ln13" fromId="582" toId="131">
</dataflow>
<dataflow id="584" from="add_ln13" to="store_ln13" fromId="131" toId="132">
</dataflow>
<dataflow id="585" from="i" to="store_ln13" fromId="5" toId="132">
</dataflow>
<dataflow id="586" from="icmp_ln13" to="StgValue_2" fromId="42" toId="2">
</dataflow>
<dataflow id="587" from="icmp_ln15" to="StgValue_4" fromId="128" toId="4">
</dataflow>
</dataflows>


</stg>
