INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nameer/standaloneuart/project_1.srcs/sim_1/new/standaloneuart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teststandaloneuart
