* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 28 2020 19:39:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : DUT.uart_inst0.un1_tx_clk_divider_0
T_16_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_17_18_sp4_h_l_8
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_41
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.tx_state_ns_0_o3_1_0_1
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.N_345_0
T_17_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_21_lc_trk_g0_1
T_18_21_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.N_345_0_0
T_18_18_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_8
T_18_20_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_7
T_17_19_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_8
T_17_19_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_9
T_18_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_11
T_18_20_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g3_3
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_7
T_18_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_12
T_18_20_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_13
T_18_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_6
T_18_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_9
T_17_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_5
T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_10
T_18_20_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_2
T_18_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_4
T_18_19_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_37
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_0
T_16_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g1_1
T_15_16_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_9_cascade_
T_17_15_wire_logic_cluster/lc_4/ltout
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_13
T_17_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_16_15_sp4_h_l_2
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_2
T_15_16_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_43
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_46
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_3
T_16_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_41
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_37
T_17_13_sp4_h_l_0
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa
T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_3
T_18_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.recv_state_RNITN8GJZ0Z_2
T_15_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_45
T_13_15_sp4_h_l_2
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_45
T_13_15_sp4_h_l_2
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_6_cascade_
T_16_18_wire_logic_cluster/lc_3/ltout
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_1
T_18_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_10
T_16_14_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_8
T_17_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_46
T_16_14_lc_trk_g3_6
T_16_14_input_2_1
T_16_14_wire_logic_cluster/lc_1/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_47
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_2
T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_39
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_12
T_17_15_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_2
T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_6/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_RNIKU472Z0Z_10
T_16_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_14
T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_4
T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_17
T_18_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g3_1
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_13
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_11
T_17_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_2/in_3

T_17_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_9
T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_12
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_10
T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_1
T_17_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_45
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_5/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_7
T_17_13_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_7/in_1

T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_1_2_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_4_s1
T_16_16_wire_logic_cluster/lc_4/cout
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_s1_5
T_16_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g0_5
T_17_16_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_3
T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_13_16_sp12_h_l_1
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_13_16_sp12_h_l_1
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_15
T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_2
T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_16_lc_trk_g2_0
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_13_15_sp4_h_l_5
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_0
T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_6
T_17_13_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.recv_N_5_mux
T_15_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_11
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_0/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.tx_data_i_m_4_0_cascade_
T_17_19_wire_logic_cluster/lc_3/ltout
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_1
T_16_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_44
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_16
T_17_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g1_6
T_17_15_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_5
T_17_13_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_5/in_1

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_countdown_0_c4_i
T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_17_19_lc_trk_g3_0
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_2
T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_2/in_3

T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_1_2
T_16_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_44
T_13_16_sp4_h_l_2
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_0_cascade_
T_16_15_wire_logic_cluster/lc_1/ltout
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_1
T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_36
T_16_20_sp4_h_l_1
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_44
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_3
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_17_19_lc_trk_g1_4
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_41
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ1Z_1
T_17_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ1Z_3
T_16_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_16_15_lc_trk_g1_7
T_16_15_input_2_6
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_0
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_13_19_sp12_h_l_1
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_13_19_sp12_h_l_1
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_18_19_sp4_v_t_45
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_46
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_2_s1
T_16_16_wire_logic_cluster/lc_2/cout
T_16_16_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_3
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_3_s1
T_16_16_wire_logic_cluster/lc_3/cout
T_16_16_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_4
T_16_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_4
T_16_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.recv_state_RNO_0Z0Z_1_cascade_
T_15_16_wire_logic_cluster/lc_3/ltout
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_10_cascade_
T_16_14_wire_logic_cluster/lc_1/ltout
T_16_14_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_2_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_102
T_16_15_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_105
T_16_15_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_44
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_2_cascade_
T_15_15_wire_logic_cluster/lc_1/ltout
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdown_RNO_1Z0Z_2
T_15_15_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_37
T_16_18_lc_trk_g0_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_1_s1
T_16_16_wire_logic_cluster/lc_1/cout
T_16_16_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_countdown_3_cry_1_s1_THRU_CO
T_16_16_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.recv_state_RNO_0Z0Z_4_cascade_
T_16_15_wire_logic_cluster/lc_3/ltout
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.recv_state_RNITN8GJZ0Z_2_cascade_
T_15_16_wire_logic_cluster/lc_6/ltout
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_1_sqmuxa_1_i
T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0_s1
T_16_16_wire_logic_cluster/lc_0/cout
T_16_16_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_1
T_16_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.N_6
T_15_21_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_1_1_2
T_16_17_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.recv_state_RNO_1Z0Z_0_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_5
T_17_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_16_16_sp4_h_l_8
T_15_16_lc_trk_g0_0
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_15_THRU_CO
T_18_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_18_15_0_
T_18_15_wire_logic_cluster/carry_in_mux/cout
T_18_15_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.N_152_0
T_16_19_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_38
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_38
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_38
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_38
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_38
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_16_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.CO0
T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.N_37
T_13_19_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_45
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_12_19_sp12_h_l_0
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_45
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_6/out
T_12_19_sp12_h_l_0
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_2
T_14_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_2/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_1
T_14_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_16_19_lc_trk_g2_2
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_0
T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_7
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_7
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_axbxc2_N_4L5_1
T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNO_1Z0Z_2
T_16_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_0_cascade_
T_16_18_wire_logic_cluster/lc_4/ltout
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_15
T_17_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_axbxc2_N_4L5_1_1
T_15_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.N_159
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_3
T_17_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_44
T_16_18_lc_trk_g3_4
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_36
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_countdown_7_1_0_3
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14
T_18_14_wire_logic_cluster/lc_6/cout
T_18_14_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14_THRU_CO
T_18_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_4
T_15_18_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_43
T_17_19_sp4_h_l_6
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_47
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_16_16_sp4_v_t_46
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13
T_18_14_wire_logic_cluster/lc_5/cout
T_18_14_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13_THRU_CO
T_18_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_rx_inst.rTxByte_42_0
T_13_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_0
T_14_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : rFifoDatarff_0_RNIHJV05
T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_36
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_36
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_36
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_36
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_10_sp4_v_t_40
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

End 

Net : wRxBufferEmpty_i_0_0
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_1
T_14_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g3_2
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDataro_3
T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_2
T_17_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_46
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_38
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoCount_RNIBPFMZ0Z_1
T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_lc_trk_g1_0
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_1
T_14_19_wire_logic_cluster/lc_1/cout
T_14_19_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.g0_0_0_a3_5_cascade_
T_16_19_wire_logic_cluster/lc_2/ltout
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_159_0_0
T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_1
T_17_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_44
T_18_20_sp4_v_t_40
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_44
T_18_20_sp4_v_t_40
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_44
T_18_20_sp4_v_t_40
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_2
T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_44
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_44
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_0
T_14_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_11_19_sp4_h_l_10
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : wRxBufferEmpty_i_0
T_13_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

T_13_17_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_37
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount16_0_0
T_13_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount16_0_i_0
T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_1
T_13_18_wire_logic_cluster/lc_1/cout
T_13_18_wire_logic_cluster/lc_2/in_3

End 

Net : wRxBufferEmpty_i_0_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_1
T_13_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDataro_2
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_3/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12_THRU_CO
T_18_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g0_5
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12
T_18_14_wire_logic_cluster/lc_4/cout
T_18_14_wire_logic_cluster/lc_5/in_3

Net : rRxReadZ0
T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0
T_13_18_wire_logic_cluster/lc_0/cout
T_13_18_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_0
T_17_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_10
T_19_18_sp4_v_t_47
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_1/out
T_17_15_sp12_v_t_22
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g3_1
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.g0_i_a4_0_5_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_0_sqmuxa
T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.tx_bits_remaining_0_sqmuxa
T_18_18_wire_logic_cluster/lc_3/out
T_12_18_sp12_h_l_1
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_3/out
T_12_18_sp12_h_l_1
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_3/out
T_12_18_sp12_h_l_1
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_18_18_wire_logic_cluster/lc_3/out
T_12_18_sp12_h_l_1
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.rTransmitZ0
T_16_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_44
T_17_18_sp4_h_l_9
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_14_21_sp4_h_l_10
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_44
T_16_21_lc_trk_g1_4
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_7_19_sp12_h_l_0
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_7_19_sp12_h_l_0
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_7_19_sp12_h_l_0
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_14_21_sp4_h_l_10
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10
T_18_14_wire_logic_cluster/lc_2/cout
T_18_14_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10_THRU_CO
T_18_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11_THRU_CO
T_18_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11
T_18_14_wire_logic_cluster/lc_3/cout
T_18_14_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9_THRU_CO
T_18_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9
T_18_14_wire_logic_cluster/lc_1/cout
T_18_14_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.g0_i_a4_0_4
T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_countdown_0_1_5_cascade_
T_16_20_wire_logic_cluster/lc_0/ltout
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_18_14_0_
T_18_14_wire_logic_cluster/carry_in_mux/cout
T_18_14_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_7_THRU_CO
T_18_14_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_45
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_5
T_16_20_wire_logic_cluster/lc_1/out
T_16_16_sp4_v_t_39
T_15_18_lc_trk_g0_2
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_16_16_sp4_v_t_39
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_5/in_3

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i_cascade_
T_14_21_wire_logic_cluster/lc_0/ltout
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_14_cascade_
T_16_20_wire_logic_cluster/lc_5/ltout
T_16_20_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_s1_sn_0_cascade_
T_15_19_wire_logic_cluster/lc_3/ltout
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.un1_tx_state_0_a4_1_cascade_
T_15_19_wire_logic_cluster/lc_2/ltout
T_15_19_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.N_33
T_13_19_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_11_sp12_v_t_23
T_13_23_lc_trk_g3_0
T_13_23_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_41
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.N_39
T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_12_20_sp4_v_t_47
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_12_20_sp4_v_t_47
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_12_20_sp4_v_t_47
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_12_20_wire_logic_cluster/lc_2/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_0/cen

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_12_20_sp4_v_t_47
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/cen

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_12_20_sp4_v_t_47
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/cen

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_12_20_sp4_v_t_47
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/cen

T_12_20_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_1/cen

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_0
T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g1_1
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_4/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.wRcvd
T_14_16_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_7/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_6
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g0_7
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.rFifoDataror_0
T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_20_sp4_v_t_40
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_2
T_14_22_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_tx_inst.rFifoDataror_1_0_cascade_
T_14_20_wire_logic_cluster/lc_3/ltout
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_3
T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_awe0
T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.N_42
T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_1
T_14_21_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g0_5
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_4/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_2/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_10
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_10
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.tx_state_0
T_18_21_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_45
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_15_19_sp4_h_l_0
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_15_19_sp4_h_l_0
T_14_19_sp4_v_t_43
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_6/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_37
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_20_lc_trk_g2_5
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g3_5
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_4/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g1_5
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_15_19_sp4_h_l_0
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_21_lc_trk_g0_0
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_6/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_2/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_0
T_15_20_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.rFifoDatarxZ0Z_0
T_14_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_14_20_wire_logic_cluster/lc_5/ltout
T_14_20_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_0
T_13_22_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.rFifoDataro_2
T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.rFifoDatarx_3
T_17_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_3
T_14_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_6
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_3_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNIK3G92Z0Z_1
T_13_17_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0_c_RNOZ0
T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g1_3
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.rFifoDatarx_7
T_14_22_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_7_cascade_
T_14_22_wire_logic_cluster/lc_0/ltout
T_14_22_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_data_8_321_a2_0
T_15_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_7
T_13_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_16
T_18_15_wire_logic_cluster/lc_0/cout
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_3
T_13_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.rFifoDatarx_6
T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_6_cascade_
T_15_21_wire_logic_cluster/lc_3/ltout
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_6
T_14_23_wire_logic_cluster/lc_3/out
T_15_22_sp4_v_t_39
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_6_cascade_
T_17_20_wire_logic_cluster/lc_0/ltout
T_17_20_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_countdown_RNO_0Z0Z_1_cascade_
T_15_19_wire_logic_cluster/lc_5/ltout
T_15_19_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_0
T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_15_18_sp4_v_t_41
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_axbxc2_N_4L5_1_0
T_16_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_7
T_17_20_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_awe2
T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8_THRU_CO
T_18_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8
T_18_14_wire_logic_cluster/lc_0/cout
T_18_14_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_m2_e_0
T_15_17_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_43
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_0/in_0

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.recv_stateZ0Z_2
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_0/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0
T_14_19_wire_logic_cluster/lc_0/cout
T_14_19_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_4
T_14_22_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_4
T_13_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_4
T_15_21_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_7
T_13_21_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g2_7
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.rFifoDatarx_4_cascade_
T_15_21_wire_logic_cluster/lc_0/ltout
T_15_21_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.tx_state_1
T_18_17_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_4/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_6/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_21_lc_trk_g2_1
T_18_21_wire_logic_cluster/lc_6/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_1/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_15_20_sp4_h_l_6
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_2/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_44
T_15_18_sp4_h_l_9
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_4/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_5/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_9
T_15_17_sp4_v_t_39
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_9
T_15_17_sp4_v_t_39
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_4/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_9
T_15_17_sp4_v_t_39
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_6/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_44
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_1/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_44
T_16_20_lc_trk_g3_4
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_44
T_15_18_sp4_h_l_9
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_3
T_13_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.g3_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.g0_0_0_a3_3_cascade_
T_16_19_wire_logic_cluster/lc_1/ltout
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.rReadPtr_RNI4NC92Z0Z_0
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.N_73
T_13_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g3_3
T_14_16_input_2_2
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_1_2_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_1
T_13_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rTxByte_42_1_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_1
T_13_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDataro_0
T_14_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.rFifoDataro_0
T_13_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_4/in_1

T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_7
T_12_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_7
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_0
T_15_22_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.tx_countdown_0_c3
T_15_18_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_0
T_13_21_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_4
T_13_21_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.un1_i11_i
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_6
T_13_21_wire_logic_cluster/lc_6/out
T_13_21_sp4_h_l_1
T_15_21_lc_trk_g3_4
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_12
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.N_40
T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_4/cen

T_13_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.d_N_5_mux
T_17_21_wire_logic_cluster/lc_6/out
T_17_19_sp4_v_t_41
T_14_19_sp4_h_l_4
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_7
T_15_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2
T_18_13_wire_logic_cluster/lc_2/cout
T_18_13_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2_THRU_CO
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_17_13_sp4_v_t_40
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6_THRU_CO
T_18_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6
T_18_13_wire_logic_cluster/lc_6/cout
T_18_13_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5_THRU_CO
T_18_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_5_cascade_
T_16_21_wire_logic_cluster/lc_6/ltout
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5
T_18_13_wire_logic_cluster/lc_5/cout
T_18_13_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.tx_clk_divider_cry_11
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_axb_2
T_13_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_data_RNO_0Z0Z_1_cascade_
T_16_21_wire_logic_cluster/lc_3/ltout
T_16_21_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4
T_18_13_wire_logic_cluster/lc_4/cout
T_18_13_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4_THRU_CO
T_18_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_tx_inst.N_41
T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

T_14_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/cen

End 

Net : DUT.uart_inst0.tx_clk_divider_0_sqmuxa_cascade_
T_18_18_wire_logic_cluster/lc_4/ltout
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_10
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_1
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_5
T_12_17_sp4_v_t_40
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_15_17_sp4_v_t_45
T_15_21_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp12_v_t_23
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp12_v_t_23
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp12_v_t_23
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_15_17_sp4_v_t_45
T_14_20_lc_trk_g3_5
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_5
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_6
T_15_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_6
T_16_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_37
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3_THRU_CO
T_18_13_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3
T_18_13_wire_logic_cluster/lc_3/cout
T_18_13_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.tx_bits_remaining_RNO_0Z0Z_2
T_18_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_36
T_15_18_sp4_h_l_1
T_17_18_lc_trk_g3_4
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.g0_i_o4_0_5
T_15_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.g0_i_o4_0_4_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_9
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_1
T_14_21_wire_logic_cluster/lc_2/out
T_14_21_sp4_h_l_9
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_1
T_13_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.rFifoDatarx_1_cascade_
T_16_21_wire_logic_cluster/lc_2/ltout
T_16_21_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.N_35_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_awe1
T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_1
T_13_22_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g3_5
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.N_42_cascade_
T_13_16_wire_logic_cluster/lc_5/ltout
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_4
T_12_22_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_36
T_13_21_sp4_h_l_6
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.rFifoDatarx_5
T_14_21_wire_logic_cluster/lc_7/out
T_14_21_sp4_h_l_3
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_5
T_13_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_14_21_wire_logic_cluster/lc_6/ltout
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_8
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.tx_state_0_sqmuxa_i_0
T_18_18_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_42
T_18_19_sp4_v_t_42
T_15_23_sp4_h_l_7
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_16_18_sp4_v_t_47
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_16_18_sp4_v_t_47
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_16_18_sp4_v_t_47
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_16_18_sp4_v_t_47
T_16_21_lc_trk_g0_7
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_a2_0_0_0
T_17_21_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_0
T_13_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_36
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_36
T_14_20_sp4_h_l_1
T_15_20_lc_trk_g3_1
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_36
T_13_20_sp4_v_t_44
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_37
T_14_20_sp4_v_t_38
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_37
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_36
T_13_20_lc_trk_g0_1
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_36
T_13_20_lc_trk_g0_1
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_dataZ0Z_3
T_17_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_39
T_15_19_sp4_h_l_2
T_14_19_sp4_v_t_39
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_6/in_0

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1
T_18_13_wire_logic_cluster/lc_1/cout
T_18_13_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1_THRU_CO
T_18_13_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_36
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.un1_m7_3
T_15_18_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_5
T_13_22_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g2_4
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.rFifoDatarx_2_cascade_
T_14_22_wire_logic_cluster/lc_5/ltout
T_14_22_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_14_22_wire_logic_cluster/lc_4/ltout
T_14_22_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_2
T_13_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_3
T_15_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_38
T_16_21_sp4_h_l_8
T_17_21_lc_trk_g2_0
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNO_0Z0Z_3
T_18_21_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : fifo_inst.ftdi_output_inst.N_95
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_inst.ftdi_output_inst.rRxF_nZ0Z_0
T_18_23_wire_logic_cluster/lc_4/out
T_18_15_sp12_v_t_23
T_18_15_sp4_v_t_45
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_15_sp12_v_t_23
T_18_15_sp4_v_t_45
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_15_sp12_v_t_23
T_18_18_lc_trk_g2_3
T_18_18_input_2_7
T_18_18_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_5
T_15_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_72
T_16_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_45
T_14_16_sp4_h_l_8
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_3/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_45
T_14_16_sp4_h_l_8
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_4/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_7_sp12_v_t_23
T_16_17_lc_trk_g3_4
T_16_17_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_16_7_sp12_v_t_23
T_16_17_lc_trk_g3_4
T_16_17_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_16_7_sp12_v_t_23
T_16_17_lc_trk_g3_4
T_16_17_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_17_15_lc_trk_g1_1
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_1/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_3/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_17_15_sp4_h_l_4
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_7/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_45
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

T_16_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

T_16_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_16_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_4/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_18_20_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.recv_stateZ0Z_0
T_16_14_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_2
T_15_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_1
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_2
T_13_21_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.recv_stateZ0Z_3
T_15_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_39
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g3_7
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : fifo_inst.ftdi_output_inst.rTxE_nZ0Z_0
T_17_24_wire_logic_cluster/lc_3/out
T_17_20_sp4_v_t_43
T_17_16_sp4_v_t_44
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_0/in_3

T_17_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g0_3
T_17_23_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.ftdi_output_inst.N_86_0
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.recv_state_srsts_1_5
T_16_15_wire_logic_cluster/lc_7/out
T_16_15_sp4_h_l_3
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_0_0
T_17_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_0
T_14_15_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_37
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_37
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_37
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_2/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.N_69
T_15_15_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_37
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g2_4
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_5
T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_2
T_12_22_wire_logic_cluster/lc_4/out
T_13_22_sp4_h_l_8
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_1
T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.g0_i_a4_1_0
T_17_21_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_6/in_0

End 

Net : fifo_inst.ftdi_output_inst.rTxE_nZ0Z_1
T_17_23_wire_logic_cluster/lc_6/out
T_17_20_sp4_v_t_36
T_17_16_sp4_v_t_41
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.rx_countdown_RNO_0Z0Z_2
T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_16_18_sp4_h_l_11
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_3
T_17_22_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_46
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_1
T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.N_86
T_12_16_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_39
T_9_16_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_39
T_9_16_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_39
T_9_16_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_39
T_9_16_sp4_h_l_7
T_12_12_sp4_v_t_42
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_43
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_43
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_43
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_39
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3
T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_6
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.r_N_3_mux_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rReadPtr_RNI4NC92Z0Z_0_cascade_
T_14_16_wire_logic_cluster/lc_3/ltout
T_14_16_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_98_4
T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_3
T_14_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_44
T_15_17_lc_trk_g0_1
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.CO0_cascade_
T_14_21_wire_logic_cluster/lc_4/ltout
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_awe2_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.N_86_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.rWritePtr_RNI5KNB1Z0Z_1
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0
T_18_13_wire_logic_cluster/lc_0/cout
T_18_13_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0_THRU_CO
T_18_13_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.N_70
T_15_15_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_38
T_16_16_sp4_h_l_3
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_38
T_16_16_sp4_h_l_3
T_17_16_lc_trk_g3_3
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

T_15_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_42
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.recv_stateZ0Z_5
T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_a2_0_0_0_cascade_
T_17_21_wire_logic_cluster/lc_1/ltout
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_a2_0_1_0
T_17_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.un1_i11_i_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_0
T_16_21_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.un1_m2_e_0_cascade_
T_15_16_wire_logic_cluster/lc_5/ltout
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.ftdi_output_inst.rWrDelayZ0
T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_16_16_sp4_h_l_4
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_8
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_16_16_sp4_h_l_4
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_8
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_6
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : fifo_inst.ftdi_output_inst.N_3_0
T_18_16_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_4
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_4
T_15_22_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_4
T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_12_15_sp4_h_l_0
T_13_15_lc_trk_g3_0
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_2
T_15_16_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_0
T_12_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_1
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.g3_1
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_5
T_16_21_wire_logic_cluster/lc_7/out
T_16_21_sp4_h_l_3
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_1/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_5
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.tx_clk_divider_cry_4
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_7
T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_4
T_13_13_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_40
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.recv_state_RNO_0Z0Z_0
T_15_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_3
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : fifo_inst.ftdi_output_inst.rRxF_nZ0Z_1
T_17_16_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_40
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_1
T_16_21_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.N_35
T_13_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g0_2
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_7
T_13_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_2
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_4
T_17_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_15_17_sp4_h_l_7
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g0_5
T_17_17_input_2_5
T_17_17_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_7
T_15_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

End 

Net : fifo_inst.ftdi_output_inst.N_95_cascade_
T_17_17_wire_logic_cluster/lc_3/ltout
T_17_17_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_1
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : DUT.fifo_rx_inst.rWritePtr_RNI5KNB1Z0Z_1_cascade_
T_12_16_wire_logic_cluster/lc_2/ltout
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_0
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_rx_inst.rFifoData_awe1_cascade_
T_13_16_wire_logic_cluster/lc_6/ltout
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_1
T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.r_N_5_mux_cascade_
T_15_17_wire_logic_cluster/lc_4/ltout
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_98_4_cascade_
T_15_17_wire_logic_cluster/lc_3/ltout
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : rTxByteZ0Z_2
T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_15_14_sp4_v_t_43
T_15_18_sp4_v_t_43
T_12_22_sp4_h_l_6
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_36
T_14_17_sp4_v_t_44
T_14_21_sp4_v_t_44
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_15_14_sp4_v_t_43
T_15_18_sp4_v_t_43
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_36
T_14_17_sp4_v_t_44
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : rTxByteZ0Z_1
T_14_14_wire_logic_cluster/lc_4/out
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_39
T_14_18_sp4_v_t_40
T_15_22_sp4_h_l_11
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_39
T_14_18_sp4_v_t_40
T_15_22_sp4_h_l_11
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_39
T_14_18_sp4_v_t_40
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_41
T_15_17_sp4_v_t_42
T_12_21_sp4_h_l_7
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.ftdi_output_inst.N_3_0_cascade_
T_18_16_wire_logic_cluster/lc_6/ltout
T_18_16_wire_logic_cluster/lc_7/in_2

End 

Net : rTxByteZ0Z_7
T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_18_sp4_v_t_37
T_15_22_sp4_h_l_6
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_18_sp4_v_t_37
T_11_22_sp4_h_l_0
T_12_22_lc_trk_g2_0
T_12_22_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_18_sp4_v_t_37
T_13_21_lc_trk_g2_5
T_13_21_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_18_sp4_v_t_37
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : rTxByteZ0Z_3
T_13_15_wire_logic_cluster/lc_7/out
T_13_10_sp12_v_t_22
T_14_22_sp12_h_l_1
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_7/out
T_13_10_sp12_v_t_22
T_14_22_sp12_h_l_1
T_17_22_lc_trk_g1_1
T_17_22_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_7/out
T_13_10_sp12_v_t_22
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_7/out
T_13_10_sp12_v_t_22
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_3
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_14_13_sp4_v_t_40
T_13_15_lc_trk_g1_5
T_13_15_input_2_6
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_6
T_17_20_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_43
T_15_21_sp4_h_l_11
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_6
T_15_13_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_41
T_12_15_sp4_h_l_9
T_13_15_lc_trk_g2_1
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_6_cascade_
T_13_15_wire_logic_cluster/lc_3/ltout
T_13_15_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_13_15_wire_logic_cluster/lc_1/ltout
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_5
T_15_13_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_39
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g3_2
T_13_15_input_2_1
T_13_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_7
T_16_23_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_41
T_18_20_sp4_h_l_4
T_17_20_lc_trk_g0_4
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g0_0
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

End 

Net : rTxByteZ0Z_0
T_14_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_15_14_sp12_v_t_22
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_46
T_14_17_sp4_v_t_39
T_14_21_sp4_v_t_47
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_3
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_38
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_46
T_14_17_sp4_v_t_39
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : rTxByteZ0Z_6
T_13_15_wire_logic_cluster/lc_4/out
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_40
T_14_19_sp4_v_t_36
T_14_23_lc_trk_g1_1
T_14_23_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_40
T_13_18_sp4_v_t_40
T_14_22_sp4_h_l_11
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_40
T_13_18_sp4_v_t_40
T_14_22_sp4_h_l_11
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_40
T_13_18_sp4_v_t_40
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_6/in_3

End 

Net : rTxByteZ0Z_4
T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_13_17_sp4_v_t_41
T_13_21_sp4_v_t_37
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_13_17_sp4_v_t_41
T_13_21_sp4_v_t_37
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_15_15_sp4_v_t_45
T_15_19_sp4_v_t_45
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_13_17_sp4_v_t_41
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_1
T_15_22_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : rTxByteZ0Z_5
T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_13_18_sp4_v_t_44
T_14_22_sp4_h_l_9
T_15_22_lc_trk_g3_1
T_15_22_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_13_18_sp4_v_t_44
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_13_18_sp4_v_t_44
T_13_22_lc_trk_g0_1
T_13_22_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_13_18_sp4_v_t_44
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_14_14_wire_logic_cluster/lc_6/ltout
T_14_14_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_5
T_13_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_42
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_6
T_13_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_44
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_1_cascade_
T_14_14_wire_logic_cluster/lc_3/ltout
T_14_14_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_3
T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_14_14_wire_logic_cluster/lc_1/ltout
T_14_14_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_4
T_15_20_wire_logic_cluster/lc_0/out
T_15_20_sp4_h_l_5
T_17_20_lc_trk_g2_0
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_0/out
T_15_20_sp4_h_l_5
T_15_20_lc_trk_g0_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : fifo_inst.ftdi_output_inst.m14_1_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_1
T_18_18_wire_logic_cluster/lc_7/out
T_8_18_sp12_h_l_1
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_2
T_12_14_wire_logic_cluster/lc_1/out
T_8_14_sp12_h_l_1
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.wRxByte_5
T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_13_10_sp4_v_t_39
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_13_14_sp4_v_t_39
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.wRxByte_4
T_15_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_0
T_13_10_sp4_v_t_40
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_0
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_0
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.wRxByte_1
T_15_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_10
T_13_10_sp4_v_t_38
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_10
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g1_1
T_15_13_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.wRxByte_0
T_15_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_8
T_13_10_sp4_v_t_45
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.wRxByte_3
T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_12_14_sp4_v_t_38
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_38
T_12_13_sp4_h_l_9
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.wRxByte_6
T_15_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_4
T_13_10_sp4_v_t_44
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_4
T_13_14_sp4_v_t_47
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_4
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.wRxByte_2
T_15_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_36
T_12_13_sp4_h_l_1
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_13_14_sp4_h_l_1
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_2/out
T_13_14_sp4_h_l_1
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.wRxByte_7
T_15_14_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_46
T_12_13_sp4_h_l_11
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_6
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g3_7
T_14_13_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_2
T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_2
T_13_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_4
T_16_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_8
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_2
T_15_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g0_5
T_16_21_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g3_2
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_1
T_13_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_0
T_14_13_wire_logic_cluster/lc_0/out
T_15_11_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_0
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.recv_state_srsts_1_0_6_cascade_
T_14_16_wire_logic_cluster/lc_6/ltout
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_0
T_15_13_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_1
T_15_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_2
T_15_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g1_2
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : P1A7_c
T_16_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g1_6
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

T_16_20_wire_logic_cluster/lc_6/out
T_16_14_sp12_v_t_23
T_16_2_sp12_v_t_23
T_5_2_sp12_h_l_0
T_10_2_sp4_h_l_7
T_9_0_span4_vert_18
T_9_0_lc_trk_g1_2
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_7
T_14_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_1
T_14_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_46
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_4
T_12_15_wire_logic_cluster/lc_5/out
T_13_15_sp4_h_l_10
T_13_15_lc_trk_g1_7
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_0
T_13_13_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_3
T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_2
T_13_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_45
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_1
T_13_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_46
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_6
T_13_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_37
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.wRamRdAddr_1
T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_1/in_0

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_6
T_20_12_sp4_v_t_37
T_20_8_sp4_v_t_38
T_19_9_lc_trk_g2_6
T_19_9_input0_6
T_19_9_wire_bram/ram/RADDR_1

End 

Net : fifo_inst.wRamRdAddr_0
T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_1/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_36
T_19_8_sp4_v_t_44
T_19_9_lc_trk_g3_4
T_19_9_input0_7
T_19_9_wire_bram/ram/RADDR_0

End 

Net : P1A2_c
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_6/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_sp12_h_l_0
T_12_6_sp12_v_t_23
T_12_4_sp4_v_t_47
T_9_4_sp4_h_l_4
T_8_0_span4_vert_44
T_8_0_lc_trk_g0_4
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_3
T_13_14_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_5
T_12_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_6
T_12_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_4
T_13_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_0
T_13_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : oTx_n_c
T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_13_17_sp4_v_t_46
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_13_17_sp4_v_t_46
T_13_21_sp4_v_t_39
T_13_25_sp4_v_t_40
T_13_29_sp4_v_t_36
T_13_31_lc_trk_g1_1
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_3
T_12_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_7
T_13_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

End 

Net : fifo_inst.wRamRdAddr_2
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g0_1
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_38
T_19_8_sp4_v_t_43
T_19_9_lc_trk_g2_3
T_19_9_input0_5
T_19_9_wire_bram/ram/RADDR_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_5
T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : CONSTANT_ONE_NET
T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g1_0
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_input_2_2
T_18_19_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g1_0
T_18_19_input_2_3
T_18_19_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g1_0
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g1_0
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_20_lc_trk_g2_4
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_20_lc_trk_g3_4
T_18_20_input_2_3
T_18_20_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_20_lc_trk_g2_4
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_20_lc_trk_g2_4
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_20_lc_trk_g3_4
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g3_0
T_18_14_input_2_3
T_18_14_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g2_0
T_18_14_input_2_4
T_18_14_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g3_0
T_18_14_input_2_5
T_18_14_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g2_0
T_18_14_input_2_6
T_18_14_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g3_0
T_18_14_input_2_7
T_18_14_wire_logic_cluster/lc_7/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g2_0
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g3_0
T_18_14_input_2_1
T_18_14_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_14_lc_trk_g2_0
T_18_14_input_2_2
T_18_14_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_17_14_sp4_v_t_47
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_17_14_sp4_v_t_47
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_17_14_sp4_v_t_47
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_17_14_sp4_v_t_47
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_17_14_sp4_v_t_47
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g2_3
T_18_13_input_2_1
T_18_13_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g3_3
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g2_3
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g2_3
T_18_13_input_2_5
T_18_13_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g3_3
T_18_13_input_2_6
T_18_13_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_6_sp12_v_t_23
T_18_13_lc_trk_g2_3
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_40
T_19_8_sp4_v_t_45
T_19_9_lc_trk_g3_5
T_19_9_wire_bram/ram/RE

T_18_18_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_40
T_19_8_sp4_v_t_45
T_19_4_sp4_v_t_41
T_19_0_span4_vert_37
T_15_0_span4_horz_r_2
T_17_0_lc_trk_g0_2
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_48mhz
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_10_wire_bram/ram/WCLK

End 

Net : fifo_inst.ftdi_input_inst.SUMZ0Z_2_cascade_
T_14_11_wire_logic_cluster/lc_5/ltout
T_14_11_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.ftdi_input_inst.SUMZ0Z_3
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.ftdi_input_inst.un1_rWrStateZ0Z_1
T_15_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g0_7
T_16_10_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst.ftdi_input_inst.un2_oPacketAvail_iZ0
T_15_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : G_140
T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : G_140_cascade_
T_15_11_wire_logic_cluster/lc_5/ltout
T_15_11_wire_logic_cluster/lc_6/in_2

End 

Net : G_141
T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_6/in_3

End 

Net : G_141_cascade_
T_15_11_wire_logic_cluster/lc_4/ltout
T_15_11_wire_logic_cluster/lc_5/in_2

End 

Net : G_142
T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : G_142_cascade_
T_15_11_wire_logic_cluster/lc_1/ltout
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : G_143
T_14_11_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_3/in_0

T_14_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : G_143_cascade_
T_14_11_wire_logic_cluster/lc_4/ltout
T_14_11_wire_logic_cluster/lc_5/in_2

End 

Net : G_144
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g1_6
T_14_11_wire_logic_cluster/lc_6/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_2/in_0

T_14_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : fifo_inst_ftdi_input_inst_oTxFull_0
T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_6/in_0

End 

Net : iRxF_n_c
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_4/in_3

End 

Net : iTxE_n_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_27_sp4_v_t_41
T_18_23_sp4_v_t_37
T_17_24_lc_trk_g2_5
T_17_24_wire_logic_cluster/lc_3/in_0

End 

Net : G_145
T_15_10_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_3/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_7/in_3

End 

Net : oTx_n_c_i
T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_47
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_36
T_13_0_span4_vert_28
T_13_0_lc_trk_g0_4
T_13_0_wire_io_cluster/io_1/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_6_18_sp12_h_l_1
T_17_18_sp12_v_t_22
T_17_27_sp4_v_t_36
T_17_31_span4_horz_r_0
T_19_31_lc_trk_g1_0
T_19_31_wire_io_cluster/io_0/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_6_18_sp12_h_l_1
T_17_18_sp12_v_t_22
T_17_27_sp4_v_t_36
T_17_31_span4_horz_r_0
T_19_31_lc_trk_g0_0
T_19_31_wire_io_cluster/io_1/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_47
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_36
T_13_0_span4_vert_25
T_13_0_span4_horz_r_0
T_15_0_lc_trk_g1_0
T_15_0_wire_io_cluster/io_0/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_47
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_36
T_13_0_span4_vert_25
T_13_0_span4_horz_r_0
T_17_0_span4_horz_r_0
T_18_0_lc_trk_g0_4
T_18_0_wire_io_cluster/io_1/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_47
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_36
T_13_0_span4_vert_25
T_13_0_span4_horz_r_0
T_17_0_span4_horz_r_0
T_19_0_lc_trk_g0_0
T_19_0_wire_io_cluster/io_1/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_47
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_36
T_13_0_span4_vert_25
T_13_0_span4_horz_r_0
T_17_0_span4_horz_r_0
T_21_0_span4_vert_25
T_21_0_lc_trk_g1_1
T_21_0_wire_io_cluster/io_1/OUT_ENB

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_47
T_13_7_sp4_v_t_36
T_13_3_sp4_v_t_36
T_13_0_span4_vert_25
T_13_0_span4_horz_r_0
T_17_0_span4_horz_r_0
T_21_0_span4_horz_r_0
T_22_0_lc_trk_g0_4
T_22_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : G_145_cascade_
T_15_10_wire_logic_cluster/lc_3/ltout
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : G_146
T_15_11_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_7/in_1

End 

Net : G_149
T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_5/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_14_10_sp12_h_l_1
T_19_10_lc_trk_g0_5
T_19_10_input0_7
T_19_10_wire_bram/ram/WADDR_0

End 

Net : G_150
T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_5/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_19_10_lc_trk_g1_1
T_19_10_input0_6
T_19_10_wire_bram/ram/WADDR_1

End 

Net : G_151
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_19_10_lc_trk_g0_7
T_19_10_input0_5
T_19_10_wire_bram/ram/WADDR_2

End 

Net : G_152_cascade_
T_16_10_wire_logic_cluster/lc_3/ltout
T_16_10_wire_logic_cluster/lc_4/in_2

End 

Net : P1A1_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_11_13_sp4_h_l_3
T_14_13_sp4_v_t_38
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_2/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_5/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_16_15_lc_trk_g2_5
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_13_17_sp4_h_l_10
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_4/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_13_17_sp4_h_l_10
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : BTN_N_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_21_sp12_v_t_23
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_CO
T_12_31_wire_pll/LOCK
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : wPllLocked
T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_0/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_14_sp4_v_t_44
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_2/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_2_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_17_lc_trk_g2_3
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g2_3
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_5
T_16_14_sp4_v_t_40
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_5
T_16_14_sp4_v_t_40
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_7/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_9
T_16_14_sp4_v_t_38
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_4/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_9
T_16_14_sp4_v_t_38
T_15_16_lc_trk_g0_3
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_14_18_sp12_h_l_0
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_9
T_16_14_sp4_v_t_38
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_4/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_2_sp12_v_t_23
T_2_2_sp12_h_l_0
T_9_2_sp4_h_l_9
T_12_0_span4_vert_14
T_12_0_lc_trk_g1_6
T_12_0_wire_gbuf/in

End 

Net : wPllLocked_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_10_glb2local_1
T_15_10_lc_trk_g0_5
T_15_10_wire_logic_cluster/lc_3/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_glb2local_1
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_6/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_11_glb2local_0
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_0/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_glb2local_3
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_3/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_glb2local_3
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_6/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_15_glb2local_0
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_7/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_20_glb2local_3
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_4/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_17_glb2local_0
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_1/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_19_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_19_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_19_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_16_glb2local_0
T_18_16_lc_trk_g0_4
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_2/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_17_glb2local_3
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_4/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_5/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_16_glb2local_0
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_18_glb2local_2
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_1/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_18_glb2local_2
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_3/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_18_glb2local_2
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_7/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_glb2local_2
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_23_wire_logic_cluster/lc_4/cen

End 

Net : wPllLocked_iso_i
T_12_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_0
T_15_20_sp4_h_l_0
T_18_16_sp4_v_t_37
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_12_20_sp12_v_t_23
T_12_31_lc_trk_g0_3
T_12_31_wire_gbuf/in

End 

Net : wPllLocked_iso_i_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_glb2local_0
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_4/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_glb2local_0
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_6/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_glb2local_3
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_5/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_glb2local_3
T_15_11_lc_trk_g0_7
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_glb2local_3
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_4/in_3

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_glb2local_1
T_16_10_lc_trk_g0_5
T_16_10_wire_logic_cluster/lc_7/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_glb2local_1
T_16_10_lc_trk_g0_5
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_glb2local_1
T_16_10_lc_trk_g0_5
T_16_10_wire_logic_cluster/lc_4/in_3

End 

Net : wRamRdData_0
T_19_10_wire_bram/ram/RDATA_0
T_18_10_sp4_h_l_6
T_14_10_sp4_h_l_6
T_13_6_sp4_v_t_43
T_13_2_sp4_v_t_44
T_13_0_span4_vert_16
T_13_0_lc_trk_g1_0
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_1
T_19_10_wire_bram/ram/RDATA_2
T_19_8_sp4_v_t_39
T_16_8_sp4_h_l_8
T_15_4_sp4_v_t_36
T_15_0_span4_vert_44
T_15_0_lc_trk_g0_4
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : wRamRdData_2
T_19_10_wire_bram/ram/RDATA_4
T_19_10_sp4_h_l_11
T_22_6_sp4_v_t_46
T_22_2_sp4_v_t_42
T_22_0_span4_vert_14
T_22_0_lc_trk_g1_6
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_3
T_19_10_wire_bram/ram/RDATA_6
T_18_10_sp4_h_l_10
T_21_6_sp4_v_t_41
T_21_2_sp4_v_t_42
T_21_0_span4_vert_23
T_21_0_lc_trk_g0_7
T_21_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_4
T_19_9_wire_bram/ram/RDATA_8
T_19_4_sp12_v_t_22
T_19_0_span12_vert_6
T_19_0_lc_trk_g1_6
T_19_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_5
T_19_9_wire_bram/ram/RDATA_10
T_19_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_0_lc_trk_g0_1
T_18_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_6
T_19_9_wire_bram/ram/RDATA_12
T_19_8_sp12_v_t_22
T_19_20_sp12_v_t_22
T_19_31_lc_trk_g0_2
T_19_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : wRamRdData_7
T_19_9_wire_bram/ram/RDATA_14
T_19_6_sp12_v_t_22
T_19_18_sp12_v_t_22
T_19_27_sp4_v_t_36
T_19_31_lc_trk_g0_1
T_19_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : G_147
T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_4/in_1

T_15_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_4/out
T_16_10_sp4_h_l_8
T_20_10_sp4_h_l_4
T_19_10_lc_trk_g0_4
T_19_10_wire_bram/ram/WE

End 

Net : G_148
T_16_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_0/in_0

End 

