Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct  6 18:31:53 2024
| Host         : DESKTOP-DKV49J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    32          
TIMING-18  Warning           Missing input or output delay   12          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (416)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U14/Q_reg[32]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.880        0.000                      0                   86        0.308        0.000                      0                   86        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.784        0.000                      0                   53        0.308        0.000                      0                   53        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.880        0.000                      0                   33        1.283        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 2.213ns (67.740%)  route 1.054ns (32.261%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  U14/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    U14/Q_reg[24]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  U14/Q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    U14/Q_reg[28]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.351 r  U14/Q_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.351    U14/Q_reg[32]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  U14/Q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y49         FDCE                                         r  U14/Q_reg[32]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 2.200ns (67.611%)  route 1.054ns (32.389%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  U14/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    U14/Q_reg[24]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.338 r  U14/Q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.338    U14/Q_reg[28]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 2.192ns (67.531%)  route 1.054ns (32.469%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  U14/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    U14/Q_reg[24]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.330 r  U14/Q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.330    U14/Q_reg[28]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 2.116ns (66.752%)  route 1.054ns (33.248%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  U14/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    U14/Q_reg[24]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.254 r  U14/Q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.254    U14/Q_reg[28]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 2.096ns (66.541%)  route 1.054ns (33.459%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.015 r  U14/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    U14/Q_reg[24]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.234 r  U14/Q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.234    U14/Q_reg[28]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 2.083ns (66.403%)  route 1.054ns (33.597%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.221 r  U14/Q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.221    U14/Q_reg[24]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 2.075ns (66.317%)  route 1.054ns (33.683%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.213 r  U14/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.213    U14/Q_reg[24]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.999ns (65.478%)  route 1.054ns (34.522%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.137 r  U14/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.137    U14/Q_reg[24]_i_1_n_5
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.979ns (65.250%)  route 1.054ns (34.750%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  U14/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    U14/Q_reg[20]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.117 r  U14/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.117    U14/Q_reg[24]_i_1_n_7
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    U14/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 U14/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.966ns (65.101%)  route 1.054ns (34.899%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U14/Q_reg[1]/Q
                         net (fo=1, routed)           1.054     6.656    U14/Q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.313 r  U14/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    U14/Q_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  U14/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    U14/Q_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  U14/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    U14/Q_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  U14/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    U14/Q_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  U14/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    U14/Q_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  U14/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.104    U14/Q_reg[20]_i_1_n_6
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.109    15.134    U14/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  7.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U14/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U14/Q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    U14/Q_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  U14/Q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    U14/Q[0]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  U14/Q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    U14/Q_reg[0]_i_1_n_7
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.134     1.578    U14/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U14/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U14/Q_reg[19]/Q
                         net (fo=1, routed)           0.173     1.782    U14/Q_reg_n_0_[19]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  U14/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    U14/Q_reg[16]_i_1_n_4
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.134     1.579    U14/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U14/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U14/Q_reg[31]/Q
                         net (fo=1, routed)           0.173     1.783    U14/Q_reg_n_0_[31]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.892 r  U14/Q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    U14/Q_reg[28]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    U14/clk
    SLICE_X34Y48         FDCE                                         r  U14/Q_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.134     1.580    U14/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U14/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U14/Q_reg[3]/Q
                         net (fo=1, routed)           0.173     1.781    U14/Q_reg_n_0_[3]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  U14/Q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    U14/Q_reg[0]_i_1_n_4
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.134     1.578    U14/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U14/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    U14/clk
    SLICE_X34Y42         FDCE                                         r  U14/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U14/Q_reg[7]/Q
                         net (fo=1, routed)           0.173     1.781    U14/Q_reg_n_0_[7]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  U14/Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    U14/Q_reg[4]_i_1_n_4
    SLICE_X34Y42         FDCE                                         r  U14/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    U14/clk
    SLICE_X34Y42         FDCE                                         r  U14/Q_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.134     1.578    U14/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U14/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    U14/clk
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U14/Q_reg[8]/Q
                         net (fo=1, routed)           0.170     1.780    U14/Q_reg_n_0_[8]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  U14/Q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    U14/Q_reg[8]_i_1_n_7
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    U14/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U14/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U14/Q_reg[23]/Q
                         net (fo=2, routed)           0.184     1.793    U14/Q[23]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.902 r  U14/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    U14/Q_reg[20]_i_1_n_4
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.134     1.579    U14/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U12/U8/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/U8/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    U12/U8/clk
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U12/U8/Q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.783    U12/U8/Q_reg_n_0_[0]
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  U12/U8/Q[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.828    U12/U8/Q[0]_i_2__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  U12/U8/Q_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.898    U12/U8/Q_reg[0]_i_1__0_n_7
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    U12/U8/clk
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    U12/U8/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U14/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U14/Q_reg[24]/Q
                         net (fo=2, routed)           0.182     1.792    U14/Q[24]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  U14/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    U14/Q_reg[24]_i_1_n_7
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    U14/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U12/U8/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/U8/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    U12/U8/clk
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U12/U8/Q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.784    U12/U8/Q_reg_n_0_[12]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  U12/U8/Q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.899    U12/U8/Q_reg[12]_i_1__0_n_7
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    U12/U8/clk
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    U12/U8/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    U12/U8/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    U12/U8/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    U12/U8/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    U12/U8/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    U12/U8/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    U12/U8/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    U12/U8/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    U12/U8/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    U12/U8/Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    U12/U8/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    U12/U8/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    U12/U8/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    U12/U8/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    U12/U8/Q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    U12/U8/Q_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y43         FDCE                                         f  U14/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y43         FDCE                                         f  U14/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y46         FDCE                                         f  U14/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y46         FDCE                                         f  U14/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y46         FDCE                                         f  U14/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 U14/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.862ns (18.183%)  route 3.879ns (81.817%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U14/Q_reg[12]/Q
                         net (fo=2, routed)           0.789     6.393    U14/Q[12]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  U14/min_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.633     7.150    U14/min_BUFG_inst_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.274 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     7.971    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.067 f  min_BUFG_inst/O
                         net (fo=65, routed)          1.759     9.826    U14/min_BUFG
    SLICE_X34Y46         FDCE                                         f  U14/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    U14/clk
    SLICE_X34Y46         FDCE                                         r  U14/Q_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    U14/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.235ns (19.103%)  route 0.995ns (80.897%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.622     2.676    U14/min_BUFG
    SLICE_X34Y41         FDCE                                         f  U14/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    U14/clk
    SLICE_X34Y41         FDCE                                         r  U14/Q_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    U14/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y43         FDCE                                         f  U14/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[10]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y43         FDCE                                         f  U14/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y43         FDCE                                         r  U14/Q_reg[11]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y44         FDCE                                         f  U14/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[12]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y44         FDCE                                         f  U14/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[13]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y44         FDCE                                         f  U14/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[14]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y44         FDCE                                         f  U14/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y44         FDCE                                         r  U14/Q_reg[15]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[16]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[17]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 U14/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U14/Q_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.235ns (19.088%)  route 0.996ns (80.912%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    U14/clk
    SLICE_X34Y47         FDCE                                         r  U14/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U14/Q_reg[26]/Q
                         net (fo=2, routed)           0.115     1.725    U14/Q[26]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  U14/min_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     2.028    min
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.054 f  min_BUFG_inst/O
                         net (fo=65, routed)          0.623     2.677    U14/min_BUFG
    SLICE_X34Y45         FDCE                                         f  U14/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    U14/clk
    SLICE_X34Y45         FDCE                                         r  U14/Q_reg[18]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U14/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.283    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U13/c_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.381ns  (logic 4.899ns (47.195%)  route 5.482ns (52.805%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         LDCE                         0.000     0.000 r  U13/c_reg[11]_LDC/G
    SLICE_X53Y26         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  U13/c_reg[11]_LDC/Q
                         net (fo=3, routed)           1.130     1.893    U13/c_reg[11]_LDC_n_0
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  U13/led_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.844     2.862    U13/led_OBUF[11]
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.986 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     3.969    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.154     4.123 r  U13/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.524     6.647    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.381 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.381    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.891ns (48.127%)  route 5.272ns (51.873%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         LDCE                         0.000     0.000 r  U13/c_reg[11]_LDC/G
    SLICE_X53Y26         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  U13/c_reg[11]_LDC/Q
                         net (fo=3, routed)           1.130     1.893    U13/c_reg[11]_LDC_n_0
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.017 f  U13/led_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.844     2.862    U13/led_OBUF[11]
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.986 f  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.972     3.958    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.152     4.110 r  U13/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.325     6.435    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    10.163 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.163    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.880ns (49.107%)  route 5.057ns (50.893%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         LDCE                         0.000     0.000 r  U13/c_reg[13]_LDC/G
    SLICE_X48Y27         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  U13/c_reg[13]_LDC/Q
                         net (fo=3, routed)           0.969     1.736    U13/c_reg[13]_LDC_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.860 r  U13/led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.948     2.809    U13/led_OBUF[13]
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.933 r  U13/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     3.969    U13/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.152     4.121 r  U13/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.103     6.224    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.937 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.937    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.801ns  (logic 4.639ns (47.336%)  route 5.162ns (52.664%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         LDCE                         0.000     0.000 r  U13/c_reg[11]_LDC/G
    SLICE_X53Y26         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  U13/c_reg[11]_LDC/Q
                         net (fo=3, routed)           1.130     1.893    U13/c_reg[11]_LDC_n_0
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  U13/led_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.844     2.862    U13/led_OBUF[11]
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.986 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     3.969    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.093 r  U13/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.204     6.297    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.801 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.801    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.671ns (47.785%)  route 5.104ns (52.215%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         LDCE                         0.000     0.000 r  U13/c_reg[11]_LDC/G
    SLICE_X53Y26         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  U13/c_reg[11]_LDC/Q
                         net (fo=3, routed)           1.130     1.893    U13/c_reg[11]_LDC_n_0
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.017 f  U13/led_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.844     2.862    U13/led_OBUF[11]
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.986 f  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.988     3.974    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.098 r  U13/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.141     6.239    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.774 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.774    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 4.668ns (47.804%)  route 5.097ns (52.196%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         LDCE                         0.000     0.000 r  U13/c_reg[13]_LDC/G
    SLICE_X48Y27         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  U13/c_reg[13]_LDC/Q
                         net (fo=3, routed)           0.969     1.736    U13/c_reg[13]_LDC_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.860 r  U13/led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.948     2.809    U13/led_OBUF[13]
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.933 r  U13/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     3.969    U13/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.093 r  U13/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.143     6.236    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.765 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.765    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 4.670ns (47.838%)  route 5.092ns (52.162%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         LDCE                         0.000     0.000 r  U13/c_reg[11]_LDC/G
    SLICE_X53Y26         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  U13/c_reg[11]_LDC/Q
                         net (fo=3, routed)           1.130     1.893    U13/c_reg[11]_LDC_n_0
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  U13/led_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.844     2.862    U13/led_OBUF[11]
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.986 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.972     3.958    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.082 r  U13/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.146     6.227    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.762 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.762    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.656ns (48.368%)  route 4.970ns (51.632%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         LDCE                         0.000     0.000 r  U13/c_reg[8]_LDC/G
    SLICE_X54Y24         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  U13/c_reg[8]_LDC/Q
                         net (fo=5, routed)           0.918     1.750    U13/c_reg[8]_LDC_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.118     1.868 r  U13/led_OBUF[8]_inst_i_1/O
                         net (fo=8, routed)           4.053     5.920    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.706     9.626 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.626    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[15]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 4.408ns (46.931%)  route 4.985ns (53.069%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         LDCE                         0.000     0.000 r  U13/c_reg[15]_LDC/G
    SLICE_X53Y27         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  U13/c_reg[15]_LDC/Q
                         net (fo=4, routed)           0.984     1.747    U13/c_reg[15]_LDC_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.871 r  U13/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           4.001     5.872    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.393 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.393    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.469ns (48.364%)  route 4.771ns (51.636%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         LDCE                         0.000     0.000 r  U13/c_reg[12]_LDC/G
    SLICE_X52Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  U13/c_reg[12]_LDC/Q
                         net (fo=3, routed)           0.995     1.822    U13/c_reg[12]_LDC_n_0
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.946 r  U13/led_OBUF[12]_inst_i_1/O
                         net (fo=3, routed)           3.776     5.722    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.241 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.241    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U13/c_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE                         0.000     0.000 r  U13/c_reg[0]_C/C
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U13/c_reg[0]_C/Q
                         net (fo=3, routed)           0.108     0.249    U13/c_reg[0]_C_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  U13/c[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.294    U13/p_3_in[0]
    SLICE_X49Y23         FDPE                                         r  U13/c_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            U13/c_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDPE                         0.000     0.000 r  U13/c_reg[0]_P/C
    SLICE_X49Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U13/c_reg[0]_P/Q
                         net (fo=3, routed)           0.119     0.260    U13/c_reg[0]_P_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.305 r  U13/c[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.305    U13/c[0]_C_i_1_n_0
    SLICE_X48Y23         FDCE                                         r  U13/c_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[13]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[13]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE                         0.000     0.000 r  U13/c_reg[13]_C/C
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U13/c_reg[13]_C/Q
                         net (fo=4, routed)           0.168     0.309    U13/c_reg[13]_C_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  U13/c[13]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    U13/c[13]_C_i_1_n_0
    SLICE_X49Y27         FDCE                                         r  U13/c_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE                         0.000     0.000 r  U13/c_reg[7]_C/C
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U13/c_reg[7]_C/Q
                         net (fo=4, routed)           0.168     0.309    U13/c_reg[7]_C_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  U13/c[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    U13/c[7]_C_i_1_n_0
    SLICE_X49Y24         FDCE                                         r  U13/c_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE                         0.000     0.000 r  U13/c_reg[4]_C/C
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U13/c_reg[4]_C/Q
                         net (fo=4, routed)           0.179     0.320    U13/c_reg[4]_C_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  U13/c[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.365    U13/c[4]_C_i_1_n_0
    SLICE_X51Y21         FDCE                                         r  U13/c_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[12]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE                         0.000     0.000 r  U13/c_reg[12]_C/C
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U13/c_reg[12]_C/Q
                         net (fo=4, routed)           0.180     0.321    U13/c_reg[12]_C_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  U13/c[12]_C_i_1/O
                         net (fo=1, routed)           0.000     0.366    U13/c[12]_C_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  U13/c_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE                         0.000     0.000 r  U13/c_reg[1]_C/C
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U13/c_reg[1]_C/Q
                         net (fo=4, routed)           0.180     0.321    U13/c_reg[1]_C_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  U13/c[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.366    U13/c[1]_C_i_1_n_0
    SLICE_X49Y21         FDCE                                         r  U13/c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE                         0.000     0.000 r  U13/c_reg[8]_C/C
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U13/c_reg[8]_C/Q
                         net (fo=5, routed)           0.180     0.321    U13/c_reg[8]_C_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  U13/c[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.366    U13/c[8]_C_i_1_n_0
    SLICE_X53Y24         FDCE                                         r  U13/c_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[10]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[10]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE                         0.000     0.000 r  U13/c_reg[10]_C/C
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U13/c_reg[10]_C/Q
                         net (fo=3, routed)           0.175     0.339    U13/c_reg[10]_C_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  U13/c[10]_C_i_1/O
                         net (fo=1, routed)           0.000     0.384    U13/c[10]_C_i_1_n_0
    SLICE_X50Y24         FDCE                                         r  U13/c_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U13/c_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U13/c_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE                         0.000     0.000 r  U13/c_reg[2]_C/C
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U13/c_reg[2]_C/Q
                         net (fo=3, routed)           0.175     0.339    U13/c_reg[2]_C_n_0
    SLICE_X52Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  U13/c[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.384    U13/c[2]_C_i_1_n_0
    SLICE_X52Y22         FDCE                                         r  U13/c_reg[2]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.428ns  (logic 4.468ns (42.849%)  route 5.960ns (57.151%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.452     8.048    U13/Q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.172 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     9.155    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.154     9.309 r  U13/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.524    11.833    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.568 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.568    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.209ns  (logic 4.460ns (43.684%)  route 5.750ns (56.316%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.452     8.048    U13/Q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.172 f  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.972     9.144    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.152     9.296 r  U13/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.325    11.621    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    15.349 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.349    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.013ns  (logic 4.445ns (44.387%)  route 5.569ns (55.613%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.429     8.025    U13/Q[0]
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.149 r  U13/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     9.185    U13/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.152     9.337 r  U13/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.103    11.440    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.153 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.153    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.208ns (42.734%)  route 5.639ns (57.266%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.452     8.048    U13/Q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.172 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     9.155    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.124     9.279 r  U13/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.204    11.483    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.987 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.987    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.842ns  (logic 4.233ns (43.012%)  route 5.609ns (56.988%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.429     8.025    U13/Q[0]
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.149 r  U13/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     9.185    U13/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.309 r  U13/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.143    11.452    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.981 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.981    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.821ns  (logic 4.240ns (43.168%)  route 5.581ns (56.832%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.452     8.048    U13/Q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.172 f  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.988     9.160    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.124     9.284 r  U13/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.141    11.425    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.960 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.960    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.239ns (43.215%)  route 5.570ns (56.785%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.452     8.048    U13/Q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.172 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.972     9.144    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.268 r  U13/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.146    11.413    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.949 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.949    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.311ns (48.343%)  route 4.606ns (51.657%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.458     8.053    U12/U8/S[0]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.148     8.201 r  U12/U8/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.149    10.350    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.057 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.057    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 4.340ns (48.978%)  route 4.521ns (51.022%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.456     8.051    U12/U8/S[0]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.150     8.201 r  U12/U8/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.066    10.267    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    14.001 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.001    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.079ns (47.087%)  route 4.584ns (52.913%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.618     5.139    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U12/U8/Q_reg[18]/Q
                         net (fo=9, routed)           2.458     8.053    U12/U8/S[0]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.177 r  U12/U8/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.126    10.303    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.802 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.802    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.410ns (46.333%)  route 1.633ns (53.667%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.145     2.751    U12/U8/S[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.796 r  U12/U8/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.488     3.284    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.508 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.508    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.386ns (44.907%)  route 1.701ns (55.093%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.146     2.752    U12/U8/S[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.797 r  U12/U8/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.555     3.352    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.552 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.552    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.158ns  (logic 1.472ns (46.628%)  route 1.685ns (53.372%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.145     2.751    U12/U8/S[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.047     2.798 r  U12/U8/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.541     3.338    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.623 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.623    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.174ns  (logic 1.457ns (45.900%)  route 1.717ns (54.100%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.146     2.752    U12/U8/S[1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.046     2.798 r  U12/U8/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.572     3.369    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.640 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.640    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.461ns (43.491%)  route 1.898ns (56.509%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.043     2.649    U13/Q[1]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.694 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.275     2.969    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.045     3.014 r  U13/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     3.594    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.825 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.825    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.360ns  (logic 1.467ns (43.670%)  route 1.893ns (56.330%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.045     2.651    U13/Q[1]
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.696 r  U13/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.263     2.959    U13/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.045     3.004 r  U13/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.585     3.589    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.825 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.825    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.366ns  (logic 1.437ns (42.674%)  route 1.930ns (57.326%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.045     2.651    U13/Q[1]
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.696 r  U13/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.264     2.960    U13/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.045     3.005 r  U13/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.621     3.626    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.831 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.831    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.506ns (44.547%)  route 1.874ns (55.453%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.043     2.649    U13/Q[1]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.694 r  U13/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.275     2.969    U13/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.046     3.015 r  U13/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.556     3.572    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.845 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.845    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.467ns (42.775%)  route 1.963ns (57.225%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.045     2.651    U13/Q[1]
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.696 f  U13/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.325     3.021    U13/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.045     3.066 r  U13/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.593     3.659    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.895 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.895    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/U8/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.551ns  (logic 1.519ns (42.776%)  route 2.032ns (57.224%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/U8/Q_reg[19]/Q
                         net (fo=9, routed)           1.045     2.651    U13/Q[1]
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.696 r  U13/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.325     3.021    U13/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.045     3.066 r  U13/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.662     3.728    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     5.016 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.016    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.454ns (44.206%)  route 1.835ns (55.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.289    U12/U8/btnU
    SLICE_X0Y24          FDCE                                         f  U12/U8/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.502     4.843    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[16]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.454ns (44.206%)  route 1.835ns (55.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.289    U12/U8/btnU
    SLICE_X0Y24          FDCE                                         f  U12/U8/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.502     4.843    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[17]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.454ns (44.206%)  route 1.835ns (55.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.289    U12/U8/btnU
    SLICE_X0Y24          FDCE                                         f  U12/U8/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.502     4.843    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[18]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.454ns (44.206%)  route 1.835ns (55.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.289    U12/U8/btnU
    SLICE_X0Y24          FDCE                                         f  U12/U8/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.502     4.843    U12/U8/clk
    SLICE_X0Y24          FDCE                                         r  U12/U8/Q_reg[19]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.454ns (46.148%)  route 1.696ns (53.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.696     3.150    U12/U8/btnU
    SLICE_X0Y23          FDCE                                         f  U12/U8/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    U12/U8/clk
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[12]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.454ns (46.148%)  route 1.696ns (53.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.696     3.150    U12/U8/btnU
    SLICE_X0Y23          FDCE                                         f  U12/U8/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    U12/U8/clk
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[13]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.454ns (46.148%)  route 1.696ns (53.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.696     3.150    U12/U8/btnU
    SLICE_X0Y23          FDCE                                         f  U12/U8/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    U12/U8/clk
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[14]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.454ns (46.148%)  route 1.696ns (53.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.696     3.150    U12/U8/btnU
    SLICE_X0Y23          FDCE                                         f  U12/U8/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    U12/U8/clk
    SLICE_X0Y23          FDCE                                         r  U12/U8/Q_reg[15]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.454ns (48.428%)  route 1.548ns (51.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.548     3.002    U12/U8/btnU
    SLICE_X0Y22          FDCE                                         f  U12/U8/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505     4.846    U12/U8/clk
    SLICE_X0Y22          FDCE                                         r  U12/U8/Q_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 1.454ns (48.428%)  route 1.548ns (51.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          1.548     3.002    U12/U8/btnU
    SLICE_X0Y22          FDCE                                         f  U12/U8/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505     4.846    U12/U8/clk
    SLICE_X0Y22          FDCE                                         r  U12/U8/Q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.626%)  route 0.503ns (69.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.724    U12/U8/btnU
    SLICE_X0Y20          FDCE                                         f  U12/U8/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    U12/U8/clk
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.626%)  route 0.503ns (69.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.724    U12/U8/btnU
    SLICE_X0Y20          FDCE                                         f  U12/U8/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    U12/U8/clk
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.626%)  route 0.503ns (69.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.724    U12/U8/btnU
    SLICE_X0Y20          FDCE                                         f  U12/U8/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    U12/U8/clk
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.626%)  route 0.503ns (69.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.724    U12/U8/btnU
    SLICE_X0Y20          FDCE                                         f  U12/U8/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    U12/U8/clk
    SLICE_X0Y20          FDCE                                         r  U12/U8/Q_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.222ns (28.165%)  route 0.566ns (71.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.566     0.788    U12/U8/btnU
    SLICE_X0Y21          FDCE                                         f  U12/U8/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    U12/U8/clk
    SLICE_X0Y21          FDCE                                         r  U12/U8/Q_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.222ns (28.165%)  route 0.566ns (71.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.566     0.788    U12/U8/btnU
    SLICE_X0Y21          FDCE                                         f  U12/U8/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    U12/U8/clk
    SLICE_X0Y21          FDCE                                         r  U12/U8/Q_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.222ns (28.165%)  route 0.566ns (71.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.566     0.788    U12/U8/btnU
    SLICE_X0Y21          FDCE                                         f  U12/U8/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    U12/U8/clk
    SLICE_X0Y21          FDCE                                         r  U12/U8/Q_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.222ns (28.165%)  route 0.566ns (71.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.566     0.788    U12/U8/btnU
    SLICE_X0Y21          FDCE                                         f  U12/U8/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    U12/U8/clk
    SLICE_X0Y21          FDCE                                         r  U12/U8/Q_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.222ns (26.071%)  route 0.629ns (73.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.629     0.851    U12/U8/btnU
    SLICE_X0Y22          FDCE                                         f  U12/U8/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    U12/U8/clk
    SLICE_X0Y22          FDCE                                         r  U12/U8/Q_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U12/U8/Q_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.222ns (26.071%)  route 0.629ns (73.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=20, routed)          0.629     0.851    U12/U8/btnU
    SLICE_X0Y22          FDCE                                         f  U12/U8/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    U12/U8/clk
    SLICE_X0Y22          FDCE                                         r  U12/U8/Q_reg[11]/C





