## 1. Document Metadata

**Title**:
> **Adder and Basic CPU Design Documentation**

**Version**:
> 12.0 (Revised & Consolidated)

**Date**:
> 2024-02-XX

**Author**:
> Ryan Oates

**Assignment**:
> Lab: Half Adder, Full Adder & Minimal CPU Integration

---

## 2. Expanded Table of Contents

1. [Introduction](#introduction)
2. [Notation & Definitions](#notation--definitions)
   2.1 [Symbols and Logic Conventions](#symbols-and-logic-conventions)
   2.2 [Glossary](#glossary)
3. [Half Adder Design](#half-adder-design)
   3.1 [Inputs & Truth Table](#half-adder-inputs-and-truth-table)
   3.2 [K-Map and SOP Reductions](#k-map-and-sop-reductions-half-adder)
   3.3 [Gate-Level Implementation](#gate-level-implementation-half-adder)
   3.4 [Circuit Diagram](#circuit-diagram-half-adder)
   3.5 [Verification Checklist](#verification-checklist-half-adder)
4. [Full Adder Design](#full-adder-design)
   4.1 [Inputs & Truth Table](#full-adder-inputs-and-truth-table)
   4.2 [K-Map and SOP Reductions](#k-map-and-sop-reductions-full-adder)
   4.3 [Gate-Level Implementation](#gate-level-implementation-full-adder)
   4.4 [Circuit Diagram](#circuit-diagram-full-adder)
   4.5 [Verification Checklist](#verification-checklist-full-adder)
5. [Minimal CPU Integration](#minimal-cpu-integration)
   5.1 [Major Components](#cpu-major-components)
   5.2 [Instruction Set Overview](#instruction-set-overview)
   5.3 [Program Flow Example](#program-flow-example)
   5.4 [High-Level Block Diagram](#high-level-block-diagram)
   5.5 [Verification Checklist](#verification-checklist-minimal-cpu)
6. [Simulation & Results](#simulation--results)
   6.1 [Simulation Setup](#simulation-setup)
   6.2 [Example Netlists](#example-netlists)
   6.3 [Waveform Analysis](#waveform-analysis)
   6.4 [Troubleshooting Notes](#troubleshooting-notes)
7. [Overall Verification Checklists](#overall-verification-checklists)
8. [Conclusion](#conclusion)

---

## 3. Introduction
This document consolidates the design, analysis, and verification of Half Adder and Full Adder circuits, then illustrates how these building blocks integrate into a minimal CPU. The aim is to:

1. Provide **Notation & Definitions** to ensure consistent logic representation.
2. Present **Half Adder** and **Full Adder** design steps:
   - Truth tables and K-Maps
   - Gate-level and NAND-based implementations
   - Circuit diagrams
   - Verification checklists
3. Outline a **Minimal CPU** that uses these adders in an ALU.
4. Summarize **Simulation & Results**, including netlists, timing diagrams, and troubleshooting.
5. Conclude with comprehensive **Verification Checklists** and future considerations.

---

## 4. Notation & Definitions

### 4.1 Symbols and Logic Conventions
- **AND** gate: “·” or juxtaposition (e.g., \(A \cdot B\) or \(AB\)).
- **OR** gate: “+” (e.g., \(A + B\)).
- **NOT** (inversion): prime ( \(A'\) ) or overbar (\(\overline{A}\)).
- **XOR** gate: “⊕” (e.g., \(A \oplus B\)).
- **NAND** gate: “⊼” (logical AND followed by NOT).
- **NOR** gate: “↓” (logical OR followed by NOT).
- **Logic levels**:
  - **1 / HIGH** = 5V
  - **0 / LOW** = 0V

### 4.2 Glossary

| Term            | Definition                                                         |
|-----------------|---------------------------------------------------------------------|
| **Half Adder**  | Circuit that adds two 1-bit inputs; outputs a 1-bit Sum + Carry     |
| **Full Adder**  | Adds two 1-bit inputs + an incoming Carry; outputs Sum + new Carry  |
| **K-Map**       | Karnaugh Map for Boolean simplification                            |
| **SOP**         | Sum of Products form                                               |
| **CPU**         | Minimal CPU design includes an ALU, register file, memory, control |
| **ALU**         | Arithmetic Logic Unit: can add, subtract, possibly other ops       |
| **Instruction** | Encoded operation specifying an opcode & operands                  |
| **Verification**| Process to confirm correctness (truth tables, simulations, etc.)   |

---

## 5. Half Adder Design

### 5.1 Inputs & Truth Table (Half Adder)

**Inputs**: \(A, B \in \{0,1\}\)
**Outputs**: \(Sum, Carry\)

| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 |  0  |   0   |
| 0 | 1 |  1  |   0   |
| 1 | 0 |  1  |   0   |
| 1 | 1 |  0  |   1   |

**Boolean Expressions**
\[
\text{Sum} = A \oplus B \quad=\quad A'B + AB'
\]
\[
\text{Carry} = A \cdot B
\]

### 5.2 K-Map and SOP Reductions (Half Adder)

**K-Map for Sum** (2 variables: A, B)

|   | B=0 | B=1 |
|---|-----|-----|
|**A=0**| 0 | 1 |
|**A=1**| 1 | 0 |

Grouping the 1s individually yields:
\[
\text{Sum} = A'B + AB'
\]
**K-Map for Carry**

|   | B=0 | B=1 |
|---|-----|-----|
|**A=0**| 0 | 0 |
|**A=1**| 0 | 1 |

Single 1 at \((A=1, B=1)\):
\[
\text{Carry} = A \cdot B
\]

### 5.3 Gate-Level Implementation (Half Adder)
1. **Basic Gates (AND/OR/NOT)**
   - \(\text{Sum} = (A' \cdot B) + (A \cdot B')\)
   - \(\text{Carry} = A \cdot B\)

2. **NAND-Only Option**
   - Use NAND gates to build inverters, AND, OR, and XOR as needed.
   - For XOR: typically 4 NANDs.
   - For AND-based carry: \(\text{Carry} = (A \,\text{NAND}\, B)\,\text{NAND}\,(A \,\text{NAND}\, B)\).

### 5.4 Circuit Diagram (Half Adder)

```
   A ────┬──→[NOT]→A'───────┐
         │                 │
         │                 ▼
         │               [AND1]─┐
         │                      ├─→[OR]→ SUM
         │               [AND2]─┘
         │                 ▲
   B ────┼──→[NOT]→B'──────┘
         │
         └────────────────→[AND3] → CARRY
```
- *[AND1]*: \(A' \cdot B\)
- *[AND2]*: \(A \cdot B'\)
- *[OR]*: produces Sum = \((A'B + AB')\)
- *[AND3]*: \(A \cdot B\) for Carry

### 5.5 Verification Checklist (Half Adder)

- **[ ]** *Verify Inputs Defined:* A, B \(\in \{0,1\}\)
- **[ ]** *Truth Table Accuracy:* Matches XOR for Sum, AND for Carry
- **[ ]** *K-Map Minimization:* Sum \((A'B + AB')\), Carry \((AB)\)
- **[ ]** *Circuit Implementation:* Check each gate output matches the expressions
- **[ ]** *No Hazards/Glitches:* Confirm stable waveforms in simulation

---

## 6. Full Adder Design

### 6.1 Inputs & Truth Table (Full Adder)

**Inputs**: \(A, B, \mathrm{Cin} \in \{0,1\}\)
**Outputs**: \(Sum, \mathrm{Cout}\)

| A | B | Cin | Sum | Cout |
|---|---|-----|-----|------|
| 0 | 0 |  0  |  0  |   0  |
| 0 | 0 |  1  |  1  |   0  |
| 0 | 1 |  0  |  1  |   0  |
| 0 | 1 |  1  |  0  |   1  |
| 1 | 0 |  0  |  1  |   0  |
| 1 | 0 |  1  |  0  |   1  |
| 1 | 1 |  0  |  0  |   1  |
| 1 | 1 |  1  |  1  |   1  |

**Boolean Expressions**
\[
\text{Sum} = A \oplus B \oplus \mathrm{Cin}
\]
\[
\mathrm{Cout} = (A \cdot B) + \bigl((A \oplus B) \cdot \mathrm{Cin}\bigr)
\]
(Alternate form: \(\mathrm{Cout} = (A \cdot B) + (A \cdot \mathrm{Cin}) + (B \cdot \mathrm{Cin})\).)

### 6.2 K-Map and SOP Reductions (Full Adder)

- **Sum** K-Map (3 variables: A, B, Cin). The pattern is the XOR expansion.
\[
\text{Sum} = A \oplus B \oplus \mathrm{Cin}
\]

- **Cout** K-Map:
  - Grouping yields \(\mathrm{Cout} = (A \cdot B) + (A \cdot \mathrm{Cin}) + (B \cdot \mathrm{Cin}).\)
  - Or the commonly used form \((A \cdot B) + ((A \oplus B)\cdot \mathrm{Cin}).\)

### 6.3 Gate-Level Implementation (Full Adder)
1. **Basic Approach**:
   - Use two **Half Adders** in series + an OR gate for final carry:
     1. \( \text{HA1}: \; S1 = A \oplus B,\; C1 = A \cdot B \)
     2. \( \text{HA2}: \; \text{Sum} = S1 \oplus \mathrm{Cin},\; C2 = S1 \cdot \mathrm{Cin} \)
     3. \(\mathrm{Cout} = C1 + C2\)

2. **NAND-Only Implementation**:
   - Replace each half adder sub-block with NAND-based versions.
   - Use additional NAND gates for the final OR or for generating \((A \cdot B)\) with inverted NAND outputs.

### 6.4 Circuit Diagram (Full Adder)

**Using Two Half Adders + OR gate**:

```
             ┌────[HA1]────┐
   A --------┤             ├─── S1
   B --------┤   (Sum=C1?) └─── C1
             |
  Cin -------└────[HA2]────┐
                   └───> C2
                          │
          C1  ─────┐      │
                    ├─[OR]─┐
          C2  ─────┘       └─> Cout

 Sum = S1 ⊕ Cin
 Cout = C1 + C2
```

### 6.5 Verification Checklist (Full Adder)

- **[ ]** *Truth Table Checked:* 8 combinations \((A,B,\mathrm{Cin})\).
- **[ ]** *K-Map Simplification:* \(\mathrm{Sum} = A \oplus B \oplus \mathrm{Cin}\).
- **[ ]** *Circuit Implementation:* Confirm each half adder and final OR gate are correct.
- **[ ]** *Timing/Delays:* Identify any carry path or glitch risk.
- **[ ]** *Simulation Waveforms:* Must match the Full Adder truth table outcomes.

---

## 7. Classroom CPU Integration 

### 7.1 Major Components

1. **Instruction Memory**
   - Holds program instructions.
   - Program Counter (PC) addresses each instruction sequentially.

2. **Data Memory**
   - Stores data that can be loaded into or stored from CPU registers.

3. **Register File**
   - Small set of registers (e.g., R0, R1, R2, R3).
   - Two read ports, one write port per cycle.

4. **ALU**
   - Contains or uses the **Full Adder** for add/sub.
   - Control signal (e.g., `Add0sub1`) selects addition vs. subtraction.

5. **Control Unit**
   - Decodes opcode bits to generate signals for ALU, memory, register writes, etc.

### 7.2 Instruction Set Overview

- **ADD** (`00` in 2-bit opcode):
  - \(\text{Rdest} = \text{Rdest} + \text{Rsrc}\); sets ALU to add mode.
- **SUB** (`01`):
  - \(\text{Rdest} = \text{Rdest} - \text{Rsrc}\); sets ALU to subtract mode.
- **LOAD** (`10`):
  - \(\text{Rdest} = \text{Memory}[\text{addr}]\).
- **STORE** (`11`):
  - \(\text{Memory}[\text{addr}] = \text{Rsrc}\).

### 7.3 Program Flow Example

1. **LOAD R0, 0**
   - R0 ← DataMem[0]

2. **LOAD R1, 1**
   - R1 ← DataMem[1]

3. **ADD R3, R1**
   - R3 ← R3 + R1

4. **STORE R3, 3**
   - DataMem[3] ← R3

The PC increments each clock cycle to fetch these instructions in sequence.

### 7.4 High-Level Block Diagram

```
┌─────────────────────┐        ┌───────────────────┐
│   Instruction Mem    │        │    Data Memory    │
│(Stores opcodes/data) │        │ (4 or 8 locations)│
└────────┬─────────────┘        └─────────┬─────────┘
         │                                │
         ▼                                ▼
    [ Control Unit ] ───→ (WrMem, AddSub, WrReg, etc.)
         │                        │
         ▼                        │
    ┌───────────┐                │
    │RegisterFile│<───────────────┘
    └───────────┘
         │
         ▼
        [ALU]
     (Full Adder core)
         │
         └── (Result) → back to RegisterFile or DataMem (STORE)
```

### 7.5 Verification Checklist (Minimal CPU)
- **[ ]** *Instruction Fetch/Decode:* Ensure correct mapping of PC to instruction memory.
- **[ ]** *Register File Operation:* Confirm read/write signals and register addressing.
- **[ ]** *ALU (Add/Sub):* Validate with Full Adder logic.
- **[ ]** *Memory Access:* LOAD reads from correct address, STORE writes to correct location.
- **[ ]** *Program Execution:* Step through instructions, check final register/memory states.

---

## 8. Simulation & Results

### 8.1 Simulation Setup

- **Tool**: LTSpice (or Logisim, etc.)
- **Transient Analysis**: Example 0–100 ns.
- **Input Stimulus** (Half Adder or Full Adder):
  - A toggles at 20 ns, B toggles at 40 ns, etc.
- **Digital Plot**: Set threshold \(\approx 2.5\text{V}\) to view waveforms as 1/0.

### 8.2 Example Netlists

**Half Adder (Basic Gates)**
```
* Half Adder Netlist
XU1 A vdd 0 A_INV INVERT
XU2 B vdd 0 B_INV INVERT
XU3 A_INV B vdd 0 N1 ANDx      ; node = A'·B
XU4 A B_INV vdd 0 N2 ANDx      ; node = A·B'
XU5 N1 N2 vdd 0 SUM ORx        ; Sum = (A'B + AB')
XU6 A B vdd 0 CARRY ANDx       ; Carry = A·B

Vdd vdd 0 5V
.tran 0 80n
...
```

### 8.3 Waveform Analysis

**Timing Table Example** (Half Adder)

| Time   | A | B | Sum | Carry | Notes                     |
|--------|---|---|-----|-------|---------------------------|
| 0–20ns | 0 | 0 |  0  |   0   | Initial state             |
| 20–40ns| 1 | 0 |  1  |   0   | A → 1                     |
| 40–60ns| 1 | 1 |  0  |   1   | B → 1, carry generated    |
| 60–80ns| 0 | 1 |  1  |   0   | A → 0                     |
| 80–100ns|0|0 |  0  |   0   | Return to initial state    |

### 8.4 Troubleshooting Notes

- **Outputs Not Reaching 5V**: Check gate fan-out or loads.
- **Glitches**: Possibly uninitialized inputs or overlapping changes.
- **Mismatch**: Re-check netlist wiring vs. circuit diagram.
- **Timing**: Confirm gate delay is sufficient for stable waveforms before next change.

---

## 9. Overall Verification Checklists

This section summarizes critical checks across all stages:

1. **Notation & Symbols**
   - [ ] Confirm consistent use of `+` for OR, `·` for AND, `'` for NOT, etc.

2. **Half Adder**
   - [ ] Truth table matches \((A \oplus B)\) and \((A \cdot B)\).
   - [ ] Gate-level diagram tested in simulation.

3. **Full Adder**
   - [ ] Extended truth table with Cin, verified K-Map.
   - [ ] Final Sum & Cout signals correct in simulation.

4. **CPU Integration**
   - [ ] Instruction memory addresses stable each clock cycle.
   - [ ] Control lines: Add/Sub, WrMem, WrReg are correct per opcode.
   - [ ] Register file read/write tested, no conflicts.
   - [ ] LOAD/STORE verified with sample addresses.

5. **Simulation**
   - [ ] Timing diagrams show correct transitions, no spurious pulses.
   - [ ] Final waveforms match expected outputs from logic.

---


## 10. Conclusion

By merging the Half Adder and Full Adder designs with a simple CPU architecture, we demonstrate:

- **Logical Foundations**: The half adder and full adder circuits (with truth tables and K-Maps) serve as the core of any binary arithmetic design.
- **Implementation Versatility**: Basic gates or NAND-only approaches can yield the same results; trade-offs revolve around gate count, speed, and uniformity.
- **CPU Integration**: Combining an ALU, register file, instruction memory, and control logic creates a minimal yet functional system capable of executing simple instructions (ADD, SUB, LOAD, STORE).
- **Verification**: Thorough checklists, simulation waveforms, and K-Map validations ensure correctness at each stage.

This unified documentation—with removed duplications and expanded sections—should guide future labs or projects requiring robust digital logic designs and CPU concepts.