timescale 1ns / 10ps

module test_memory_driver;
//----------------------------------------------------------------------------------------------------------------------//
//Inputs
	reg clk;
	reg rst;
	reg button;
	reg valid_in;
	reg data_8;
	reg data;
	
//----------------------------------------------------------------------------------------------------------------------//
//Outputs
	wire [7:0] valid_in;
	wire [7:0] validin;
	wire [31:0] data_32;
	wire memory_full;
	wire mem_full;
	
//----------------------------------------------------------------------------------------------------------------------//
//Accessing the elements 

	localparam period = 20; //period
	
	full_construction uut (.clk(clk),
									.rst(rst),
									.button(button),
									.valid_in(valid_in),
									.data_8(data_8));
									
	initial
		begin
	
		clk = 1'b0;
		button = 1'b1;
	
		#period;
		valid_in = 1'b1;
		

	#340 $finish; 
	
	end
	always #10 clk = ~clk;

endmodule

	