 ==  Bambu executed with: bambu -O2 -fno-ivopts -fpeel-loops -fschedule-insns -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_28 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    union_sets
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 20480
    Internally allocated memory: 20480
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 20480
    Internally allocated memory: 20480
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.38 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.51 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.83 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.25 seconds


  Module allocation information for function union_sets:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.14 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 61
    Minimum slack: 0.98279999900000281
    Estimated max frequency (MHz): 248.9296026463883
  Time to perform scheduling: 0.10 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 59
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function find_min:
    Number of control steps: 49
    Minimum slack: 0.26799999600003777
    Estimated max frequency (MHz): 211.32713422542253
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function find_min:
    Number of states: 47
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 49
    Minimum slack: 1.0675999879999996
    Estimated max frequency (MHz): 254.29762917008145
  Time to perform scheduling: 0.40 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 47
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 86
    Minimum slack: 0.98279999900000281
    Estimated max frequency (MHz): 248.9296026463883
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 84
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function union_sets:
    Number of control steps: 83
    Minimum slack: 0.041999995999999595
    Estimated max frequency (MHz): 201.69423138225554
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function union_sets:
    Number of states: 81
    Minimum number of cycles: 41
    Maximum number of cycles 81
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:115/227
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:140/288
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:105/357
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:184/264
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function union_sets:
    Bound operations:67/127
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 104
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 138
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 63
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 117
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function union_sets:
    Number of storage values inserted: 59
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 64 registers(LB:36)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 78 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 88 registers(LB:36)
  Time to perform register binding: 0.02 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 182
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1082
    Estimated area of MUX21: 232
    Total estimated area: 1314
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.06 seconds
  Time to perform module binding: 0.09 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 88 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 43
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 1303

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 85 registers(LB:52)
  Time to perform register binding: 0.05 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 122 registers(LB:52)
  Time to perform register binding: 0.03 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 122 registers(LB:52)
  Time to perform register binding: 0.04 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 254
    Number of possible conflicts for possible false paths introduced by resource sharing: 12
    Estimated resources area (no Muxes and address logic): 3379
    Estimated area of MUX21: 331
    Total estimated area: 3710
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.05 seconds
    Clique covering computation completed in 0.09 seconds
  Time to perform module binding: 0.15 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 122 registers(LB:52)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 68
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 1684

  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 49 registers(LB:34)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 49 registers(LB:34)
  Time to perform register binding: 0.01 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 333
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1088
    Estimated area of MUX21: 233
    Total estimated area: 1321
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 49 registers(LB:34)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 32
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 460

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 89 registers(LB:69)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 90 registers(LB:69)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 90 registers(LB:69)
  Time to perform register binding: 0.02 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 226
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1817
    Estimated area of MUX21: 553.16666666666663
    Total estimated area: 2370.1666666666665
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.04 seconds
    Clique covering computation completed in 0.07 seconds
  Time to perform module binding: 0.12 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 90 registers(LB:69)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 81
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1707

  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 32 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Module binding information for function union_sets:
    Number of modules instantiated: 78
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 391
    Estimated area of MUX21: 316
    Total estimated area: 707
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.05 seconds
  Time to perform module binding: 0.07 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function union_sets:
    Number of allocated multiplexers (2-to-1 equivalent): 40
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function union_sets: 529

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.16 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 25
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 26
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:128/188
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 104
  Time to compute storage value information: 0.00 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 102 registers(LB:81)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 104 registers(LB:81)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 174
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9446
    Estimated area of MUX21: 339
    Total estimated area: 9785
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 104 registers(LB:81)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 26
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 661

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Scheduling Information of function main:
    Number of control steps: 15
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 16
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:25/38
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 15
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 15 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 15 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 27
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7341
    Estimated area of MUX21: 136
    Total estimated area: 7477
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 15 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 11
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 183
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_28/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 25347 cycles
  Number of executions     : 1
  Average execution        : 25347 cycles
