\hypertarget{classMIPS_1_1LchInstruction}{}\section{M\+I\+PS\+:\+:Lch\+Instruction Class Reference}
\label{classMIPS_1_1LchInstruction}\index{M\+I\+P\+S\+::\+Lch\+Instruction@{M\+I\+P\+S\+::\+Lch\+Instruction}}


{\ttfamily \#include $<$lch.\+hpp$>$}

Inheritance diagram for M\+I\+PS\+:\+:Lch\+Instruction\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classMIPS_1_1LchInstruction}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMIPS_1_1LchInstruction_a6e565d4fb7708e974d0e475bd3fabfa7}{Lch\+Instruction} (\hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1Instruction_a45cc6808b5dde8a5d41067d148b55476}{opcode}, \hyperlink{classMIPS_1_1Register}{Register} $\ast$\hyperlink{classMIPS_1_1InstructionIII_a76e7b218fc57cd2fc559bf72498090b6}{rd}, \hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1InstructionIII_ad0ebd3b6e7594fc583e9a409bf99a6c7}{offset})
\item 
\hyperlink{core_8hpp_adc265a970bc35995b5879784bbb3f1b7}{bit16\+\_\+t} \hyperlink{classMIPS_1_1LchInstruction_a6dad60c9189a1e84fd7c789b9642077d}{execute} ()
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Instrução utilizada para carregar 8 bits e carregá-\/los em um no bit mais significativo do registrador definido pelo programador.

\begin{DoxyAuthor}{Author}
Matheus Nogueira 
\end{DoxyAuthor}


\subsection{Constructor \& Destructor Documentation}
\index{M\+I\+P\+S\+::\+Lch\+Instruction@{M\+I\+P\+S\+::\+Lch\+Instruction}!Lch\+Instruction@{Lch\+Instruction}}
\index{Lch\+Instruction@{Lch\+Instruction}!M\+I\+P\+S\+::\+Lch\+Instruction@{M\+I\+P\+S\+::\+Lch\+Instruction}}
\subsubsection[{\texorpdfstring{Lch\+Instruction(bit8\+\_\+t opcode, Register $\ast$rd, bit8\+\_\+t offset)}{LchInstruction(bit8_t opcode, Register *rd, bit8_t offset)}}]{\setlength{\rightskip}{0pt plus 5cm}M\+I\+P\+S\+::\+Lch\+Instruction\+::\+Lch\+Instruction (
\begin{DoxyParamCaption}
\item[{{\bf bit8\+\_\+t}}]{opcode, }
\item[{{\bf Register} $\ast$}]{rd, }
\item[{{\bf bit8\+\_\+t}}]{offset}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}\hypertarget{classMIPS_1_1LchInstruction_a6e565d4fb7708e974d0e475bd3fabfa7}{}\label{classMIPS_1_1LchInstruction_a6e565d4fb7708e974d0e475bd3fabfa7}
Cria uma instrução de lhc.


\begin{DoxyParams}{Parameters}
{\em opcode} & código da operação \\
\hline
{\em rd} & registrador rd \\
\hline
{\em offset} & offset de 11 bits \\
\hline
\end{DoxyParams}


\subsection{Member Function Documentation}
\index{M\+I\+P\+S\+::\+Lch\+Instruction@{M\+I\+P\+S\+::\+Lch\+Instruction}!execute@{execute}}
\index{execute@{execute}!M\+I\+P\+S\+::\+Lch\+Instruction@{M\+I\+P\+S\+::\+Lch\+Instruction}}
\subsubsection[{\texorpdfstring{execute()}{execute()}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit16\+\_\+t} M\+I\+P\+S\+::\+Lch\+Instruction\+::execute (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classMIPS_1_1LchInstruction_a6dad60c9189a1e84fd7c789b9642077d}{}\label{classMIPS_1_1LchInstruction_a6dad60c9189a1e84fd7c789b9642077d}
Executa a instrução.

\begin{DoxyReturn}{Returns}
resultado da operação 
\end{DoxyReturn}


Implements \hyperlink{classMIPS_1_1InstructionIII_aee3071c23abc542e55b446abee766c5e}{M\+I\+P\+S\+::\+Instruction\+I\+II}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/mips/instructions/format\+\_\+\+I\+I\+I/\hyperlink{lch_8hpp}{lch.\+hpp}\end{DoxyCompactItemize}
