Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  4 09:34:27 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_monochrome_timing_summary_routed.rpt -pb vga_monochrome_timing_summary_routed.pb -rpx vga_monochrome_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_monochrome
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: U0/PIXEL_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.283        0.000                      0                    3        0.491        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.283        0.000                      0                    3        0.491        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.283ns  (required time - arrival time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.580ns (33.901%)  route 1.131ns (66.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.637     5.158    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.131     6.745    U0/cnt_reg_n_0_[0]
    SLICE_X1Y42          LUT1 (Prop_lut1_I0_O)        0.124     6.869 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.869    U0/cnt[0]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.518    14.859    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.029    15.152    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  8.283    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.718ns (43.605%)  route 0.929ns (56.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.637     5.158    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.929     6.506    U0/p_1_in
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.299     6.805 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.805    U0/PIXEL_CLK_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.518    14.859    U0/PIXEL_CLK_reg_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.029    15.130    U0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.574ns (33.668%)  route 1.131ns (66.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.637     5.158    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.131     6.745    U0/cnt_reg_n_0_[0]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.118     6.863 r  U0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.863    U0/cnt[1]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.518    14.859    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.075    15.198    U0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  8.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.967%)  route 0.396ns (68.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.594     1.477    U0/PIXEL_CLK_reg_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U0/PIXEL_CLK_reg/Q
                         net (fo=23, routed)          0.396     2.014    U0/CLK
    SLICE_X0Y42          LUT3 (Prop_lut3_I0_O)        0.045     2.059 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.059    U0/PIXEL_CLK_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.865     1.992    U0/PIXEL_CLK_reg_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.091     1.568    U0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.228ns (35.049%)  route 0.423ns (64.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.594     1.477    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.423     2.028    U0/p_1_in
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.100     2.128 r  U0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    U0/cnt[1]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.865     1.992    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107     1.584    U0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.449%)  route 0.545ns (74.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.594     1.477    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.545     2.163    U0/cnt_reg_n_0_[0]
    SLICE_X1Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.208 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.208    U0/cnt[0]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.865     1.992    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.091     1.568    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.640    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    U0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    U0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    U0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    U0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    U0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    U0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    U0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    U0/cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.025ns  (logic 5.220ns (47.343%)  route 5.806ns (52.657%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.157     5.048    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  U1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.323     7.495    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.025 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.025    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 5.415ns (49.525%)  route 5.518ns (50.475%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.164     5.055    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.152     5.207 r  U1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.029     7.236    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    10.933 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.933    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 5.438ns (50.276%)  route 5.378ns (49.724%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.164     5.055    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.152     5.207 r  U1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.889     7.096    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.817 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.817    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.814ns  (logic 5.444ns (50.344%)  route 5.370ns (49.656%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.164     5.055    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.152     5.207 r  U1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.880     7.087    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.727    10.814 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.814    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 5.210ns (48.876%)  route 5.450ns (51.124%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.157     5.048    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  U1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.968     7.139    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.660 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.660    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.651ns  (logic 5.423ns (50.911%)  route 5.229ns (49.089%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.164     5.055    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.152     5.207 r  U1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.739     6.946    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    10.651 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.651    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.524ns  (logic 5.195ns (49.362%)  route 5.329ns (50.638%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.157     5.048    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  U1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.847     7.018    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.524 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.524    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 5.218ns (50.259%)  route 5.165ns (49.741%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.325     3.766    U1/RST_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     3.890 r  U1/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.157     5.048    U1/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  U1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.682     6.854    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.383 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.383    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.966ns  (logic 5.192ns (52.097%)  route 4.774ns (47.903%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.314     3.755    U1/RST_IBUF
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     3.879 r  U1/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.557     4.436    U1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.560 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.903     6.463    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.966 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.966    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.929ns  (logic 5.209ns (52.459%)  route 4.720ns (47.541%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.314     3.755    U1/RST_IBUF
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     3.879 r  U1/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.557     4.436    U1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.560 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.849     6.410    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.929 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.929    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE                         0.000     0.000 r  U1/countX_reg[1]/C
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/countX_reg[1]/Q
                         net (fo=10, routed)          0.089     0.237    U1/countX_reg[1]
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.098     0.335 r  U1/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.335    U1/p_0_in[4]
    SLICE_X2Y38          FDCE                                         r  U1/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.269%)  route 0.151ns (44.731%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  U1/countX_reg[9]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/countX_reg[9]/Q
                         net (fo=7, routed)           0.151     0.292    U1/countX_reg[9]
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.045     0.337 r  U1/countX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U1/p_0_in[9]
    SLICE_X1Y39          FDCE                                         r  U1/countX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE                         0.000     0.000 r  U1/countY_reg[1]/C
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countY_reg[1]/Q
                         net (fo=6, routed)           0.138     0.302    U1/countY_reg[1]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.045     0.347 r  U1/countY[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U1/p_0_in__0[1]
    SLICE_X2Y44          FDCE                                         r  U1/countY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE                         0.000     0.000 r  U1/countY_reg[4]/C
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/countY_reg[4]/Q
                         net (fo=4, routed)           0.168     0.309    U1/countY_reg[4]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  U1/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/p_0_in__0[4]
    SLICE_X1Y43          FDCE                                         r  U1/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE                         0.000     0.000 r  U1/countX_reg[0]/C
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U1/countX_reg[0]/Q
                         net (fo=10, routed)          0.197     0.338    U1/countX_reg[0]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  U1/countX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    U1/countX[0]_i_1_n_0
    SLICE_X0Y39          FDCE                                         r  U1/countX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.688%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE                         0.000     0.000 r  U1/countY_reg[7]/C
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/countY_reg[7]/Q
                         net (fo=4, routed)           0.137     0.285    U1/countY_reg[7]
    SLICE_X2Y43          LUT6 (Prop_lut6_I2_O)        0.099     0.384 r  U1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.384    U1/p_0_in__0[8]
    SLICE_X2Y43          FDCE                                         r  U1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.226ns (58.451%)  route 0.161ns (41.549%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE                         0.000     0.000 r  U1/countX_reg[8]/C
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/countX_reg[8]/Q
                         net (fo=9, routed)           0.161     0.289    U1/countX_reg[8]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.098     0.387 r  U1/countX[10]_i_1/O
                         net (fo=1, routed)           0.000     0.387    U1/p_0_in[10]
    SLICE_X1Y38          FDCE                                         r  U1/countX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.007%)  route 0.201ns (51.993%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE                         0.000     0.000 r  U1/countX_reg[7]/C
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/countX_reg[7]/Q
                         net (fo=9, routed)           0.201     0.342    U1/countX_reg[7]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  U1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.387    U1/p_0_in[7]
    SLICE_X1Y38          FDCE                                         r  U1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.209ns (53.804%)  route 0.179ns (46.196%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE                         0.000     0.000 r  U1/countX_reg[2]/C
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countX_reg[2]/Q
                         net (fo=9, routed)           0.179     0.343    U1/countX_reg[2]
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.388 r  U1/countX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.388    U1/p_0_in[5]
    SLICE_X2Y38          FDCE                                         r  U1/countX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.190ns (48.539%)  route 0.201ns (51.461%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE                         0.000     0.000 r  U1/countX_reg[7]/C
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/countX_reg[7]/Q
                         net (fo=9, routed)           0.201     0.342    U1/countX_reg[7]
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.049     0.391 r  U1/countX[8]_i_1/O
                         net (fo=1, routed)           0.000     0.391    U1/p_0_in[8]
    SLICE_X1Y38          FDCE                                         r  U1/countX_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 1.565ns (38.008%)  route 2.553ns (61.992%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=27, routed)          2.553     3.994    U0/RST_IBUF
    SLICE_X0Y42          LUT3 (Prop_lut3_I1_O)        0.124     4.118 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     4.118    U0/PIXEL_CLK_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.518     4.859    U0/PIXEL_CLK_reg_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 1.441ns (38.685%)  route 2.284ns (61.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.284     3.726    U0/RST_IBUF
    SLICE_X1Y42          FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.518     4.859    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 1.441ns (38.685%)  route 2.284ns (61.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=27, routed)          2.284     3.726    U0/RST_IBUF
    SLICE_X1Y42          FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.518     4.859    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.210ns (18.526%)  route 0.921ns (81.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=27, routed)          0.921     1.131    U0/RST_IBUF
    SLICE_X1Y42          FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.865     1.992    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.210ns (18.526%)  route 0.921ns (81.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=27, routed)          0.921     1.131    U0/RST_IBUF
    SLICE_X1Y42          FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.865     1.992    U0/PIXEL_CLK_reg_0
    SLICE_X1Y42          FDCE                                         r  U0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.255ns (19.954%)  route 1.021ns (80.046%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.021     1.231    U0/RST_IBUF
    SLICE_X0Y42          LUT3 (Prop_lut3_I1_O)        0.045     1.276 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.276    U0/PIXEL_CLK_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.865     1.992    U0/PIXEL_CLK_reg_0
    SLICE_X0Y42          FDRE                                         r  U0/PIXEL_CLK_reg/C





