#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jun 11 18:16:03 2018
# Process ID: 14088
# Log file: C:/Users/craig robertson/Desktop/FPGB/FPGB/planAhead_run_1/planAhead.log
# Journal file: C:/Users/craig robertson/Desktop/FPGB/FPGB/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/craig robertson/Desktop/FPGB/FPGB/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin AD24 [get_ports led_out]
endgroup
save_constraints
