[verilog]
include_paths = ["rtl/","rtl/include"]
defines       = ["DEBUG", "VAR=1"]

[option]
linter = true
