
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/TOP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_basic.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_baud_tick_gen.v:17]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_baud_tick_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/data_sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/data_sync.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_rx.v:97]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_baud_tick_gen.v:17]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_baud_tick_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/uart_basic.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.875000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 42.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk_wiz' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/TOP.sv:63]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/TOP.sv:63]
INFO: [Synth 8-6157] synthesizing module 'driver_vga' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/driver_vga.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'driver_vga' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/driver_vga.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/sources_1/new/TOP.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.629 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1279.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_usb'. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1314.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz/inst. (constraint file  C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/test_vga/test_vga.srcs/utils_1/imports/synth_1/TOP.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1314.113 ; gain = 34.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-5535] port <CLK100MHZ> has illegal connections. It is illegal to have a port connected to an input buffer and other components. The following are the port connections :
Input Buffer:
	Port I of instance clkin1_ibufg(IBUF) in module <clk_wiz_0_clk_wiz>
Other Components:
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[18] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[17] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[16] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[15] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[14] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[13] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[12] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[11] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[10] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[9] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[8] (FDS) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[7] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[6] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[5] (FDS) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[4] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[3] (FDS) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[2] (FDS) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[1] (FDS) in module TOP
	Port C of instance \uart_basic_inst/baud_tick_blk/acc_reg[0] (FDR) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[18] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[17] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[16] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[15] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[14] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[13] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[12] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[11] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[10] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[9] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[8] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[7] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[6] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[5] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[4] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[3] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[2] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[1] (FD) in module TOP
	Port C of instance \uart_basic_inst/baud8_tick_blk/acc_reg[0] (FD) in module TOP

ERROR: [Synth 8-2918] Failing due to illegal port connections
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1314.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 64 Warnings, 57 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Sep 30 20:21:41 2022...
