// Seed: 1273781981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  wire id_16, id_17;
  assign id_10 = id_14 + 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  reg id_3;
  always @(*) begin
    id_3 <= id_3;
  end
  assign id_3 = 1;
  tri0 id_4 = {1, 1};
  wire id_5;
  wor  id_6;
  tri1 id_7;
  assign id_7 = 1;
  tri id_8 = 1 == id_6;
  assign id_6 = 1;
  module_0(
      id_8, id_6, id_6, id_2, id_7, id_5, id_6, id_7, id_4, id_4, id_1, id_8, id_6, id_4
  );
endmodule
