
---------- Begin Simulation Statistics ----------
final_tick                               2541868809500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225136                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.62                       # Real time elapsed on the host
host_tick_rate                              636733123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193066                       # Number of instructions simulated
sim_ops                                       4193066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011859                       # Number of seconds simulated
sim_ticks                                 11858964500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.469736                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391042                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               860005                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2406                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81504                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804353                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53326                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224033                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64884                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26799                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193066                       # Number of instructions committed
system.cpu.committedOps                       4193066                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.653222                       # CPI: cycles per instruction
system.cpu.discardedOps                        191244                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605758                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450401                       # DTB hits
system.cpu.dtb.data_misses                       7534                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404519                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848332                       # DTB read hits
system.cpu.dtb.read_misses                       6680                       # DTB read misses
system.cpu.dtb.write_accesses                  201239                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602069                       # DTB write hits
system.cpu.dtb.write_misses                       854                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18046                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388007                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032266                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662032                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16721689                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176890                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977985                       # ITB accesses
system.cpu.itb.fetch_acv                          645                       # ITB acv
system.cpu.itb.fetch_hits                      970129                       # ITB hits
system.cpu.itb.fetch_misses                      7856                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10946825000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8906500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17669000      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               889708500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11863109000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8003616500     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3859492500     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23704333                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539859     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838609     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592113     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193066                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6982644                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22744454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22744454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22744454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22744454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116638.225641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116638.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116638.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116638.225641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12982480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12982480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12982480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12982480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66576.820513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66576.820513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66576.820513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66576.820513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22394957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22394957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116640.401042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116640.401042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12782983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12782983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66578.036458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66578.036458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.279159                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539437267000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.279159                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204947                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204947                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128119                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34828                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86553                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34174                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28982                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40870                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002840                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156963     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     447      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157410                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820763029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375784250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462035500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469949969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376947583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846897552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469949969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469949969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187958401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187958401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187958401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469949969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376947583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034855952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000201500750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406770                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121157                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2167                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5667                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2004606000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4754856000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13666.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32416.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.645043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.343502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.820293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34525     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24073     29.54%     71.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10117     12.42%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4617      5.67%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2415      2.96%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1453      1.78%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          914      1.12%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.72%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2780      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81483                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.026352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.410708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.770070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1276     17.42%     17.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5563     75.96%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           278      3.80%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           105      1.43%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.25%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6527     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.42%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474      6.47%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.10%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9387520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  655808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11858959500                       # Total gap between requests
system.mem_ctrls.avgGap                      42645.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4948928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417315356.665415465832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374281582.510850787163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642031098.077745318413                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513684500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2241171500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290972904000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28866.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32086.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2401618.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313603080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166676400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559076280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308538540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5182874340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189316800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7656182160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.602924                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441516000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11021468500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268199820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142551585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           488218920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312463980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5123858820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239014080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7510403925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.310263                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    569821750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10893162750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11851764500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1663561                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1663561                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1663561                       # number of overall hits
system.cpu.icache.overall_hits::total         1663561                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87144                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87144                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87144                       # number of overall misses
system.cpu.icache.overall_misses::total         87144                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365245000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365245000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365245000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365245000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1750705                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1750705                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1750705                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1750705                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049777                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049777                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049777                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049777                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61567.577802                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61567.577802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61567.577802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61567.577802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86553                       # number of writebacks
system.cpu.icache.writebacks::total             86553                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87144                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278102000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278102000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049777                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049777                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049777                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049777                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60567.589278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60567.589278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60567.589278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60567.589278                       # average overall mshr miss latency
system.cpu.icache.replacements                  86553                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1663561                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1663561                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87144                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87144                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365245000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365245000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1750705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1750705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049777                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049777                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61567.577802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61567.577802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278102000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278102000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049777                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049777                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60567.589278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60567.589278                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.813777                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1685452                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.455530                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.813777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3588553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3588553                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311510                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105634                       # number of overall misses
system.cpu.dcache.overall_misses::total        105634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6770267500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6770267500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6770267500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6770267500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417144                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64091.746029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64091.746029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64091.746029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64091.746029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34652                       # number of writebacks
system.cpu.dcache.writebacks::total             34652                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36668                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36668                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388809000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388809000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63637.285039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63637.285039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63637.285039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63637.285039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68823                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67074.317729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67074.317729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670068000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670068000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66803.472691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66803.472691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586888                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586888                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61494.066596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61494.066596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59273.062731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59273.062731                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63364000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63364000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70482.758621                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70482.758621                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62465000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62465000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080419                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080419                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69482.758621                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69482.758621                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541868809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.471137                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378331                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.027186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.471137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948719                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551567611500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 641735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   641729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.04                       # Real time elapsed on the host
host_tick_rate                              617444282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7724330                       # Number of instructions simulated
sim_ops                                       7724330                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007432                       # Number of seconds simulated
sim_ticks                                  7432038000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.023195                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  186531                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               503822                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12297                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             54119                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456072                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29160                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          188484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           159324                       # Number of indirect misses.
system.cpu.branchPred.lookups                  610995                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76884                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16052                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2789455                       # Number of instructions committed
system.cpu.committedOps                       2789455                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.277576                       # CPI: cycles per instruction
system.cpu.discardedOps                        208434                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   351220                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866564                       # DTB hits
system.cpu.dtb.data_misses                       1945                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   234227                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535758                       # DTB read hits
system.cpu.dtb.read_misses                       1518                       # DTB read misses
system.cpu.dtb.write_accesses                  116993                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      330806                       # DTB write hits
system.cpu.dtb.write_misses                       427                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204671                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2273650                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            668963                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372092                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10295346                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189481                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  581481                       # ITB accesses
system.cpu.itb.fetch_acv                          146                       # ITB acv
system.cpu.itb.fetch_hits                      579712                       # ITB hits
system.cpu.itb.fetch_misses                      1769                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   183      3.49%      3.49% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.70% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4323     82.37%     86.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.62%     89.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.71% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.73% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.83%     95.56% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5248                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7306                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1822     38.96%     38.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.86%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2807     60.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4676                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1819     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1819     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3685                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5034298000     67.71%     67.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69027500      0.93%     68.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9521000      0.13%     68.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2322069500     31.23%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7434916000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998353                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.648023                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.788067                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 264                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel               485                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544330                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703063                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5886501000     79.17%     79.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1470671000     19.78%     98.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77744000      1.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      183                       # number of times the context was actually changed
system.cpu.numCycles                         14721561                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108385      3.89%      3.89% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1698743     60.90%     64.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4400      0.16%     64.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57919      2.08%     67.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 469391     16.83%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295112     10.58%     96.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35186      1.26%     97.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34808      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40039      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2789455                       # Class of committed instruction
system.cpu.quiesceCycles                       142515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4426215                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        228606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2984773148                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2984773148                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2984773148                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2984773148                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118358.836863                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118358.836863                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118358.836863                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118358.836863                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           430                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1722472078                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1722472078                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1722472078                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1722472078                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68303.278531                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68303.278531                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68303.278531                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68303.278531                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7616967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7616967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115408.590909                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115408.590909                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4316967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4316967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65408.590909                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65408.590909                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2977156181                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2977156181                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118366.578443                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118366.578443                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1718155111                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1718155111                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68310.874324                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68310.874324                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79437                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38915                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66105                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10368                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10368                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       198305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       198305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8460736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8460736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2346624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2349208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12419672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115698                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001443                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037965                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115531     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     167      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115698                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2494500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           658972209                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125902500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          351393500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4230016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1465792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5695808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4230016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4230016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2490560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569159630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197226118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             766385748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569159630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569159630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335111311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335111311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335111311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569159630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197226118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1101497059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    103979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000624081750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104954                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3592                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   975                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5521                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1324090750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  427025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2925434500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15503.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34253.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       144                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61295                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72648                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    478                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.639535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.070181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.886812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22657     40.87%     40.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16626     29.99%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6995     12.62%     83.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3015      5.44%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1780      3.21%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          924      1.67%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          573      1.03%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      0.74%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2452      4.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.372006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.596177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.964749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1574     24.64%     24.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              39      0.61%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            118      1.85%     27.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           639     10.00%     37.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3345     52.37%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           411      6.43%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           131      2.05%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            55      0.86%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            38      0.59%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5881     92.08%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           437      6.84%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            40      0.63%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            20      0.31%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             8      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5465920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6654720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5695808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6717056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       895.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    766.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7432038000                       # Total gap between requests
system.mem_ctrls.avgGap                      38319.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4007168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1458752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6654720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539174853.519317269325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196278867.250140547752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 895409845.859238028526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       104954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2110212500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    815222000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186761702500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31927.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35594.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1779462.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223353480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118688625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           329096880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286160400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3004418700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        324325920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4872410565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.595486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    816841750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6368353500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172566660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91690995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           280816200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          256698720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3094884540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247975680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4730999355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.568241                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    617206250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6567551250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               197000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131348148                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1488000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              697000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9622002000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1012858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1012858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1012858                       # number of overall hits
system.cpu.icache.overall_hits::total         1012858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66106                       # number of overall misses
system.cpu.icache.overall_misses::total         66106                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4333276000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4333276000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4333276000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4333276000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1078964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1078964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1078964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1078964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65550.419024                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65550.419024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65550.419024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65550.419024                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66105                       # number of writebacks
system.cpu.icache.writebacks::total             66105                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66106                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4267170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4267170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4267170000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4267170000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061268                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64550.419024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64550.419024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64550.419024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64550.419024                       # average overall mshr miss latency
system.cpu.icache.replacements                  66105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1012858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1012858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66106                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4333276000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4333276000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1078964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1078964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65550.419024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65550.419024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4267170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4267170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64550.419024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64550.419024                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1103410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.691778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2224034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2224034                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804622                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804622                       # number of overall hits
system.cpu.dcache.overall_hits::total          804622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33735                       # number of overall misses
system.cpu.dcache.overall_misses::total         33735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2236328000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2236328000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2236328000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2236328000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838357                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66291.033052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66291.033052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66291.033052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66291.033052                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13763                       # number of writebacks
system.cpu.dcache.writebacks::total             13763                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22489                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22489                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1511958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1511958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1511958000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1511958000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138569500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138569500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67231.001823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67231.001823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67231.001823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67231.001823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94975.668266                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94975.668266                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1016391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1016391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       517506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       517506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72817.810575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72817.810575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    888062500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    888062500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138569500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138569500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73326.934192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73326.934192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189821.232877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189821.232877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1219937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1219937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61684.633665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61684.633665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623895500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623895500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60117.122760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60117.122760                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6600                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6600                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          427                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          427                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33114500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33114500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060766                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060766                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77551.522248                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77551.522248                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32669500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32669500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060623                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060623                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76688.967136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76688.967136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9698802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896191                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              813030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.498843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727461                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3188862985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448867                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   448867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.90                       # Real time elapsed on the host
host_tick_rate                              361299073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   791756645                       # Number of instructions simulated
sim_ops                                     791756645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.637295                       # Number of seconds simulated
sim_ticks                                637295374000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.875933                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18078372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             21553706                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2232                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3207102                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21882884                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             827617                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1853243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1025626                       # Number of indirect misses.
system.cpu.branchPred.lookups                31281066                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3737320                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       280152                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   784032315                       # Number of instructions committed
system.cpu.committedOps                     784032315                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.624886                       # CPI: cycles per instruction
system.cpu.discardedOps                       9447763                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                174120371                       # DTB accesses
system.cpu.dtb.data_acv                             3                       # DTB access violations
system.cpu.dtb.data_hits                    175652769                       # DTB hits
system.cpu.dtb.data_misses                       4684                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124481165                       # DTB read accesses
system.cpu.dtb.read_acv                             3                       # DTB read access violations
system.cpu.dtb.read_hits                    125173563                       # DTB read hits
system.cpu.dtb.read_misses                       3981                       # DTB read misses
system.cpu.dtb.write_accesses                49639206                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50479206                       # DTB write hits
system.cpu.dtb.write_misses                       703                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              521040                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          587756052                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         131096510                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         51924383                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       602562513                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.615428                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               110622554                       # ITB accesses
system.cpu.itb.fetch_acv                          210                       # ITB acv
system.cpu.itb.fetch_hits                   110593277                       # ITB hits
system.cpu.itb.fetch_misses                     29277                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13810     82.37%     82.74% # number of callpals executed
system.cpu.kern.callpal::rdps                    1446      8.63%     91.36% # number of callpals executed
system.cpu.kern.callpal::rti                     1217      7.26%     98.62% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.75% # number of callpals executed
system.cpu.kern.callpal::rdunique                 209      1.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16765                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      48355                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4383     27.93%     27.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     653      4.16%     32.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10644     67.82%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15695                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4344     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      653      6.98%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4344     46.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9356                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             625597699500     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28632000      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               874571500      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10424265000      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         636925168000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991102                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.408117                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.596113                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1157                      
system.cpu.kern.mode_good::user                  1155                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1274                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1155                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.908163                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.951089                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20407604500      3.20%      3.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         616436770500     96.78%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             80690000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1273962785                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            49389127      6.30%      6.30% # Class of committed instruction
system.cpu.op_class_0::IntAlu               555047225     70.79%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5285267      0.67%     77.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                516701      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              123100077     15.70%     93.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite              50423952      6.43%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12498      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9209      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               247907      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                784032315                       # Class of committed instruction
system.cpu.quiesceCycles                       627963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671400272                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5498510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10996950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2041100987                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2041100987                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2041100987                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2041100987                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118290.407824                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118290.407824                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118290.407824                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118290.407824                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           140                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1177370501                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1177370501                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1177370501                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1177370501                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68233.584526                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68233.584526                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68233.584526                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68233.584526                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4722485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4722485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121089.358974                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121089.358974                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2772485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2772485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71089.358974                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71089.358974                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2036378502                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2036378502                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118284.067263                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118284.067263                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1174598016                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1174598016                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68227.115242                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68227.115242                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5344401                       # Transaction distribution
system.membus.trans_dist::WriteReq               1203                       # Transaction distribution
system.membus.trans_dist::WriteResp              1203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       229149                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5062850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           206441                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137268                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5062850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        281106                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15182332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15182332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1255009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1258305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16475149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    647646848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    647646848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40337152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40343801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               689092601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6255                       # Total snoops (count)
system.membus.snoopTraffic                     400320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5500092                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001397                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037354                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5492407     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7685      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5500092                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3445500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32585071029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2263881250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26732173000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      323624448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26773440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          350398016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    323624448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     323624448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14665536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14665536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5056632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          418335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5474969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       229149                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             229149                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         507809191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          42011038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549820429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    507809191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507809191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23012149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23012149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23012149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        507809191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42011038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            572832578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5250460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4910831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    415724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641520750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15734208                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4930132                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5474969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5284501                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5474969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5284501                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 148412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34041                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            869406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            193529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            530919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            218782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            300012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           227526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           304732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           389012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           253045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           754101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            847249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            187119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            107200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            535514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            282590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           214834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           301490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           360539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           243614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           747663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56536472250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26632785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156409416000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10614.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29364.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        66                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4528921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4267595                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5474969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5284501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5150911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  169928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 312466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 325234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 325585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    239                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1780522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.186754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.732746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.330962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       422636     23.74%     23.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       412172     23.15%     46.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       242818     13.64%     60.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       160067      8.99%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111967      6.29%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        90381      5.08%     80.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62374      3.50%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47388      2.66%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230719     12.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1780522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       324456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.416910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.140252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.170897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2267      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          26951      8.31%      9.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        291030     89.70%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3027      0.93%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           553      0.17%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           247      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           126      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            67      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            48      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            32      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        298974     92.15%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         23981      7.39%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1460      0.45%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              340899648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9498368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336030144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               350398016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            338208064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       534.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    530.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  637294278000                       # Total gap between requests
system.mem_ctrls.avgGap                      59231.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    314293184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26606336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336030144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493167213.857729971409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41748829.640806399286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 200.848782561538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527275354.112330317497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5056632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       418335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5284501                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 141603713000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14805504000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       199000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15506041774250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28003.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35391.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     99500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2934249.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6273289680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3334343925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19641140400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14121232740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50307669360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     228849585000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52005983520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       374533244625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.691767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132958867500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21280740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 483055766500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6439566000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3422737065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18390476580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13286225880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50307669360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     226384078500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      54082199520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372312952905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.207838                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 138531004750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21280740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 477483629250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18419                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18419                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1711000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2093000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89908987                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              697500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    636973374000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    106863517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        106863517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    106863517                       # number of overall hits
system.cpu.icache.overall_hits::total       106863517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5062849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5062849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5062849                       # number of overall misses
system.cpu.icache.overall_misses::total       5062849                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 315536819500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 315536819500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 315536819500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 315536819500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    111926366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    111926366                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    111926366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    111926366                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62323.964136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62323.964136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62323.964136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62323.964136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5062850                       # number of writebacks
system.cpu.icache.writebacks::total           5062850                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5062849                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5062849                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5062849                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5062849                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 310473969500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 310473969500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 310473969500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 310473969500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61323.963938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61323.963938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61323.963938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61323.963938                       # average overall mshr miss latency
system.cpu.icache.replacements                5062850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    106863517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       106863517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5062849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5062849                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 315536819500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 315536819500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    111926366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    111926366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62323.964136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62323.964136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5062849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5062849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 310473969500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 310473969500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61323.963938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61323.963938                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           111934479                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5063362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.106750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         228915582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        228915582                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    170098921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        170098921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    170098921                       # number of overall hits
system.cpu.dcache.overall_hits::total       170098921                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       561105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         561105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       561105                       # number of overall misses
system.cpu.dcache.overall_misses::total        561105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37531727000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37531727000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37531727000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37531727000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    170660026                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    170660026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    170660026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170660026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66888.954830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66888.954830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66888.954830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66888.954830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       211933                       # number of writebacks
system.cpu.dcache.writebacks::total            211933                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       144397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       144397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       144397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       144397                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       416708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       416708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       416708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       416708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1648                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1648                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27994899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27994899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27994899500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27994899500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002442                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002442                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67181.094435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67181.094435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67181.094435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67181.094435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53182.342233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53182.342233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 418335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    119929205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       119929205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       314950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        314950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21789555000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21789555000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120244155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120244155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69184.172091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69184.172091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       279436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       279436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19136405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19136405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68482.246382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68482.246382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50169716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50169716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15742172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15742172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50415871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50415871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63952.273974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63952.273974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       108883                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       108883                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       137272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1203                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1203                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8858494500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8858494500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64532.421033                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64532.421033                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10578                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10578                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1632                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1632                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    125862500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    125862500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.133661                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.133661                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77121.629902                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77121.629902                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1631                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1631                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    124169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    124169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.133579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.133579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76130.901288                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76130.901288                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12187                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12187                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12187                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12187                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 637295374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170591261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            419359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            406.790509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         341787181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        341787181                       # Number of data accesses

---------- End Simulation Statistics   ----------
