{
  "module_name": "dw-mipi-dsi-rockchip.c",
  "hash_id": "ddb48e597bedbc1a23b96a53171d35031dc249083db11e730e367ec905b27d9c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/iopoll.h>\n#include <linux/math64.h>\n#include <linux/mfd/syscon.h>\n#include <linux/module.h>\n#include <linux/of_device.h>\n#include <linux/of_platform.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <video/mipi_display.h>\n\n#include <drm/bridge/dw_mipi_dsi.h>\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_of.h>\n#include <drm/drm_simple_kms_helper.h>\n\n#include \"rockchip_drm_drv.h\"\n#include \"rockchip_drm_vop.h\"\n\n#define DSI_PHY_RSTZ\t\t\t0xa0\n#define PHY_DISFORCEPLL\t\t\t0\n#define PHY_ENFORCEPLL\t\t\tBIT(3)\n#define PHY_DISABLECLK\t\t\t0\n#define PHY_ENABLECLK\t\t\tBIT(2)\n#define PHY_RSTZ\t\t\t0\n#define PHY_UNRSTZ\t\t\tBIT(1)\n#define PHY_SHUTDOWNZ\t\t\t0\n#define PHY_UNSHUTDOWNZ\t\t\tBIT(0)\n\n#define DSI_PHY_IF_CFG\t\t\t0xa4\n#define N_LANES(n)\t\t\t((((n) - 1) & 0x3) << 0)\n#define PHY_STOP_WAIT_TIME(cycle)\t(((cycle) & 0xff) << 8)\n\n#define DSI_PHY_STATUS\t\t\t0xb0\n#define LOCK\t\t\t\tBIT(0)\n#define STOP_STATE_CLK_LANE\t\tBIT(2)\n\n#define DSI_PHY_TST_CTRL0\t\t0xb4\n#define PHY_TESTCLK\t\t\tBIT(1)\n#define PHY_UNTESTCLK\t\t\t0\n#define PHY_TESTCLR\t\t\tBIT(0)\n#define PHY_UNTESTCLR\t\t\t0\n\n#define DSI_PHY_TST_CTRL1\t\t0xb8\n#define PHY_TESTEN\t\t\tBIT(16)\n#define PHY_UNTESTEN\t\t\t0\n#define PHY_TESTDOUT(n)\t\t\t(((n) & 0xff) << 8)\n#define PHY_TESTDIN(n)\t\t\t(((n) & 0xff) << 0)\n\n#define DSI_INT_ST0\t\t\t0xbc\n#define DSI_INT_ST1\t\t\t0xc0\n#define DSI_INT_MSK0\t\t\t0xc4\n#define DSI_INT_MSK1\t\t\t0xc8\n\n#define PHY_STATUS_TIMEOUT_US\t\t10000\n#define CMD_PKT_STATUS_TIMEOUT_US\t20000\n\n#define BYPASS_VCO_RANGE\tBIT(7)\n#define VCO_RANGE_CON_SEL(val)\t(((val) & 0x7) << 3)\n#define VCO_IN_CAP_CON_DEFAULT\t(0x0 << 1)\n#define VCO_IN_CAP_CON_LOW\t(0x1 << 1)\n#define VCO_IN_CAP_CON_HIGH\t(0x2 << 1)\n#define REF_BIAS_CUR_SEL\tBIT(0)\n\n#define CP_CURRENT_3UA\t0x1\n#define CP_CURRENT_4_5UA\t0x2\n#define CP_CURRENT_7_5UA\t0x6\n#define CP_CURRENT_6UA\t0x9\n#define CP_CURRENT_12UA\t0xb\n#define CP_CURRENT_SEL(val)\t((val) & 0xf)\n#define CP_PROGRAM_EN\t\tBIT(7)\n\n#define LPF_RESISTORS_15_5KOHM\t0x1\n#define LPF_RESISTORS_13KOHM\t0x2\n#define LPF_RESISTORS_11_5KOHM\t0x4\n#define LPF_RESISTORS_10_5KOHM\t0x8\n#define LPF_RESISTORS_8KOHM\t0x10\n#define LPF_PROGRAM_EN\t\tBIT(6)\n#define LPF_RESISTORS_SEL(val)\t((val) & 0x3f)\n\n#define HSFREQRANGE_SEL(val)\t(((val) & 0x3f) << 1)\n\n#define INPUT_DIVIDER(val)\t(((val) - 1) & 0x7f)\n#define LOW_PROGRAM_EN\t\t0\n#define HIGH_PROGRAM_EN\t\tBIT(7)\n#define LOOP_DIV_LOW_SEL(val)\t(((val) - 1) & 0x1f)\n#define LOOP_DIV_HIGH_SEL(val)\t((((val) - 1) >> 5) & 0xf)\n#define PLL_LOOP_DIV_EN\t\tBIT(5)\n#define PLL_INPUT_DIV_EN\tBIT(4)\n\n#define POWER_CONTROL\t\tBIT(6)\n#define INTERNAL_REG_CURRENT\tBIT(3)\n#define BIAS_BLOCK_ON\t\tBIT(2)\n#define BANDGAP_ON\t\tBIT(0)\n\n#define TER_RESISTOR_HIGH\tBIT(7)\n#define\tTER_RESISTOR_LOW\t0\n#define LEVEL_SHIFTERS_ON\tBIT(6)\n#define TER_CAL_DONE\t\tBIT(5)\n#define SETRD_MAX\t\t(0x7 << 2)\n#define POWER_MANAGE\t\tBIT(1)\n#define TER_RESISTORS_ON\tBIT(0)\n\n#define BIASEXTR_SEL(val)\t((val) & 0x7)\n#define BANDGAP_SEL(val)\t((val) & 0x7)\n#define TLP_PROGRAM_EN\t\tBIT(7)\n#define THS_PRE_PROGRAM_EN\tBIT(7)\n#define THS_ZERO_PROGRAM_EN\tBIT(6)\n\n#define PLL_BIAS_CUR_SEL_CAP_VCO_CONTROL\t\t0x10\n#define PLL_CP_CONTROL_PLL_LOCK_BYPASS\t\t\t0x11\n#define PLL_LPF_AND_CP_CONTROL\t\t\t\t0x12\n#define PLL_INPUT_DIVIDER_RATIO\t\t\t\t0x17\n#define PLL_LOOP_DIVIDER_RATIO\t\t\t\t0x18\n#define PLL_INPUT_AND_LOOP_DIVIDER_RATIOS_CONTROL\t0x19\n#define BANDGAP_AND_BIAS_CONTROL\t\t\t0x20\n#define TERMINATION_RESISTER_CONTROL\t\t\t0x21\n#define AFE_BIAS_BANDGAP_ANALOG_PROGRAMMABILITY\t\t0x22\n#define HS_RX_CONTROL_OF_LANE_CLK\t\t\t0x34\n#define HS_RX_CONTROL_OF_LANE_0\t\t\t\t0x44\n#define HS_RX_CONTROL_OF_LANE_1\t\t\t\t0x54\n#define HS_TX_CLOCK_LANE_REQUEST_STATE_TIME_CONTROL\t0x60\n#define HS_TX_CLOCK_LANE_PREPARE_STATE_TIME_CONTROL\t0x61\n#define HS_TX_CLOCK_LANE_HS_ZERO_STATE_TIME_CONTROL\t0x62\n#define HS_TX_CLOCK_LANE_TRAIL_STATE_TIME_CONTROL\t0x63\n#define HS_TX_CLOCK_LANE_EXIT_STATE_TIME_CONTROL\t0x64\n#define HS_TX_CLOCK_LANE_POST_TIME_CONTROL\t\t0x65\n#define HS_TX_DATA_LANE_REQUEST_STATE_TIME_CONTROL\t0x70\n#define HS_TX_DATA_LANE_PREPARE_STATE_TIME_CONTROL\t0x71\n#define HS_TX_DATA_LANE_HS_ZERO_STATE_TIME_CONTROL\t0x72\n#define HS_TX_DATA_LANE_TRAIL_STATE_TIME_CONTROL\t0x73\n#define HS_TX_DATA_LANE_EXIT_STATE_TIME_CONTROL\t\t0x74\n#define HS_RX_DATA_LANE_THS_SETTLE_CONTROL\t\t0x75\n#define HS_RX_CONTROL_OF_LANE_2\t\t\t\t0x84\n#define HS_RX_CONTROL_OF_LANE_3\t\t\t\t0x94\n\n#define DW_MIPI_NEEDS_PHY_CFG_CLK\tBIT(0)\n#define DW_MIPI_NEEDS_GRF_CLK\t\tBIT(1)\n\n#define PX30_GRF_PD_VO_CON1\t\t0x0438\n#define PX30_DSI_FORCETXSTOPMODE\t(0xf << 7)\n#define PX30_DSI_FORCERXMODE\t\tBIT(6)\n#define PX30_DSI_TURNDISABLE\t\tBIT(5)\n#define PX30_DSI_LCDC_SEL\t\tBIT(0)\n\n#define RK3288_GRF_SOC_CON6\t\t0x025c\n#define RK3288_DSI0_LCDC_SEL\t\tBIT(6)\n#define RK3288_DSI1_LCDC_SEL\t\tBIT(9)\n\n#define RK3399_GRF_SOC_CON20\t\t0x6250\n#define RK3399_DSI0_LCDC_SEL\t\tBIT(0)\n#define RK3399_DSI1_LCDC_SEL\t\tBIT(4)\n\n#define RK3399_GRF_SOC_CON22\t\t0x6258\n#define RK3399_DSI0_TURNREQUEST\t\t(0xf << 12)\n#define RK3399_DSI0_TURNDISABLE\t\t(0xf << 8)\n#define RK3399_DSI0_FORCETXSTOPMODE\t(0xf << 4)\n#define RK3399_DSI0_FORCERXMODE\t\t(0xf << 0)\n\n#define RK3399_GRF_SOC_CON23\t\t0x625c\n#define RK3399_DSI1_TURNDISABLE\t\t(0xf << 12)\n#define RK3399_DSI1_FORCETXSTOPMODE\t(0xf << 8)\n#define RK3399_DSI1_FORCERXMODE\t\t(0xf << 4)\n#define RK3399_DSI1_ENABLE\t\t(0xf << 0)\n\n#define RK3399_GRF_SOC_CON24\t\t0x6260\n#define RK3399_TXRX_MASTERSLAVEZ\tBIT(7)\n#define RK3399_TXRX_ENABLECLK\t\tBIT(6)\n#define RK3399_TXRX_BASEDIR\t\tBIT(5)\n#define RK3399_TXRX_SRC_SEL_ISP0\tBIT(4)\n#define RK3399_TXRX_TURNREQUEST\t\tGENMASK(3, 0)\n\n#define RK3568_GRF_VO_CON2\t\t0x0368\n#define RK3568_DSI0_SKEWCALHS\t\t(0x1f << 11)\n#define RK3568_DSI0_FORCETXSTOPMODE\t(0xf << 4)\n#define RK3568_DSI0_TURNDISABLE\t\tBIT(2)\n#define RK3568_DSI0_FORCERXMODE\t\tBIT(0)\n\n \n#define RK3568_GRF_VO_CON3\t\t0x36c\n#define RK3568_DSI1_SKEWCALHS\t\t(0x1f << 11)\n#define RK3568_DSI1_FORCETXSTOPMODE\t(0xf << 4)\n#define RK3568_DSI1_TURNDISABLE\t\tBIT(2)\n#define RK3568_DSI1_FORCERXMODE\t\tBIT(0)\n\n#define HIWORD_UPDATE(val, mask)\t(val | (mask) << 16)\n\nenum {\n\tDW_DSI_USAGE_IDLE,\n\tDW_DSI_USAGE_DSI,\n\tDW_DSI_USAGE_PHY,\n};\n\nenum {\n\tBANDGAP_97_07,\n\tBANDGAP_98_05,\n\tBANDGAP_99_02,\n\tBANDGAP_100_00,\n\tBANDGAP_93_17,\n\tBANDGAP_94_15,\n\tBANDGAP_95_12,\n\tBANDGAP_96_10,\n};\n\nenum {\n\tBIASEXTR_87_1,\n\tBIASEXTR_91_5,\n\tBIASEXTR_95_9,\n\tBIASEXTR_100,\n\tBIASEXTR_105_94,\n\tBIASEXTR_111_88,\n\tBIASEXTR_118_8,\n\tBIASEXTR_127_7,\n};\n\nstruct rockchip_dw_dsi_chip_data {\n\tu32 reg;\n\n\tu32 lcdsel_grf_reg;\n\tu32 lcdsel_big;\n\tu32 lcdsel_lit;\n\n\tu32 enable_grf_reg;\n\tu32 enable;\n\n\tu32 lanecfg1_grf_reg;\n\tu32 lanecfg1;\n\tu32 lanecfg2_grf_reg;\n\tu32 lanecfg2;\n\n\tint (*dphy_rx_init)(struct phy *phy);\n\tint (*dphy_rx_power_on)(struct phy *phy);\n\tint (*dphy_rx_power_off)(struct phy *phy);\n\n\tunsigned int flags;\n\tunsigned int max_data_lanes;\n};\n\nstruct dw_mipi_dsi_rockchip {\n\tstruct device *dev;\n\tstruct rockchip_encoder encoder;\n\tvoid __iomem *base;\n\n\tstruct regmap *grf_regmap;\n\tstruct clk *pclk;\n\tstruct clk *pllref_clk;\n\tstruct clk *grf_clk;\n\tstruct clk *phy_cfg_clk;\n\n\t \n\tbool is_slave;\n\tstruct dw_mipi_dsi_rockchip *slave;\n\n\t \n\tstruct phy *phy;\n\tunion phy_configure_opts phy_opts;\n\n\t \n\tunsigned int usage_mode;\n\tstruct mutex usage_mutex;\n\tstruct phy *dphy;\n\tstruct phy_configure_opts_mipi_dphy dphy_config;\n\n\tunsigned int lane_mbps;  \n\tu16 input_div;\n\tu16 feedback_div;\n\tu32 format;\n\n\tstruct dw_mipi_dsi *dmd;\n\tconst struct rockchip_dw_dsi_chip_data *cdata;\n\tstruct dw_mipi_dsi_plat_data pdata;\n\n\tbool dsi_bound;\n};\n\nstatic struct dw_mipi_dsi_rockchip *to_dsi(struct drm_encoder *encoder)\n{\n\tstruct rockchip_encoder *rkencoder = to_rockchip_encoder(encoder);\n\n\treturn container_of(rkencoder, struct dw_mipi_dsi_rockchip, encoder);\n}\n\nstruct dphy_pll_parameter_map {\n\tunsigned int max_mbps;\n\tu8 hsfreqrange;\n\tu8 icpctrl;\n\tu8 lpfctrl;\n};\n\n \nstatic const struct dphy_pll_parameter_map dppa_map[] = {\n\t{  89, 0x00, CP_CURRENT_3UA, LPF_RESISTORS_13KOHM },\n\t{  99, 0x10, CP_CURRENT_3UA, LPF_RESISTORS_13KOHM },\n\t{ 109, 0x20, CP_CURRENT_3UA, LPF_RESISTORS_13KOHM },\n\t{ 129, 0x01, CP_CURRENT_3UA, LPF_RESISTORS_15_5KOHM },\n\t{ 139, 0x11, CP_CURRENT_3UA, LPF_RESISTORS_15_5KOHM },\n\t{ 149, 0x21, CP_CURRENT_3UA, LPF_RESISTORS_15_5KOHM },\n\t{ 169, 0x02, CP_CURRENT_6UA, LPF_RESISTORS_13KOHM },\n\t{ 179, 0x12, CP_CURRENT_6UA, LPF_RESISTORS_13KOHM },\n\t{ 199, 0x22, CP_CURRENT_6UA, LPF_RESISTORS_13KOHM },\n\t{ 219, 0x03, CP_CURRENT_4_5UA, LPF_RESISTORS_13KOHM },\n\t{ 239, 0x13, CP_CURRENT_4_5UA, LPF_RESISTORS_13KOHM },\n\t{ 249, 0x23, CP_CURRENT_4_5UA, LPF_RESISTORS_13KOHM },\n\t{ 269, 0x04, CP_CURRENT_6UA, LPF_RESISTORS_11_5KOHM },\n\t{ 299, 0x14, CP_CURRENT_6UA, LPF_RESISTORS_11_5KOHM },\n\t{ 329, 0x05, CP_CURRENT_3UA, LPF_RESISTORS_15_5KOHM },\n\t{ 359, 0x15, CP_CURRENT_3UA, LPF_RESISTORS_15_5KOHM },\n\t{ 399, 0x25, CP_CURRENT_3UA, LPF_RESISTORS_15_5KOHM },\n\t{ 449, 0x06, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 499, 0x16, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 549, 0x07, CP_CURRENT_7_5UA, LPF_RESISTORS_10_5KOHM },\n\t{ 599, 0x17, CP_CURRENT_7_5UA, LPF_RESISTORS_10_5KOHM },\n\t{ 649, 0x08, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 699, 0x18, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 749, 0x09, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 799, 0x19, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 849, 0x29, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 899, 0x39, CP_CURRENT_7_5UA, LPF_RESISTORS_11_5KOHM },\n\t{ 949, 0x0a, CP_CURRENT_12UA, LPF_RESISTORS_8KOHM },\n\t{ 999, 0x1a, CP_CURRENT_12UA, LPF_RESISTORS_8KOHM },\n\t{1049, 0x2a, CP_CURRENT_12UA, LPF_RESISTORS_8KOHM },\n\t{1099, 0x3a, CP_CURRENT_12UA, LPF_RESISTORS_8KOHM },\n\t{1149, 0x0b, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1199, 0x1b, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1249, 0x2b, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1299, 0x3b, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1349, 0x0c, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1399, 0x1c, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1449, 0x2c, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM },\n\t{1500, 0x3c, CP_CURRENT_12UA, LPF_RESISTORS_10_5KOHM }\n};\n\nstatic int max_mbps_to_parameter(unsigned int max_mbps)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(dppa_map); i++)\n\t\tif (dppa_map[i].max_mbps >= max_mbps)\n\t\t\treturn i;\n\n\treturn -EINVAL;\n}\n\nstatic inline void dsi_write(struct dw_mipi_dsi_rockchip *dsi, u32 reg, u32 val)\n{\n\twritel(val, dsi->base + reg);\n}\n\nstatic void dw_mipi_dsi_phy_write(struct dw_mipi_dsi_rockchip *dsi,\n\t\t\t\t  u8 test_code,\n\t\t\t\t  u8 test_data)\n{\n\t \n\tdsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_TESTCLK | PHY_UNTESTCLR);\n\n\tdsi_write(dsi, DSI_PHY_TST_CTRL1, PHY_TESTEN | PHY_TESTDOUT(0) |\n\t\t\t\t\t  PHY_TESTDIN(test_code));\n\n\tdsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_UNTESTCLK | PHY_UNTESTCLR);\n\n\tdsi_write(dsi, DSI_PHY_TST_CTRL1, PHY_UNTESTEN | PHY_TESTDOUT(0) |\n\t\t\t\t\t  PHY_TESTDIN(test_data));\n\n\tdsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_TESTCLK | PHY_UNTESTCLR);\n}\n\n \nstatic inline unsigned int ns2bc(struct dw_mipi_dsi_rockchip *dsi, int ns)\n{\n\treturn DIV_ROUND_UP(ns * dsi->lane_mbps / 8, 1000);\n}\n\n \nstatic inline unsigned int ns2ui(struct dw_mipi_dsi_rockchip *dsi, int ns)\n{\n\treturn DIV_ROUND_UP(ns * dsi->lane_mbps, 1000);\n}\n\nstatic int dw_mipi_dsi_phy_init(void *priv_data)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = priv_data;\n\tint ret, i, vco;\n\n\tif (dsi->phy)\n\t\treturn 0;\n\n\t \n\tvco = (dsi->lane_mbps < 200) ? 0 : (dsi->lane_mbps + 100) / 200;\n\n\ti = max_mbps_to_parameter(dsi->lane_mbps);\n\tif (i < 0) {\n\t\tDRM_DEV_ERROR(dsi->dev,\n\t\t\t      \"failed to get parameter for %dmbps clock\\n\",\n\t\t\t      dsi->lane_mbps);\n\t\treturn i;\n\t}\n\n\tret = clk_prepare_enable(dsi->phy_cfg_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable phy_cfg_clk\\n\");\n\t\treturn ret;\n\t}\n\n\tdw_mipi_dsi_phy_write(dsi, PLL_BIAS_CUR_SEL_CAP_VCO_CONTROL,\n\t\t\t      BYPASS_VCO_RANGE |\n\t\t\t      VCO_RANGE_CON_SEL(vco) |\n\t\t\t      VCO_IN_CAP_CON_LOW |\n\t\t\t      REF_BIAS_CUR_SEL);\n\n\tdw_mipi_dsi_phy_write(dsi, PLL_CP_CONTROL_PLL_LOCK_BYPASS,\n\t\t\t      CP_CURRENT_SEL(dppa_map[i].icpctrl));\n\tdw_mipi_dsi_phy_write(dsi, PLL_LPF_AND_CP_CONTROL,\n\t\t\t      CP_PROGRAM_EN | LPF_PROGRAM_EN |\n\t\t\t      LPF_RESISTORS_SEL(dppa_map[i].lpfctrl));\n\n\tdw_mipi_dsi_phy_write(dsi, HS_RX_CONTROL_OF_LANE_0,\n\t\t\t      HSFREQRANGE_SEL(dppa_map[i].hsfreqrange));\n\n\tdw_mipi_dsi_phy_write(dsi, PLL_INPUT_DIVIDER_RATIO,\n\t\t\t      INPUT_DIVIDER(dsi->input_div));\n\tdw_mipi_dsi_phy_write(dsi, PLL_LOOP_DIVIDER_RATIO,\n\t\t\t      LOOP_DIV_LOW_SEL(dsi->feedback_div) |\n\t\t\t      LOW_PROGRAM_EN);\n\t \n\tdw_mipi_dsi_phy_write(dsi, PLL_INPUT_AND_LOOP_DIVIDER_RATIOS_CONTROL,\n\t\t\t      PLL_LOOP_DIV_EN | PLL_INPUT_DIV_EN);\n\tdw_mipi_dsi_phy_write(dsi, PLL_LOOP_DIVIDER_RATIO,\n\t\t\t      LOOP_DIV_HIGH_SEL(dsi->feedback_div) |\n\t\t\t      HIGH_PROGRAM_EN);\n\tdw_mipi_dsi_phy_write(dsi, PLL_INPUT_AND_LOOP_DIVIDER_RATIOS_CONTROL,\n\t\t\t      PLL_LOOP_DIV_EN | PLL_INPUT_DIV_EN);\n\n\tdw_mipi_dsi_phy_write(dsi, AFE_BIAS_BANDGAP_ANALOG_PROGRAMMABILITY,\n\t\t\t      LOW_PROGRAM_EN | BIASEXTR_SEL(BIASEXTR_127_7));\n\tdw_mipi_dsi_phy_write(dsi, AFE_BIAS_BANDGAP_ANALOG_PROGRAMMABILITY,\n\t\t\t      HIGH_PROGRAM_EN | BANDGAP_SEL(BANDGAP_96_10));\n\n\tdw_mipi_dsi_phy_write(dsi, BANDGAP_AND_BIAS_CONTROL,\n\t\t\t      POWER_CONTROL | INTERNAL_REG_CURRENT |\n\t\t\t      BIAS_BLOCK_ON | BANDGAP_ON);\n\n\tdw_mipi_dsi_phy_write(dsi, TERMINATION_RESISTER_CONTROL,\n\t\t\t      TER_RESISTOR_LOW | TER_CAL_DONE |\n\t\t\t      SETRD_MAX | TER_RESISTORS_ON);\n\tdw_mipi_dsi_phy_write(dsi, TERMINATION_RESISTER_CONTROL,\n\t\t\t      TER_RESISTOR_HIGH | LEVEL_SHIFTERS_ON |\n\t\t\t      SETRD_MAX | POWER_MANAGE |\n\t\t\t      TER_RESISTORS_ON);\n\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_CLOCK_LANE_REQUEST_STATE_TIME_CONTROL,\n\t\t\t      TLP_PROGRAM_EN | ns2bc(dsi, 500));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_CLOCK_LANE_PREPARE_STATE_TIME_CONTROL,\n\t\t\t      THS_PRE_PROGRAM_EN | ns2ui(dsi, 40));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_CLOCK_LANE_HS_ZERO_STATE_TIME_CONTROL,\n\t\t\t      THS_ZERO_PROGRAM_EN | ns2bc(dsi, 300));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_CLOCK_LANE_TRAIL_STATE_TIME_CONTROL,\n\t\t\t      THS_PRE_PROGRAM_EN | ns2ui(dsi, 100));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_CLOCK_LANE_EXIT_STATE_TIME_CONTROL,\n\t\t\t      BIT(5) | ns2bc(dsi, 100));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_CLOCK_LANE_POST_TIME_CONTROL,\n\t\t\t      BIT(5) | (ns2bc(dsi, 60) + 7));\n\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_DATA_LANE_REQUEST_STATE_TIME_CONTROL,\n\t\t\t      TLP_PROGRAM_EN | ns2bc(dsi, 500));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_DATA_LANE_PREPARE_STATE_TIME_CONTROL,\n\t\t\t      THS_PRE_PROGRAM_EN | (ns2ui(dsi, 50) + 20));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_DATA_LANE_HS_ZERO_STATE_TIME_CONTROL,\n\t\t\t      THS_ZERO_PROGRAM_EN | (ns2bc(dsi, 140) + 2));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_DATA_LANE_TRAIL_STATE_TIME_CONTROL,\n\t\t\t      THS_PRE_PROGRAM_EN | (ns2ui(dsi, 60) + 8));\n\tdw_mipi_dsi_phy_write(dsi, HS_TX_DATA_LANE_EXIT_STATE_TIME_CONTROL,\n\t\t\t      BIT(5) | ns2bc(dsi, 100));\n\n\tclk_disable_unprepare(dsi->phy_cfg_clk);\n\n\treturn ret;\n}\n\nstatic void dw_mipi_dsi_phy_power_on(void *priv_data)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = priv_data;\n\tint ret;\n\n\tret = phy_set_mode(dsi->phy, PHY_MODE_MIPI_DPHY);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"failed to set phy mode: %d\\n\", ret);\n\t\treturn;\n\t}\n\n\tphy_configure(dsi->phy, &dsi->phy_opts);\n\tphy_power_on(dsi->phy);\n}\n\nstatic void dw_mipi_dsi_phy_power_off(void *priv_data)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = priv_data;\n\n\tphy_power_off(dsi->phy);\n}\n\nstatic int\ndw_mipi_dsi_get_lane_mbps(void *priv_data, const struct drm_display_mode *mode,\n\t\t\t  unsigned long mode_flags, u32 lanes, u32 format,\n\t\t\t  unsigned int *lane_mbps)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = priv_data;\n\tint bpp;\n\tunsigned long mpclk, tmp;\n\tunsigned int target_mbps = 1000;\n\tunsigned int max_mbps = dppa_map[ARRAY_SIZE(dppa_map) - 1].max_mbps;\n\tunsigned long best_freq = 0;\n\tunsigned long fvco_min, fvco_max, fin, fout;\n\tunsigned int min_prediv, max_prediv;\n\tunsigned int _prediv, best_prediv;\n\tunsigned long _fbdiv, best_fbdiv;\n\tunsigned long min_delta = ULONG_MAX;\n\n\tdsi->format = format;\n\tbpp = mipi_dsi_pixel_format_to_bpp(dsi->format);\n\tif (bpp < 0) {\n\t\tDRM_DEV_ERROR(dsi->dev,\n\t\t\t      \"failed to get bpp for pixel format %d\\n\",\n\t\t\t      dsi->format);\n\t\treturn bpp;\n\t}\n\n\tmpclk = DIV_ROUND_UP(mode->clock, MSEC_PER_SEC);\n\tif (mpclk) {\n\t\t \n\t\ttmp = mpclk * (bpp / lanes) * 10 / 8;\n\t\tif (tmp < max_mbps)\n\t\t\ttarget_mbps = tmp;\n\t\telse\n\t\t\tDRM_DEV_ERROR(dsi->dev,\n\t\t\t\t      \"DPHY clock frequency is out of range\\n\");\n\t}\n\n\t \n\tif (dsi->phy) {\n\t\tphy_mipi_dphy_get_default_config(mode->clock * 1000 * 10 / 8,\n\t\t\t\t\t\t bpp, lanes,\n\t\t\t\t\t\t &dsi->phy_opts.mipi_dphy);\n\t\tdsi->lane_mbps = target_mbps;\n\t\t*lane_mbps = dsi->lane_mbps;\n\n\t\treturn 0;\n\t}\n\n\tfin = clk_get_rate(dsi->pllref_clk);\n\tfout = target_mbps * USEC_PER_SEC;\n\n\t \n\tmin_prediv = DIV_ROUND_UP(fin, 40 * USEC_PER_SEC);\n\tmax_prediv = fin / (5 * USEC_PER_SEC);\n\n\t \n\tfvco_min = 80 * USEC_PER_SEC;\n\tfvco_max = 1500 * USEC_PER_SEC;\n\n\tfor (_prediv = min_prediv; _prediv <= max_prediv; _prediv++) {\n\t\tu64 tmp;\n\t\tu32 delta;\n\t\t \n\t\ttmp = (u64)fout * _prediv;\n\t\tdo_div(tmp, fin);\n\t\t_fbdiv = tmp;\n\t\t \n\t\tif (_fbdiv < 6 || _fbdiv > 512)\n\t\t\tcontinue;\n\n\t\t_fbdiv += _fbdiv % 2;\n\n\t\ttmp = (u64)_fbdiv * fin;\n\t\tdo_div(tmp, _prediv);\n\t\tif (tmp < fvco_min || tmp > fvco_max)\n\t\t\tcontinue;\n\n\t\tdelta = abs(fout - tmp);\n\t\tif (delta < min_delta) {\n\t\t\tbest_prediv = _prediv;\n\t\t\tbest_fbdiv = _fbdiv;\n\t\t\tmin_delta = delta;\n\t\t\tbest_freq = tmp;\n\t\t}\n\t}\n\n\tif (best_freq) {\n\t\tdsi->lane_mbps = DIV_ROUND_UP(best_freq, USEC_PER_SEC);\n\t\t*lane_mbps = dsi->lane_mbps;\n\t\tdsi->input_div = best_prediv;\n\t\tdsi->feedback_div = best_fbdiv;\n\t} else {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Can not find best_freq for DPHY\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstruct hstt {\n\tunsigned int maxfreq;\n\tstruct dw_mipi_dsi_dphy_timing timing;\n};\n\n#define HSTT(_maxfreq, _c_lp2hs, _c_hs2lp, _d_lp2hs, _d_hs2lp)\t\\\n{\t\t\t\t\t\\\n\t.maxfreq = _maxfreq,\t\t\\\n\t.timing = {\t\t\t\\\n\t\t.clk_lp2hs = _c_lp2hs,\t\\\n\t\t.clk_hs2lp = _c_hs2lp,\t\\\n\t\t.data_lp2hs = _d_lp2hs,\t\\\n\t\t.data_hs2lp = _d_hs2lp,\t\\\n\t}\t\t\t\t\\\n}\n\n \nstatic struct hstt hstt_table[] = {\n\tHSTT(  90,  32, 20,  26, 13),\n\tHSTT( 100,  35, 23,  28, 14),\n\tHSTT( 110,  32, 22,  26, 13),\n\tHSTT( 130,  31, 20,  27, 13),\n\tHSTT( 140,  33, 22,  26, 14),\n\tHSTT( 150,  33, 21,  26, 14),\n\tHSTT( 170,  32, 20,  27, 13),\n\tHSTT( 180,  36, 23,  30, 15),\n\tHSTT( 200,  40, 22,  33, 15),\n\tHSTT( 220,  40, 22,  33, 15),\n\tHSTT( 240,  44, 24,  36, 16),\n\tHSTT( 250,  48, 24,  38, 17),\n\tHSTT( 270,  48, 24,  38, 17),\n\tHSTT( 300,  50, 27,  41, 18),\n\tHSTT( 330,  56, 28,  45, 18),\n\tHSTT( 360,  59, 28,  48, 19),\n\tHSTT( 400,  61, 30,  50, 20),\n\tHSTT( 450,  67, 31,  55, 21),\n\tHSTT( 500,  73, 31,  59, 22),\n\tHSTT( 550,  79, 36,  63, 24),\n\tHSTT( 600,  83, 37,  68, 25),\n\tHSTT( 650,  90, 38,  73, 27),\n\tHSTT( 700,  95, 40,  77, 28),\n\tHSTT( 750, 102, 40,  84, 28),\n\tHSTT( 800, 106, 42,  87, 30),\n\tHSTT( 850, 113, 44,  93, 31),\n\tHSTT( 900, 118, 47,  98, 32),\n\tHSTT( 950, 124, 47, 102, 34),\n\tHSTT(1000, 130, 49, 107, 35),\n\tHSTT(1050, 135, 51, 111, 37),\n\tHSTT(1100, 139, 51, 114, 38),\n\tHSTT(1150, 146, 54, 120, 40),\n\tHSTT(1200, 153, 57, 125, 41),\n\tHSTT(1250, 158, 58, 130, 42),\n\tHSTT(1300, 163, 58, 135, 44),\n\tHSTT(1350, 168, 60, 140, 45),\n\tHSTT(1400, 172, 64, 144, 47),\n\tHSTT(1450, 176, 65, 148, 48),\n\tHSTT(1500, 181, 66, 153, 50)\n};\n\nstatic int\ndw_mipi_dsi_phy_get_timing(void *priv_data, unsigned int lane_mbps,\n\t\t\t   struct dw_mipi_dsi_dphy_timing *timing)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(hstt_table); i++)\n\t\tif (lane_mbps < hstt_table[i].maxfreq)\n\t\t\tbreak;\n\n\tif (i == ARRAY_SIZE(hstt_table))\n\t\ti--;\n\n\t*timing = hstt_table[i].timing;\n\n\treturn 0;\n}\n\nstatic const struct dw_mipi_dsi_phy_ops dw_mipi_dsi_rockchip_phy_ops = {\n\t.init = dw_mipi_dsi_phy_init,\n\t.power_on = dw_mipi_dsi_phy_power_on,\n\t.power_off = dw_mipi_dsi_phy_power_off,\n\t.get_lane_mbps = dw_mipi_dsi_get_lane_mbps,\n\t.get_timing = dw_mipi_dsi_phy_get_timing,\n};\n\nstatic void dw_mipi_dsi_rockchip_config(struct dw_mipi_dsi_rockchip *dsi)\n{\n\tif (dsi->cdata->lanecfg1_grf_reg)\n\t\tregmap_write(dsi->grf_regmap, dsi->cdata->lanecfg1_grf_reg,\n\t\t\t\t\t      dsi->cdata->lanecfg1);\n\n\tif (dsi->cdata->lanecfg2_grf_reg)\n\t\tregmap_write(dsi->grf_regmap, dsi->cdata->lanecfg2_grf_reg,\n\t\t\t\t\t      dsi->cdata->lanecfg2);\n\n\tif (dsi->cdata->enable_grf_reg)\n\t\tregmap_write(dsi->grf_regmap, dsi->cdata->enable_grf_reg,\n\t\t\t\t\t      dsi->cdata->enable);\n}\n\nstatic void dw_mipi_dsi_rockchip_set_lcdsel(struct dw_mipi_dsi_rockchip *dsi,\n\t\t\t\t\t    int mux)\n{\n\tif (dsi->cdata->lcdsel_grf_reg)\n\t\tregmap_write(dsi->grf_regmap, dsi->cdata->lcdsel_grf_reg,\n\t\t\tmux ? dsi->cdata->lcdsel_lit : dsi->cdata->lcdsel_big);\n}\n\nstatic int\ndw_mipi_dsi_encoder_atomic_check(struct drm_encoder *encoder,\n\t\t\t\t struct drm_crtc_state *crtc_state,\n\t\t\t\t struct drm_connector_state *conn_state)\n{\n\tstruct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);\n\tstruct dw_mipi_dsi_rockchip *dsi = to_dsi(encoder);\n\n\tswitch (dsi->format) {\n\tcase MIPI_DSI_FMT_RGB888:\n\t\ts->output_mode = ROCKCHIP_OUT_MODE_P888;\n\t\tbreak;\n\tcase MIPI_DSI_FMT_RGB666:\n\t\ts->output_mode = ROCKCHIP_OUT_MODE_P666;\n\t\tbreak;\n\tcase MIPI_DSI_FMT_RGB565:\n\t\ts->output_mode = ROCKCHIP_OUT_MODE_P565;\n\t\tbreak;\n\tdefault:\n\t\tWARN_ON(1);\n\t\treturn -EINVAL;\n\t}\n\n\ts->output_type = DRM_MODE_CONNECTOR_DSI;\n\tif (dsi->slave)\n\t\ts->output_flags = ROCKCHIP_OUTPUT_DSI_DUAL;\n\n\treturn 0;\n}\n\nstatic void dw_mipi_dsi_encoder_enable(struct drm_encoder *encoder)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = to_dsi(encoder);\n\tint ret, mux;\n\n\tmux = drm_of_encoder_active_endpoint_id(dsi->dev->of_node,\n\t\t\t\t\t\t&dsi->encoder.encoder);\n\tif (mux < 0)\n\t\treturn;\n\n\t \n\tret = clk_prepare_enable(dsi->grf_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable grf_clk: %d\\n\", ret);\n\t\treturn;\n\t}\n\n\tdw_mipi_dsi_rockchip_set_lcdsel(dsi, mux);\n\tif (dsi->slave)\n\t\tdw_mipi_dsi_rockchip_set_lcdsel(dsi->slave, mux);\n\n\tclk_disable_unprepare(dsi->grf_clk);\n}\n\nstatic const struct drm_encoder_helper_funcs\ndw_mipi_dsi_encoder_helper_funcs = {\n\t.atomic_check = dw_mipi_dsi_encoder_atomic_check,\n\t.enable = dw_mipi_dsi_encoder_enable,\n};\n\nstatic int rockchip_dsi_drm_create_encoder(struct dw_mipi_dsi_rockchip *dsi,\n\t\t\t\t\t   struct drm_device *drm_dev)\n{\n\tstruct drm_encoder *encoder = &dsi->encoder.encoder;\n\tint ret;\n\n\tencoder->possible_crtcs = drm_of_find_possible_crtcs(drm_dev,\n\t\t\t\t\t\t\t     dsi->dev->of_node);\n\n\tret = drm_simple_encoder_init(drm_dev, encoder, DRM_MODE_ENCODER_DSI);\n\tif (ret) {\n\t\tDRM_ERROR(\"Failed to initialize encoder with drm\\n\");\n\t\treturn ret;\n\t}\n\n\tdrm_encoder_helper_add(encoder, &dw_mipi_dsi_encoder_helper_funcs);\n\n\treturn 0;\n}\n\nstatic struct device\n*dw_mipi_dsi_rockchip_find_second(struct dw_mipi_dsi_rockchip *dsi)\n{\n\tconst struct of_device_id *match;\n\tstruct device_node *node = NULL, *local;\n\n\tmatch = of_match_device(dsi->dev->driver->of_match_table, dsi->dev);\n\n\tlocal = of_graph_get_remote_node(dsi->dev->of_node, 1, 0);\n\tif (!local)\n\t\treturn NULL;\n\n\twhile ((node = of_find_compatible_node(node, NULL,\n\t\t\t\t\t       match->compatible))) {\n\t\tstruct device_node *remote;\n\n\t\t \n\t\tif (node == dsi->dev->of_node)\n\t\t\tcontinue;\n\n\t\tremote = of_graph_get_remote_node(node, 1, 0);\n\t\tif (!remote)\n\t\t\tcontinue;\n\n\t\t \n\t\tif (remote == local) {\n\t\t\tstruct dw_mipi_dsi_rockchip *dsi2;\n\t\t\tstruct platform_device *pdev;\n\n\t\t\tpdev = of_find_device_by_node(node);\n\n\t\t\t \n\t\t\tof_node_put(remote);\n\t\t\tof_node_put(node);\n\t\t\tof_node_put(local);\n\n\t\t\tif (!pdev)\n\t\t\t\treturn ERR_PTR(-EPROBE_DEFER);\n\n\t\t\tdsi2 = platform_get_drvdata(pdev);\n\t\t\tif (!dsi2) {\n\t\t\t\tplatform_device_put(pdev);\n\t\t\t\treturn ERR_PTR(-EPROBE_DEFER);\n\t\t\t}\n\n\t\t\treturn &pdev->dev;\n\t\t}\n\n\t\tof_node_put(remote);\n\t}\n\n\tof_node_put(local);\n\n\treturn NULL;\n}\n\nstatic int dw_mipi_dsi_rockchip_bind(struct device *dev,\n\t\t\t\t     struct device *master,\n\t\t\t\t     void *data)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = dev_get_drvdata(dev);\n\tstruct drm_device *drm_dev = data;\n\tstruct device *second;\n\tbool master1, master2;\n\tint ret;\n\n\tsecond = dw_mipi_dsi_rockchip_find_second(dsi);\n\tif (IS_ERR(second))\n\t\treturn PTR_ERR(second);\n\n\tif (second) {\n\t\tmaster1 = of_property_read_bool(dsi->dev->of_node,\n\t\t\t\t\t\t\"clock-master\");\n\t\tmaster2 = of_property_read_bool(second->of_node,\n\t\t\t\t\t\t\"clock-master\");\n\n\t\tif (master1 && master2) {\n\t\t\tDRM_DEV_ERROR(dsi->dev, \"only one clock-master allowed\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif (!master1 && !master2) {\n\t\t\tDRM_DEV_ERROR(dsi->dev, \"no clock-master defined\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\t \n\t\tif (!master1) {\n\t\t\tdsi->is_slave = true;\n\t\t\treturn 0;\n\t\t}\n\n\t\tdsi->slave = dev_get_drvdata(second);\n\t\tif (!dsi->slave) {\n\t\t\tDRM_DEV_ERROR(dev, \"could not get slaves data\\n\");\n\t\t\treturn -ENODEV;\n\t\t}\n\n\t\tdsi->slave->is_slave = true;\n\t\tdw_mipi_dsi_set_slave(dsi->dmd, dsi->slave->dmd);\n\t\tput_device(second);\n\t}\n\n\tpm_runtime_get_sync(dsi->dev);\n\tif (dsi->slave)\n\t\tpm_runtime_get_sync(dsi->slave->dev);\n\n\tret = clk_prepare_enable(dsi->pllref_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dev, \"Failed to enable pllref_clk: %d\\n\", ret);\n\t\tgoto out_pm_runtime;\n\t}\n\n\t \n\tret = clk_prepare_enable(dsi->grf_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable grf_clk: %d\\n\", ret);\n\t\tgoto out_pll_clk;\n\t}\n\n\tdw_mipi_dsi_rockchip_config(dsi);\n\tif (dsi->slave)\n\t\tdw_mipi_dsi_rockchip_config(dsi->slave);\n\n\tclk_disable_unprepare(dsi->grf_clk);\n\n\tret = rockchip_dsi_drm_create_encoder(dsi, drm_dev);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dev, \"Failed to create drm encoder\\n\");\n\t\tgoto out_pll_clk;\n\t}\n\trockchip_drm_encoder_set_crtc_endpoint_id(&dsi->encoder,\n\t\t\t\t\t\t  dev->of_node, 0, 0);\n\n\tret = dw_mipi_dsi_bind(dsi->dmd, &dsi->encoder.encoder);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dev, \"Failed to bind: %d\\n\", ret);\n\t\tgoto out_pll_clk;\n\t}\n\n\tdsi->dsi_bound = true;\n\n\treturn 0;\n\nout_pll_clk:\n\tclk_disable_unprepare(dsi->pllref_clk);\nout_pm_runtime:\n\tpm_runtime_put(dsi->dev);\n\tif (dsi->slave)\n\t\tpm_runtime_put(dsi->slave->dev);\n\n\treturn ret;\n}\n\nstatic void dw_mipi_dsi_rockchip_unbind(struct device *dev,\n\t\t\t\t\tstruct device *master,\n\t\t\t\t\tvoid *data)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = dev_get_drvdata(dev);\n\n\tif (dsi->is_slave)\n\t\treturn;\n\n\tdsi->dsi_bound = false;\n\n\tdw_mipi_dsi_unbind(dsi->dmd);\n\n\tclk_disable_unprepare(dsi->pllref_clk);\n\n\tpm_runtime_put(dsi->dev);\n\tif (dsi->slave)\n\t\tpm_runtime_put(dsi->slave->dev);\n}\n\nstatic const struct component_ops dw_mipi_dsi_rockchip_ops = {\n\t.bind\t= dw_mipi_dsi_rockchip_bind,\n\t.unbind\t= dw_mipi_dsi_rockchip_unbind,\n};\n\nstatic int dw_mipi_dsi_rockchip_host_attach(void *priv_data,\n\t\t\t\t\t    struct mipi_dsi_device *device)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = priv_data;\n\tstruct device *second;\n\tint ret;\n\n\tmutex_lock(&dsi->usage_mutex);\n\n\tif (dsi->usage_mode != DW_DSI_USAGE_IDLE) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"dsi controller already in use\\n\");\n\t\tmutex_unlock(&dsi->usage_mutex);\n\t\treturn -EBUSY;\n\t}\n\n\tdsi->usage_mode = DW_DSI_USAGE_DSI;\n\tmutex_unlock(&dsi->usage_mutex);\n\n\tret = component_add(dsi->dev, &dw_mipi_dsi_rockchip_ops);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to register component: %d\\n\",\n\t\t\t\t\tret);\n\t\tgoto out;\n\t}\n\n\tsecond = dw_mipi_dsi_rockchip_find_second(dsi);\n\tif (IS_ERR(second)) {\n\t\tret = PTR_ERR(second);\n\t\tgoto out;\n\t}\n\tif (second) {\n\t\tret = component_add(second, &dw_mipi_dsi_rockchip_ops);\n\t\tif (ret) {\n\t\t\tDRM_DEV_ERROR(second,\n\t\t\t\t      \"Failed to register component: %d\\n\",\n\t\t\t\t      ret);\n\t\t\tgoto out;\n\t\t}\n\t}\n\n\treturn 0;\n\nout:\n\tmutex_lock(&dsi->usage_mutex);\n\tdsi->usage_mode = DW_DSI_USAGE_IDLE;\n\tmutex_unlock(&dsi->usage_mutex);\n\treturn ret;\n}\n\nstatic int dw_mipi_dsi_rockchip_host_detach(void *priv_data,\n\t\t\t\t\t    struct mipi_dsi_device *device)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = priv_data;\n\tstruct device *second;\n\n\tsecond = dw_mipi_dsi_rockchip_find_second(dsi);\n\tif (second && !IS_ERR(second))\n\t\tcomponent_del(second, &dw_mipi_dsi_rockchip_ops);\n\n\tcomponent_del(dsi->dev, &dw_mipi_dsi_rockchip_ops);\n\n\tmutex_lock(&dsi->usage_mutex);\n\tdsi->usage_mode = DW_DSI_USAGE_IDLE;\n\tmutex_unlock(&dsi->usage_mutex);\n\n\treturn 0;\n}\n\nstatic const struct dw_mipi_dsi_host_ops dw_mipi_dsi_rockchip_host_ops = {\n\t.attach = dw_mipi_dsi_rockchip_host_attach,\n\t.detach = dw_mipi_dsi_rockchip_host_detach,\n};\n\nstatic int dw_mipi_dsi_rockchip_dphy_bind(struct device *dev,\n\t\t\t\t\t  struct device *master,\n\t\t\t\t\t  void *data)\n{\n\t \n\n\treturn 0;\n}\n\nstatic void dw_mipi_dsi_rockchip_dphy_unbind(struct device *dev,\n\t\t\t\t\t     struct device *master,\n\t\t\t\t\t     void *data)\n{\n\t \n}\n\nstatic const struct component_ops dw_mipi_dsi_rockchip_dphy_ops = {\n\t.bind\t= dw_mipi_dsi_rockchip_dphy_bind,\n\t.unbind\t= dw_mipi_dsi_rockchip_dphy_unbind,\n};\n\nstatic int dw_mipi_dsi_dphy_init(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\tint ret;\n\n\tmutex_lock(&dsi->usage_mutex);\n\n\tif (dsi->usage_mode != DW_DSI_USAGE_IDLE) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"dsi controller already in use\\n\");\n\t\tmutex_unlock(&dsi->usage_mutex);\n\t\treturn -EBUSY;\n\t}\n\n\tdsi->usage_mode = DW_DSI_USAGE_PHY;\n\tmutex_unlock(&dsi->usage_mutex);\n\n\tret = component_add(dsi->dev, &dw_mipi_dsi_rockchip_dphy_ops);\n\tif (ret < 0)\n\t\tgoto err_graph;\n\n\tif (dsi->cdata->dphy_rx_init) {\n\t\tret = clk_prepare_enable(dsi->pclk);\n\t\tif (ret < 0)\n\t\t\tgoto err_init;\n\n\t\tret = clk_prepare_enable(dsi->grf_clk);\n\t\tif (ret) {\n\t\t\tclk_disable_unprepare(dsi->pclk);\n\t\t\tgoto err_init;\n\t\t}\n\n\t\tret = dsi->cdata->dphy_rx_init(phy);\n\t\tclk_disable_unprepare(dsi->grf_clk);\n\t\tclk_disable_unprepare(dsi->pclk);\n\t\tif (ret < 0)\n\t\t\tgoto err_init;\n\t}\n\n\treturn 0;\n\nerr_init:\n\tcomponent_del(dsi->dev, &dw_mipi_dsi_rockchip_dphy_ops);\nerr_graph:\n\tmutex_lock(&dsi->usage_mutex);\n\tdsi->usage_mode = DW_DSI_USAGE_IDLE;\n\tmutex_unlock(&dsi->usage_mutex);\n\n\treturn ret;\n}\n\nstatic int dw_mipi_dsi_dphy_exit(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\n\tcomponent_del(dsi->dev, &dw_mipi_dsi_rockchip_dphy_ops);\n\n\tmutex_lock(&dsi->usage_mutex);\n\tdsi->usage_mode = DW_DSI_USAGE_IDLE;\n\tmutex_unlock(&dsi->usage_mutex);\n\n\treturn 0;\n}\n\nstatic int dw_mipi_dsi_dphy_configure(struct phy *phy, union phy_configure_opts *opts)\n{\n\tstruct phy_configure_opts_mipi_dphy *config = &opts->mipi_dphy;\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\tint ret;\n\n\tret = phy_mipi_dphy_config_validate(&opts->mipi_dphy);\n\tif (ret)\n\t\treturn ret;\n\n\tdsi->dphy_config = *config;\n\tdsi->lane_mbps = div_u64(config->hs_clk_rate, 1000 * 1000 * 1);\n\n\treturn 0;\n}\n\nstatic int dw_mipi_dsi_dphy_power_on(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\tint i, ret;\n\n\tDRM_DEV_DEBUG(dsi->dev, \"lanes %d - data_rate_mbps %u\\n\",\n\t\t      dsi->dphy_config.lanes, dsi->lane_mbps);\n\n\ti = max_mbps_to_parameter(dsi->lane_mbps);\n\tif (i < 0) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"failed to get parameter for %dmbps clock\\n\",\n\t\t\t      dsi->lane_mbps);\n\t\treturn i;\n\t}\n\n\tret = pm_runtime_resume_and_get(dsi->dev);\n\tif (ret < 0) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"failed to enable device: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = clk_prepare_enable(dsi->pclk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable pclk: %d\\n\", ret);\n\t\tgoto err_pclk;\n\t}\n\n\tret = clk_prepare_enable(dsi->grf_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable grf_clk: %d\\n\", ret);\n\t\tgoto err_grf_clk;\n\t}\n\n\tret = clk_prepare_enable(dsi->phy_cfg_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable phy_cfg_clk: %d\\n\", ret);\n\t\tgoto err_phy_cfg_clk;\n\t}\n\n\t \n\tif (dsi->cdata->dphy_rx_power_on) {\n\t\tret = dsi->cdata->dphy_rx_power_on(phy);\n\t\tif (ret < 0) {\n\t\t\tDRM_DEV_ERROR(dsi->dev, \"hardware-specific phy bringup failed: %d\\n\", ret);\n\t\t\tgoto err_pwr_on;\n\t\t}\n\t}\n\n\t \n\tdw_mipi_dsi_phy_write(dsi, HS_RX_CONTROL_OF_LANE_CLK, 0);\n\tdw_mipi_dsi_phy_write(dsi, HS_RX_CONTROL_OF_LANE_0,\n\t\t\t      HSFREQRANGE_SEL(dppa_map[i].hsfreqrange));\n\tdw_mipi_dsi_phy_write(dsi, HS_RX_CONTROL_OF_LANE_1, 0);\n\tdw_mipi_dsi_phy_write(dsi, HS_RX_CONTROL_OF_LANE_2, 0);\n\tdw_mipi_dsi_phy_write(dsi, HS_RX_CONTROL_OF_LANE_3, 0);\n\n\t \n\tdw_mipi_dsi_phy_write(dsi, 0x0, 0);\n\n\tclk_disable_unprepare(dsi->phy_cfg_clk);\n\tclk_disable_unprepare(dsi->grf_clk);\n\n\treturn ret;\n\nerr_pwr_on:\n\tclk_disable_unprepare(dsi->phy_cfg_clk);\nerr_phy_cfg_clk:\n\tclk_disable_unprepare(dsi->grf_clk);\nerr_grf_clk:\n\tclk_disable_unprepare(dsi->pclk);\nerr_pclk:\n\tpm_runtime_put(dsi->dev);\n\treturn ret;\n}\n\nstatic int dw_mipi_dsi_dphy_power_off(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\tint ret;\n\n\tret = clk_prepare_enable(dsi->grf_clk);\n\tif (ret) {\n\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable grf_clk: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tif (dsi->cdata->dphy_rx_power_off) {\n\t\tret = dsi->cdata->dphy_rx_power_off(phy);\n\t\tif (ret < 0)\n\t\t\tDRM_DEV_ERROR(dsi->dev, \"hardware-specific phy shutdown failed: %d\\n\", ret);\n\t}\n\n\tclk_disable_unprepare(dsi->grf_clk);\n\tclk_disable_unprepare(dsi->pclk);\n\n\tpm_runtime_put(dsi->dev);\n\n\treturn ret;\n}\n\nstatic const struct phy_ops dw_mipi_dsi_dphy_ops = {\n\t.configure\t= dw_mipi_dsi_dphy_configure,\n\t.power_on\t= dw_mipi_dsi_dphy_power_on,\n\t.power_off\t= dw_mipi_dsi_dphy_power_off,\n\t.init\t\t= dw_mipi_dsi_dphy_init,\n\t.exit\t\t= dw_mipi_dsi_dphy_exit,\n};\n\nstatic int __maybe_unused dw_mipi_dsi_rockchip_resume(struct device *dev)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = dev_get_drvdata(dev);\n\tint ret;\n\n\t \n\tif (dsi->dsi_bound) {\n\t\tret = clk_prepare_enable(dsi->grf_clk);\n\t\tif (ret) {\n\t\t\tDRM_DEV_ERROR(dsi->dev, \"Failed to enable grf_clk: %d\\n\", ret);\n\t\t\treturn ret;\n\t\t}\n\n\t\tdw_mipi_dsi_rockchip_config(dsi);\n\t\tif (dsi->slave)\n\t\t\tdw_mipi_dsi_rockchip_config(dsi->slave);\n\n\t\tclk_disable_unprepare(dsi->grf_clk);\n\t}\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops dw_mipi_dsi_rockchip_pm_ops = {\n\tSET_LATE_SYSTEM_SLEEP_PM_OPS(NULL, dw_mipi_dsi_rockchip_resume)\n};\n\nstatic int dw_mipi_dsi_rockchip_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct device_node *np = dev->of_node;\n\tstruct dw_mipi_dsi_rockchip *dsi;\n\tstruct phy_provider *phy_provider;\n\tstruct resource *res;\n\tconst struct rockchip_dw_dsi_chip_data *cdata =\n\t\t\t\tof_device_get_match_data(dev);\n\tint ret, i;\n\n\tdsi = devm_kzalloc(dev, sizeof(*dsi), GFP_KERNEL);\n\tif (!dsi)\n\t\treturn -ENOMEM;\n\n\tres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\n\tdsi->base = devm_ioremap_resource(dev, res);\n\tif (IS_ERR(dsi->base)) {\n\t\tDRM_DEV_ERROR(dev, \"Unable to get dsi registers\\n\");\n\t\treturn PTR_ERR(dsi->base);\n\t}\n\n\ti = 0;\n\twhile (cdata[i].reg) {\n\t\tif (cdata[i].reg == res->start) {\n\t\t\tdsi->cdata = &cdata[i];\n\t\t\tbreak;\n\t\t}\n\n\t\ti++;\n\t}\n\n\tif (!dsi->cdata) {\n\t\tDRM_DEV_ERROR(dev, \"no dsi-config for %s node\\n\", np->name);\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tdsi->phy = devm_phy_optional_get(dev, \"dphy\");\n\tif (IS_ERR(dsi->phy)) {\n\t\tret = PTR_ERR(dsi->phy);\n\t\tDRM_DEV_ERROR(dev, \"failed to get mipi dphy: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tdsi->pclk = devm_clk_get(dev, \"pclk\");\n\tif (IS_ERR(dsi->pclk)) {\n\t\tret = PTR_ERR(dsi->pclk);\n\t\tDRM_DEV_ERROR(dev, \"Unable to get pclk: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tdsi->pllref_clk = devm_clk_get(dev, \"ref\");\n\tif (IS_ERR(dsi->pllref_clk)) {\n\t\tif (dsi->phy) {\n\t\t\t \n\t\t\tdsi->pllref_clk = NULL;\n\t\t} else {\n\t\t\tret = PTR_ERR(dsi->pllref_clk);\n\t\t\tDRM_DEV_ERROR(dev,\n\t\t\t\t      \"Unable to get pll reference clock: %d\\n\",\n\t\t\t\t      ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (dsi->cdata->flags & DW_MIPI_NEEDS_PHY_CFG_CLK) {\n\t\tdsi->phy_cfg_clk = devm_clk_get(dev, \"phy_cfg\");\n\t\tif (IS_ERR(dsi->phy_cfg_clk)) {\n\t\t\tret = PTR_ERR(dsi->phy_cfg_clk);\n\t\t\tDRM_DEV_ERROR(dev,\n\t\t\t\t      \"Unable to get phy_cfg_clk: %d\\n\", ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (dsi->cdata->flags & DW_MIPI_NEEDS_GRF_CLK) {\n\t\tdsi->grf_clk = devm_clk_get(dev, \"grf\");\n\t\tif (IS_ERR(dsi->grf_clk)) {\n\t\t\tret = PTR_ERR(dsi->grf_clk);\n\t\t\tDRM_DEV_ERROR(dev, \"Unable to get grf_clk: %d\\n\", ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tdsi->grf_regmap = syscon_regmap_lookup_by_phandle(np, \"rockchip,grf\");\n\tif (IS_ERR(dsi->grf_regmap)) {\n\t\tDRM_DEV_ERROR(dev, \"Unable to get rockchip,grf\\n\");\n\t\treturn PTR_ERR(dsi->grf_regmap);\n\t}\n\n\tdsi->dev = dev;\n\tdsi->pdata.base = dsi->base;\n\tdsi->pdata.max_data_lanes = dsi->cdata->max_data_lanes;\n\tdsi->pdata.phy_ops = &dw_mipi_dsi_rockchip_phy_ops;\n\tdsi->pdata.host_ops = &dw_mipi_dsi_rockchip_host_ops;\n\tdsi->pdata.priv_data = dsi;\n\tplatform_set_drvdata(pdev, dsi);\n\n\tmutex_init(&dsi->usage_mutex);\n\n\tdsi->dphy = devm_phy_create(dev, NULL, &dw_mipi_dsi_dphy_ops);\n\tif (IS_ERR(dsi->dphy)) {\n\t\tDRM_DEV_ERROR(&pdev->dev, \"failed to create PHY\\n\");\n\t\treturn PTR_ERR(dsi->dphy);\n\t}\n\n\tphy_set_drvdata(dsi->dphy, dsi);\n\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\tif (IS_ERR(phy_provider))\n\t\treturn PTR_ERR(phy_provider);\n\n\tdsi->dmd = dw_mipi_dsi_probe(pdev, &dsi->pdata);\n\tif (IS_ERR(dsi->dmd)) {\n\t\tret = PTR_ERR(dsi->dmd);\n\t\tif (ret != -EPROBE_DEFER)\n\t\t\tDRM_DEV_ERROR(dev,\n\t\t\t\t      \"Failed to probe dw_mipi_dsi: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic void dw_mipi_dsi_rockchip_remove(struct platform_device *pdev)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = platform_get_drvdata(pdev);\n\n\tdw_mipi_dsi_remove(dsi->dmd);\n}\n\nstatic const struct rockchip_dw_dsi_chip_data px30_chip_data[] = {\n\t{\n\t\t.reg = 0xff450000,\n\t\t.lcdsel_grf_reg = PX30_GRF_PD_VO_CON1,\n\t\t.lcdsel_big = HIWORD_UPDATE(0, PX30_DSI_LCDC_SEL),\n\t\t.lcdsel_lit = HIWORD_UPDATE(PX30_DSI_LCDC_SEL,\n\t\t\t\t\t    PX30_DSI_LCDC_SEL),\n\n\t\t.lanecfg1_grf_reg = PX30_GRF_PD_VO_CON1,\n\t\t.lanecfg1 = HIWORD_UPDATE(0, PX30_DSI_TURNDISABLE |\n\t\t\t\t\t     PX30_DSI_FORCERXMODE |\n\t\t\t\t\t     PX30_DSI_FORCETXSTOPMODE),\n\n\t\t.max_data_lanes = 4,\n\t},\n\t{   }\n};\n\nstatic const struct rockchip_dw_dsi_chip_data rk3288_chip_data[] = {\n\t{\n\t\t.reg = 0xff960000,\n\t\t.lcdsel_grf_reg = RK3288_GRF_SOC_CON6,\n\t\t.lcdsel_big = HIWORD_UPDATE(0, RK3288_DSI0_LCDC_SEL),\n\t\t.lcdsel_lit = HIWORD_UPDATE(RK3288_DSI0_LCDC_SEL, RK3288_DSI0_LCDC_SEL),\n\n\t\t.max_data_lanes = 4,\n\t},\n\t{\n\t\t.reg = 0xff964000,\n\t\t.lcdsel_grf_reg = RK3288_GRF_SOC_CON6,\n\t\t.lcdsel_big = HIWORD_UPDATE(0, RK3288_DSI1_LCDC_SEL),\n\t\t.lcdsel_lit = HIWORD_UPDATE(RK3288_DSI1_LCDC_SEL, RK3288_DSI1_LCDC_SEL),\n\n\t\t.max_data_lanes = 4,\n\t},\n\t{   }\n};\n\nstatic int rk3399_dphy_tx1rx1_init(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\n\t \n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON24,\n\t\t     HIWORD_UPDATE(0, RK3399_TXRX_SRC_SEL_ISP0));\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON24,\n\t\t     HIWORD_UPDATE(0, RK3399_TXRX_MASTERSLAVEZ));\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON24,\n\t\t     HIWORD_UPDATE(0, RK3399_TXRX_BASEDIR));\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON23,\n\t\t     HIWORD_UPDATE(0, RK3399_DSI1_ENABLE));\n\n\treturn 0;\n}\n\nstatic int rk3399_dphy_tx1rx1_power_on(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\n\t \n\tdsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_TESTCLK | PHY_TESTCLR);\n\tusleep_range(100, 150);\n\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON24,\n\t\t     HIWORD_UPDATE(0, RK3399_TXRX_MASTERSLAVEZ));\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON24,\n\t\t     HIWORD_UPDATE(RK3399_TXRX_BASEDIR, RK3399_TXRX_BASEDIR));\n\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON23,\n\t\t     HIWORD_UPDATE(0, RK3399_DSI1_FORCERXMODE));\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON23,\n\t\t     HIWORD_UPDATE(0, RK3399_DSI1_FORCETXSTOPMODE));\n\n\t \n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON24,\n\t\t     HIWORD_UPDATE(0, RK3399_TXRX_TURNREQUEST));\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON23,\n\t\t     HIWORD_UPDATE(RK3399_DSI1_TURNDISABLE,\n\t\t\t\t   RK3399_DSI1_TURNDISABLE));\n\tusleep_range(100, 150);\n\n\tdsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_TESTCLK | PHY_UNTESTCLR);\n\tusleep_range(100, 150);\n\n\t \n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON23,\n\t\t     HIWORD_UPDATE(GENMASK(dsi->dphy_config.lanes - 1, 0),\n\t\t\t\t   RK3399_DSI1_ENABLE));\n\n\tusleep_range(100, 150);\n\n\treturn 0;\n}\n\nstatic int rk3399_dphy_tx1rx1_power_off(struct phy *phy)\n{\n\tstruct dw_mipi_dsi_rockchip *dsi = phy_get_drvdata(phy);\n\n\tregmap_write(dsi->grf_regmap, RK3399_GRF_SOC_CON23,\n\t\t     HIWORD_UPDATE(0, RK3399_DSI1_ENABLE));\n\n\treturn 0;\n}\n\nstatic const struct rockchip_dw_dsi_chip_data rk3399_chip_data[] = {\n\t{\n\t\t.reg = 0xff960000,\n\t\t.lcdsel_grf_reg = RK3399_GRF_SOC_CON20,\n\t\t.lcdsel_big = HIWORD_UPDATE(0, RK3399_DSI0_LCDC_SEL),\n\t\t.lcdsel_lit = HIWORD_UPDATE(RK3399_DSI0_LCDC_SEL,\n\t\t\t\t\t    RK3399_DSI0_LCDC_SEL),\n\n\t\t.lanecfg1_grf_reg = RK3399_GRF_SOC_CON22,\n\t\t.lanecfg1 = HIWORD_UPDATE(0, RK3399_DSI0_TURNREQUEST |\n\t\t\t\t\t     RK3399_DSI0_TURNDISABLE |\n\t\t\t\t\t     RK3399_DSI0_FORCETXSTOPMODE |\n\t\t\t\t\t     RK3399_DSI0_FORCERXMODE),\n\n\t\t.flags = DW_MIPI_NEEDS_PHY_CFG_CLK | DW_MIPI_NEEDS_GRF_CLK,\n\t\t.max_data_lanes = 4,\n\t},\n\t{\n\t\t.reg = 0xff968000,\n\t\t.lcdsel_grf_reg = RK3399_GRF_SOC_CON20,\n\t\t.lcdsel_big = HIWORD_UPDATE(0, RK3399_DSI1_LCDC_SEL),\n\t\t.lcdsel_lit = HIWORD_UPDATE(RK3399_DSI1_LCDC_SEL,\n\t\t\t\t\t    RK3399_DSI1_LCDC_SEL),\n\n\t\t.lanecfg1_grf_reg = RK3399_GRF_SOC_CON23,\n\t\t.lanecfg1 = HIWORD_UPDATE(0, RK3399_DSI1_TURNDISABLE |\n\t\t\t\t\t     RK3399_DSI1_FORCETXSTOPMODE |\n\t\t\t\t\t     RK3399_DSI1_FORCERXMODE |\n\t\t\t\t\t     RK3399_DSI1_ENABLE),\n\n\t\t.lanecfg2_grf_reg = RK3399_GRF_SOC_CON24,\n\t\t.lanecfg2 = HIWORD_UPDATE(RK3399_TXRX_MASTERSLAVEZ |\n\t\t\t\t\t  RK3399_TXRX_ENABLECLK,\n\t\t\t\t\t  RK3399_TXRX_MASTERSLAVEZ |\n\t\t\t\t\t  RK3399_TXRX_ENABLECLK |\n\t\t\t\t\t  RK3399_TXRX_BASEDIR),\n\n\t\t.enable_grf_reg = RK3399_GRF_SOC_CON23,\n\t\t.enable = HIWORD_UPDATE(RK3399_DSI1_ENABLE, RK3399_DSI1_ENABLE),\n\n\t\t.flags = DW_MIPI_NEEDS_PHY_CFG_CLK | DW_MIPI_NEEDS_GRF_CLK,\n\t\t.max_data_lanes = 4,\n\n\t\t.dphy_rx_init = rk3399_dphy_tx1rx1_init,\n\t\t.dphy_rx_power_on = rk3399_dphy_tx1rx1_power_on,\n\t\t.dphy_rx_power_off = rk3399_dphy_tx1rx1_power_off,\n\t},\n\t{   }\n};\n\nstatic const struct rockchip_dw_dsi_chip_data rk3568_chip_data[] = {\n\t{\n\t\t.reg = 0xfe060000,\n\t\t.lanecfg1_grf_reg = RK3568_GRF_VO_CON2,\n\t\t.lanecfg1 = HIWORD_UPDATE(0, RK3568_DSI0_SKEWCALHS |\n\t\t\t\t\t  RK3568_DSI0_FORCETXSTOPMODE |\n\t\t\t\t\t  RK3568_DSI0_TURNDISABLE |\n\t\t\t\t\t  RK3568_DSI0_FORCERXMODE),\n\t\t.max_data_lanes = 4,\n\t},\n\t{\n\t\t.reg = 0xfe070000,\n\t\t.lanecfg1_grf_reg = RK3568_GRF_VO_CON3,\n\t\t.lanecfg1 = HIWORD_UPDATE(0, RK3568_DSI1_SKEWCALHS |\n\t\t\t\t\t  RK3568_DSI1_FORCETXSTOPMODE |\n\t\t\t\t\t  RK3568_DSI1_TURNDISABLE |\n\t\t\t\t\t  RK3568_DSI1_FORCERXMODE),\n\t\t.max_data_lanes = 4,\n\t},\n\t{   }\n};\n\nstatic const struct of_device_id dw_mipi_dsi_rockchip_dt_ids[] = {\n\t{\n\t .compatible = \"rockchip,px30-mipi-dsi\",\n\t .data = &px30_chip_data,\n\t}, {\n\t .compatible = \"rockchip,rk3288-mipi-dsi\",\n\t .data = &rk3288_chip_data,\n\t}, {\n\t .compatible = \"rockchip,rk3399-mipi-dsi\",\n\t .data = &rk3399_chip_data,\n\t}, {\n\t .compatible = \"rockchip,rk3568-mipi-dsi\",\n\t .data = &rk3568_chip_data,\n\t},\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, dw_mipi_dsi_rockchip_dt_ids);\n\nstruct platform_driver dw_mipi_dsi_rockchip_driver = {\n\t.probe\t\t= dw_mipi_dsi_rockchip_probe,\n\t.remove_new\t= dw_mipi_dsi_rockchip_remove,\n\t.driver\t\t= {\n\t\t.of_match_table = dw_mipi_dsi_rockchip_dt_ids,\n\t\t.pm\t= &dw_mipi_dsi_rockchip_pm_ops,\n\t\t.name\t= \"dw-mipi-dsi-rockchip\",\n\t\t \n\t\t.probe_type = PROBE_FORCE_SYNCHRONOUS,\n\t},\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}