{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711761307136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711761307136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 01:15:07 2024 " "Processing started: Sat Mar 30 01:15:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711761307136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761307136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_coursework -c FPGA_coursework " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_coursework -c FPGA_coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761307136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711761308561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711761308561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/movingtext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/movingtext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movingText-rtl " "Found design unit 1: movingText-rtl" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761314470 ""} { "Info" "ISGN_ENTITY_NAME" "1 movingText " "Found entity 1: movingText" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761314470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/main_top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_top_module-rtl " "Found design unit 1: main_top_module-rtl" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761314470 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_top_module " "Found entity 1: main_top_module" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761314470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dotmatrix_show.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dotmatrix_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dotmatrix_show-rtl " "Found design unit 1: dotmatrix_show-rtl" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761314472 ""} { "Info" "ISGN_ENTITY_NAME" "1 dotmatrix_show " "Found entity 1: dotmatrix_show" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711761314472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_top_module " "Elaborating entity \"main_top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arch_variable main_top_module.vhd(78) " "VHDL Process Statement warning at main_top_module.vhd(78): signal \"arch_variable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RESETN main_top_module.vhd(81) " "VHDL Process Statement warning at main_top_module.vhd(81): signal \"CPU_RESETN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_arch1 main_top_module.vhd(82) " "VHDL Process Statement warning at main_top_module.vhd(82): signal \"LEDR_arch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_arch1 main_top_module.vhd(83) " "VHDL Process Statement warning at main_top_module.vhd(83): signal \"GPIO_arch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RESETN main_top_module.vhd(90) " "VHDL Process Statement warning at main_top_module.vhd(90): signal \"CPU_RESETN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_arch2 main_top_module.vhd(91) " "VHDL Process Statement warning at main_top_module.vhd(91): signal \"LEDR_arch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_arch2 main_top_module.vhd(92) " "VHDL Process Statement warning at main_top_module.vhd(92): signal \"GPIO_arch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314494 "|main_top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movingText movingText:UUT1 A:rtl " "Elaborating entity \"movingText\" using architecture \"A:rtl\" for hierarchy \"movingText:UUT1\"" {  } { { "src/main_top_module.vhd" "UUT1" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711761314495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy movingText.vhd(404) " "VHDL Process Statement warning at movingText.vhd(404): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314501 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy movingText.vhd(405) " "VHDL Process Statement warning at movingText.vhd(405): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314501 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy movingText.vhd(406) " "VHDL Process Statement warning at movingText.vhd(406): signal \"dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711761314501 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[1..9\] movingText.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[1..9\]\" at movingText.vhd(13)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314506 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[10..11\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[10..11\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314506 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[13\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[13\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314506 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[15\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[15\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314506 "|main_top_module|movingText:UUT1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[17..19\] movingText.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[17..19\]\" at movingText.vhd(15)" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314506 "|main_top_module|movingText:UUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dotmatrix_show dotmatrix_show:UUT2 A:rtl " "Elaborating entity \"dotmatrix_show\" using architecture \"A:rtl\" for hierarchy \"dotmatrix_show:UUT2\"" {  } { { "src/main_top_module.vhd" "UUT2" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711761314576 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[1..9\] dotmatrix_show.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[1..9\]\" at dotmatrix_show.vhd(13)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314579 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[10..11\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[10..11\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314579 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[13\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[13\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314579 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[15\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[15\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314579 "|main_top_module|dotmatrix_show:UUT2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[17..19\] dotmatrix_show.vhd(15) " "Using initial value X (don't care) for net \"GPIO\[17..19\]\" at dotmatrix_show.vhd(15)" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761314579 "|main_top_module|dotmatrix_show:UUT2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } } { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 256 -1 0 } } { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 247 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711761316781 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711761316781 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|serial_clk movingText:UUT1\|serial_clk~_emulated movingText:UUT1\|serial_clk~1 " "Register \"movingText:UUT1\|serial_clk\" is converted into an equivalent circuit using register \"movingText:UUT1\|serial_clk~_emulated\" and latch \"movingText:UUT1\|serial_clk~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761316782 "|main_top_module|movingText:UUT1|serial_clk"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|parallel_load movingText:UUT1\|parallel_load~_emulated movingText:UUT1\|parallel_load~1 " "Register \"movingText:UUT1\|parallel_load\" is converted into an equivalent circuit using register \"movingText:UUT1\|parallel_load~_emulated\" and latch \"movingText:UUT1\|parallel_load~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761316782 "|main_top_module|movingText:UUT1|parallel_load"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|dummy\[1\] movingText:UUT1\|dummy\[1\]~_emulated movingText:UUT1\|dummy\[1\]~1 " "Register \"movingText:UUT1\|dummy\[1\]\" is converted into an equivalent circuit using register \"movingText:UUT1\|dummy\[1\]~_emulated\" and latch \"movingText:UUT1\|dummy\[1\]~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761316782 "|main_top_module|movingText:UUT1|dummy[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|dummy\[2\] movingText:UUT1\|dummy\[2\]~_emulated movingText:UUT1\|dummy\[2\]~5 " "Register \"movingText:UUT1\|dummy\[2\]\" is converted into an equivalent circuit using register \"movingText:UUT1\|dummy\[2\]~_emulated\" and latch \"movingText:UUT1\|dummy\[2\]~5\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761316782 "|main_top_module|movingText:UUT1|dummy[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movingText:UUT1\|dummy\[0\] movingText:UUT1\|dummy\[0\]~_emulated movingText:UUT1\|dummy\[2\]~5 " "Register \"movingText:UUT1\|dummy\[0\]\" is converted into an equivalent circuit using register \"movingText:UUT1\|dummy\[0\]~_emulated\" and latch \"movingText:UUT1\|dummy\[2\]~5\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711761316782 "|main_top_module|movingText:UUT1|dummy[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1711761316782 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "movingText:UUT1\|dummy\[2\]~5 movingText:UUT1\|serial_clk~1 " "Duplicate LATCH primitive \"movingText:UUT1\|dummy\[2\]~5\" merged with LATCH primitive \"movingText:UUT1\|serial_clk~1\"" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711761318122 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1711761318122 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711761318172 "|main_top_module|GPIO[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711761318172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711761318252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711761321691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711761321691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1851 " "Implemented 1851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711761321788 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711761321788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1818 " "Implemented 1818 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711761321788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711761321788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711761321835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 01:15:21 2024 " "Processing ended: Sat Mar 30 01:15:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711761321835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711761321835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711761321835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711761321835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711761324138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711761324138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 01:15:22 2024 " "Processing started: Sat Mar 30 01:15:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711761324138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711761324138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_coursework -c FPGA_coursework " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_coursework -c FPGA_coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711761324138 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711761324492 ""}
{ "Info" "0" "" "Project  = FPGA_coursework" {  } {  } 0 0 "Project  = FPGA_coursework" 0 0 "Fitter" 0 0 1711761324492 ""}
{ "Info" "0" "" "Revision = FPGA_coursework" {  } {  } 0 0 "Revision = FPGA_coursework" 0 0 "Fitter" 0 0 1711761324493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711761324570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711761324570 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_coursework 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FPGA_coursework\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711761324579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711761324610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711761324610 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711761324768 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711761324771 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711761324854 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711761324854 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711761324857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711761324857 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711761324857 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711761324857 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711761324857 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711761324857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711761324858 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711761325442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_coursework.sdc " "Synopsys Design Constraints File file not found: 'FPGA_coursework.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711761325444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711761325444 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[1\]~2\|combout " "Node \"UUT1\|dummy\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761325448 ""} { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[0\]~8\|datad " "Node \"UUT1\|dummy\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761325448 ""} { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[0\]~8\|combout " "Node \"UUT1\|dummy\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761325448 ""} { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[1\]~2\|datad " "Node \"UUT1\|dummy\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761325448 ""}  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711761325448 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711761325455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711761325456 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711761325456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAIN_CLK_arch1  " "Automatically promoted node MAIN_CLK_arch1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711761325535 ""}  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711761325535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movingText:UUT1\|SCAN_CLK  " "Automatically promoted node movingText:UUT1\|SCAN_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711761325535 ""}  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711761325535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dotmatrix_show:UUT2\|SCAN_CLK  " "Automatically promoted node dotmatrix_show:UUT2\|SCAN_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO~4 " "Destination node GPIO~4" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711761325536 ""}  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 234 0 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotmatrix_show:UUT2\|SCAN_CLK" } } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711761325536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAIN_CLK_arch2  " "Automatically promoted node MAIN_CLK_arch2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711761325536 ""}  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711761325536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "Automatically promoted node dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR~0 " "Destination node LEDR~0" {  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dotmatrix_show:UUT2\|CHAR_CHANGE_CLK~0 " "Destination node dotmatrix_show:UUT2\|CHAR_CHANGE_CLK~0" {  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711761325536 ""}  } { { "src/dotmatrix_show.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/dotmatrix_show.vhd" 193 0 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotmatrix_show:UUT2\|CHAR_CHANGE_CLK" } } } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711761325536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_RESETN_arch1~0  " "Automatically promoted node CPU_RESETN_arch1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.LOAD0 " "Destination node movingText:UUT1\|scanStateVariable.LOAD0" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.BIT_SHIFT0 " "Destination node movingText:UUT1\|scanStateVariable.BIT_SHIFT0" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.LOAD1 " "Destination node movingText:UUT1\|scanStateVariable.LOAD1" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.BIT_SHIFT1 " "Destination node movingText:UUT1\|scanStateVariable.BIT_SHIFT1" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.LOAD2 " "Destination node movingText:UUT1\|scanStateVariable.LOAD2" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.BIT_SHIFT2 " "Destination node movingText:UUT1\|scanStateVariable.BIT_SHIFT2" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.LOAD3 " "Destination node movingText:UUT1\|scanStateVariable.LOAD3" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.BIT_SHIFT3 " "Destination node movingText:UUT1\|scanStateVariable.BIT_SHIFT3" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.LOAD4 " "Destination node movingText:UUT1\|scanStateVariable.LOAD4" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movingText:UUT1\|scanStateVariable.BIT_SHIFT4 " "Destination node movingText:UUT1\|scanStateVariable.BIT_SHIFT4" {  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711761325536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711761325536 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711761325536 ""}  } { { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 1268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711761325536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711761325845 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711761325845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711761325846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711761325847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711761325849 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711761325850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711761325850 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711761325851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711761325852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711761325853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711761325853 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711761325950 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711761325955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711761326791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711761327056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711761327076 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711761330022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711761330023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711761330455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711761331853 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711761331853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711761333681 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711761333681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711761333684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.34 " "Total time spent on timing analysis during the Fitter is 1.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711761333822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711761333831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711761334186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711761334186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711761334699 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711761335439 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711761335649 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RESETN 3.3-V LVTTL B8 " "Pin CPU_RESETN uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CPU_RESETN } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESETN" } } } } { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711761335656 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTN 3.3-V LVTTL A7 " "Pin BUTN uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { BUTN } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTN" } } } } { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711761335656 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAIN_CLK 3.3-V LVTTL P11 " "Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MAIN_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAIN_CLK" } } } } { "src/main_top_module.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/main_top_module.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711761335656 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711761335656 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA\\18.1\\licenses\\license.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA\\18.1\\licenses\\license.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1711761335730 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA\\18.1\\licenses\\license.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA\\18.1\\licenses\\license.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1711761335739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/output_files/FPGA_coursework.fit.smsg " "Generated suppressed messages file G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/output_files/FPGA_coursework.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711761335823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6105 " "Peak virtual memory: 6105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711761336274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 01:15:36 2024 " "Processing ended: Sat Mar 30 01:15:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711761336274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711761336274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711761336274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711761336274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711761337167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711761337167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 01:15:37 2024 " "Processing started: Sat Mar 30 01:15:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711761337167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711761337167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_coursework -c FPGA_coursework " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_coursework -c FPGA_coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711761337167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711761338368 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711761339293 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711761339365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711761339919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 01:15:39 2024 " "Processing ended: Sat Mar 30 01:15:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711761339919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711761339919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711761339919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711761339919 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711761340561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711761342179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711761342179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 01:15:40 2024 " "Processing started: Sat Mar 30 01:15:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711761342179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711761342179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_coursework -c FPGA_coursework " "Command: quartus_sta FPGA_coursework -c FPGA_coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711761342179 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711761342581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711761342694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711761342694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342721 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711761342916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_coursework.sdc " "Synopsys Design Constraints File file not found: 'FPGA_coursework.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711761342949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAIN_CLK MAIN_CLK " "create_clock -period 1.000 -name MAIN_CLK MAIN_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711761342952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BUTN BUTN " "create_clock -period 1.000 -name BUTN BUTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711761342952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dotmatrix_show:UUT2\|SCAN_CLK dotmatrix_show:UUT2\|SCAN_CLK " "create_clock -period 1.000 -name dotmatrix_show:UUT2\|SCAN_CLK dotmatrix_show:UUT2\|SCAN_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711761342952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name movingText:UUT1\|SCAN_CLK movingText:UUT1\|SCAN_CLK " "create_clock -period 1.000 -name movingText:UUT1\|SCAN_CLK movingText:UUT1\|SCAN_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711761342952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dotmatrix_show:UUT2\|CHAR_CHANGE_CLK dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " "create_clock -period 1.000 -name dotmatrix_show:UUT2\|CHAR_CHANGE_CLK dotmatrix_show:UUT2\|CHAR_CHANGE_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711761342952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_RESETN CPU_RESETN " "create_clock -period 1.000 -name CPU_RESETN CPU_RESETN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711761342952 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711761342952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[1\]~2\|combout " "Node \"UUT1\|dummy\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761342954 ""} { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[0\]~8\|dataa " "Node \"UUT1\|dummy\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761342954 ""} { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[0\]~8\|combout " "Node \"UUT1\|dummy\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761342954 ""} { "Warning" "WSTA_SCC_NODE" "UUT1\|dummy\[1\]~2\|datad " "Node \"UUT1\|dummy\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711761342954 ""}  } { { "src/movingText.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/src/movingText.vhd" 395 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711761342954 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711761342960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711761342960 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711761342961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711761342966 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1711761342974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711761342979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.463 " "Worst-case setup slack is -6.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.463           -1628.289 MAIN_CLK  " "   -6.463           -1628.289 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.362             -15.371 CPU_RESETN  " "   -5.362             -15.371 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.221            -315.336 dotmatrix_show:UUT2\|SCAN_CLK  " "   -5.221            -315.336 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.181            -355.554 movingText:UUT1\|SCAN_CLK  " "   -5.181            -355.554 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.822             -21.642 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -2.822             -21.642 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 BUTN  " "    0.298               0.000 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 movingText:UUT1\|SCAN_CLK  " "    0.323               0.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 dotmatrix_show:UUT2\|SCAN_CLK  " "    0.329               0.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 MAIN_CLK  " "    0.340               0.000 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "    0.347               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 BUTN  " "    0.393               0.000 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 CPU_RESETN  " "    1.226               0.000 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.182 " "Worst-case recovery slack is -4.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.182            -130.435 movingText:UUT1\|SCAN_CLK  " "   -4.182            -130.435 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853             -92.945 dotmatrix_show:UUT2\|SCAN_CLK  " "   -2.853             -92.945 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.674            -112.589 MAIN_CLK  " "   -2.674            -112.589 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498             -19.964 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -2.498             -19.964 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.373 " "Worst-case removal slack is -1.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373            -473.195 MAIN_CLK  " "   -1.373            -473.195 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 movingText:UUT1\|SCAN_CLK  " "    1.887               0.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.225               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "    2.225               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.493               0.000 dotmatrix_show:UUT2\|SCAN_CLK  " "    2.493               0.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761342998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761342998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -540.349 MAIN_CLK  " "   -3.000            -540.349 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 BUTN  " "   -3.000              -4.403 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CPU_RESETN  " "   -3.000              -3.000 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -141.703 movingText:UUT1\|SCAN_CLK  " "   -1.403            -141.703 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -134.688 dotmatrix_show:UUT2\|SCAN_CLK  " "   -1.403            -134.688 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -1.403             -11.224 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343000 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711761343013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711761343030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711761343552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711761343661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711761343674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.882 " "Worst-case setup slack is -5.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.882           -1463.964 MAIN_CLK  " "   -5.882           -1463.964 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.909             -14.065 CPU_RESETN  " "   -4.909             -14.065 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720            -321.822 movingText:UUT1\|SCAN_CLK  " "   -4.720            -321.822 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.695            -284.673 dotmatrix_show:UUT2\|SCAN_CLK  " "   -4.695            -284.673 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527             -19.330 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -2.527             -19.330 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 BUTN  " "    0.361               0.000 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 movingText:UUT1\|SCAN_CLK  " "    0.289               0.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 dotmatrix_show:UUT2\|SCAN_CLK  " "    0.294               0.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 MAIN_CLK  " "    0.305               0.000 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "    0.311               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 BUTN  " "    0.354               0.000 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 CPU_RESETN  " "    1.029               0.000 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.782 " "Worst-case recovery slack is -3.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782            -118.367 movingText:UUT1\|SCAN_CLK  " "   -3.782            -118.367 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -85.442 dotmatrix_show:UUT2\|SCAN_CLK  " "   -2.622             -85.442 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513             -96.215 MAIN_CLK  " "   -2.513             -96.215 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312             -18.486 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -2.312             -18.486 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.205 " "Worst-case removal slack is -1.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205            -414.834 MAIN_CLK  " "   -1.205            -414.834 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.778               0.000 movingText:UUT1\|SCAN_CLK  " "    1.778               0.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "    2.111               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.340               0.000 dotmatrix_show:UUT2\|SCAN_CLK  " "    2.340               0.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -540.349 MAIN_CLK  " "   -3.000            -540.349 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 BUTN  " "   -3.000              -4.403 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CPU_RESETN  " "   -3.000              -3.000 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -141.703 movingText:UUT1\|SCAN_CLK  " "   -1.403            -141.703 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -134.688 dotmatrix_show:UUT2\|SCAN_CLK  " "   -1.403            -134.688 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -1.403             -11.224 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343692 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711761343705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711761343835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711761343839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.545 " "Worst-case setup slack is -2.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545              -7.419 CPU_RESETN  " "   -2.545              -7.419 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248            -456.605 MAIN_CLK  " "   -2.248            -456.605 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844            -122.143 movingText:UUT1\|SCAN_CLK  " "   -1.844            -122.143 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.751            -101.803 dotmatrix_show:UUT2\|SCAN_CLK  " "   -1.751            -101.803 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -4.962 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -0.653              -4.962 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 BUTN  " "    0.693               0.000 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 movingText:UUT1\|SCAN_CLK  " "    0.141               0.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 dotmatrix_show:UUT2\|SCAN_CLK  " "    0.144               0.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 MAIN_CLK  " "    0.147               0.000 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "    0.152               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 BUTN  " "    0.169               0.000 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 CPU_RESETN  " "    0.623               0.000 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.976 " "Worst-case recovery slack is -1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -61.864 movingText:UUT1\|SCAN_CLK  " "   -1.976             -61.864 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235             -40.303 dotmatrix_show:UUT2\|SCAN_CLK  " "   -1.235             -40.303 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.124             -60.642 MAIN_CLK  " "   -1.124             -60.642 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -8.406 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -1.052              -8.406 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.854 " "Worst-case removal slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854            -293.369 MAIN_CLK  " "   -0.854            -293.369 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 movingText:UUT1\|SCAN_CLK  " "    0.694               0.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "    0.730               0.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 dotmatrix_show:UUT2\|SCAN_CLK  " "    0.879               0.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -423.308 MAIN_CLK  " "   -3.000            -423.308 MAIN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.247 BUTN  " "   -3.000              -4.247 BUTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.013 CPU_RESETN  " "   -3.000              -3.013 CPU_RESETN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -101.000 movingText:UUT1\|SCAN_CLK  " "   -1.000            -101.000 movingText:UUT1\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 dotmatrix_show:UUT2\|SCAN_CLK  " "   -1.000             -96.000 dotmatrix_show:UUT2\|SCAN_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK  " "   -1.000              -8.000 dotmatrix_show:UUT2\|CHAR_CHANGE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711761343865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711761343865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711761344667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711761344668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711761344858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 01:15:44 2024 " "Processing ended: Sat Mar 30 01:15:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711761344858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711761344858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711761344858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711761344858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711761345778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711761345778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 01:15:45 2024 " "Processing started: Sat Mar 30 01:15:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711761345778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711761345778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_coursework -c FPGA_coursework " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_coursework -c FPGA_coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711761345778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711761347156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_coursework.vho G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/simulation/questa/ simulation " "Generated file FPGA_coursework.vho in folder \"G:/GITHUB/FPGA_projects/Quartus_Projects/c7067CEM/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711761347315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711761347369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 01:15:47 2024 " "Processing ended: Sat Mar 30 01:15:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711761347369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711761347369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711761347369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711761347369 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711761348055 ""}
