#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds right\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: yanxi
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Nov  4 22:16:38 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {A1} LOC=W26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {A1} LOC=W26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {B1} LOC=V26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {B1} LOC=V26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Mapping instance PLL/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
First map gop timing takes 3.48 sec
Worst slack after clock region global placement is 336
Wirelength after clock region global placement is 132518 and checksum is B008B809F2231104.
1st GP placement takes 8.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_23/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_24/gopclkbufg to USCM_215_627.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_25/gopclkbufg to USCM_215_576.
Clock placement takes 0.14 sec.

Wirelength after Pre Global Placement is 132518 and checksum is B008B809F2231104.
Pre global placement takes 8.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst A1_ibuf/opit_1 on IOLHR_16_276.
Placed fixed group with base inst B1_ibuf/opit_1 on IOLHR_16_282.
Placed fixed group with base inst adc1_clk_obuf/opit_1 on IOLHR_16_138.
Placed fixed group with base inst adc1_ibuf[0]/opit_1 on IOLHR_16_12.
Placed fixed group with base inst adc1_ibuf[1]/opit_1 on IOLHR_16_6.
Placed fixed group with base inst adc1_ibuf[2]/opit_1 on IOLHR_16_48.
Placed fixed group with base inst adc1_ibuf[3]/opit_1 on IOLHR_16_42.
Placed fixed group with base inst adc1_ibuf[4]/opit_1 on IOLHR_16_84.
Placed fixed group with base inst adc1_ibuf[5]/opit_1 on IOLHR_16_78.
Placed fixed group with base inst adc1_ibuf[6]/opit_1 on IOLHR_16_294.
Placed fixed group with base inst adc1_ibuf[7]/opit_1 on IOLHR_16_288.
Placed fixed group with base inst adc1_ibuf[8]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst adc1_ibuf[9]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst adc1_ibuf[10]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst adc1_ibuf[11]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst adc2_clk_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst adc2_ibuf[0]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst adc2_ibuf[1]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst adc2_ibuf[2]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst adc2_ibuf[3]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst adc2_ibuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst adc2_ibuf[5]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst adc2_ibuf[6]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst adc2_ibuf[7]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst adc2_ibuf[8]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst adc2_ibuf[9]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst adc2_ibuf[10]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst adc2_ibuf[11]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst hmi_rx_ibuf/opit_1 on IOLHR_16_156.
Placed fixed group with base inst hmi_tx_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rst_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLL/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_23/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_24/gopclkbufg on USCM_215_627.
Placed fixed instance clkbufg_25/gopclkbufg on USCM_215_576.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.44 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.19 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3035.
	4 iterations finished.
	Final slack -1418.
Super clustering done.
Design Utilization : 21%.
Worst slack after global placement is 349
2nd GP placement takes 3.95 sec.

Wirelength after global placement is 144860 and checksum is D5DC141655BFBB20.
Global placement takes 4.59 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 1840 LUT6 in collection, pack success:50
Packing LUT6D takes 0.98 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 180597 and checksum is 9EA2EE67BDEC22AB.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3035.
	4 iterations finished.
	Final slack -1418.
Super clustering done.
Design Utilization : 21%.
Worst slack after post global placement is 143
3rd GP placement takes 3.77 sec.

Wirelength after post global placement is 132800 and checksum is D2B5AC7D2044810B.
Packing LUT6D started.
I: LUT6D pack result: There are 1740 LUT6 in collection, pack success:4
Packing LUT6D takes 1.05 sec.
Post global placement takes 5.86 sec.

Phase 4 Legalization started.
The average distance in LP is 0.714900.
Wirelength after legalization is 162145 and checksum is 35C081D4946C8162.
Legalization takes 0.64 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 41.
Replication placement takes 0.47 sec.

Wirelength after replication placement is 162145 and checksum is 35C081D4946C8162.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 41, TNS before detailed placement is 0. 
Cost at Swap iteration 0 : 41, wslk 41, tns 0, takes 0.00 sec.
Cost at DP iteration 0 : 41, wslk 104, tns 0, takes 0.02 sec.
Cost at Swap iteration 1 : 104, wslk 104, tns 0, takes 0.02 sec.
Cost at Swap iteration 2 : 104, wslk 246, tns 0, takes 0.02 sec.
Cost at DP iteration 2 : 246, wslk 474, tns 0, takes 0.03 sec.
Cost at Swap iteration 3 : 474, wslk 474, tns 0, takes 0.00 sec.
Cost at Swap iteration 4 : 474, wslk 474, tns 0, takes 0.02 sec.
Cost at DP iteration 4 : 474, wslk 474, tns 0, takes 0.03 sec.
Cost at Swap iteration 5 : 474, wslk 474, tns 0, takes 0.00 sec.
Worst slack after detailed placement is 474, TNS after detailed placement is 0. 
Swapping placement takes 0.83 sec.

Wirelength after detailed placement is 164315 and checksum is 1B1229F8F3C9575C.
Timing-driven detailed placement takes 1.30 sec.

Worst slack is 473, TNS after placement is 0.
Placement done.
Total placement takes 24.97 sec.
Finished placement.

Routing started.
Building routing graph takes 3.22 sec.
Worst slack is 473, TNS before global route is 0.
Processing design graph takes 1.31 sec.
Total memory for routing:
	233.491073 M.
Total nets for routing : 24564.
Global Routing step 1 processed 0 nets, it takes 1.25 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 8 nets, it takes 0.03 sec.
Unrouted nets 182 at the end of iteration 0.
Unrouted nets 114 at the end of iteration 1.
Unrouted nets 77 at the end of iteration 2.
Unrouted nets 37 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 23 at the end of iteration 5.
Unrouted nets 12 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 588 nets, it takes 0.48 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 13 nets, it takes 0.06 sec.
Unrouted nets 258 at the end of iteration 0.
Unrouted nets 113 at the end of iteration 1.
Unrouted nets 51 at the end of iteration 2.
Unrouted nets 24 at the end of iteration 3.
Unrouted nets 12 at the end of iteration 4.
Unrouted nets 10 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 4 processed 570 nets, it takes 0.44 sec.
Global routing takes 1.08 sec.
Total 25738 subnets.
    forward max bucket size 15159 , backward 708.
        Unrouted nets 16603 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.875000 sec.
    forward max bucket size 1255 , backward 651.
        Unrouted nets 13405 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.671875 sec.
    forward max bucket size 13245 , backward 734.
        Unrouted nets 11293 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.328125 sec.
    forward max bucket size 958 , backward 644.
        Unrouted nets 9479 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.187500 sec.
    forward max bucket size 1156 , backward 834.
        Unrouted nets 7932 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.968750 sec.
    forward max bucket size 11934 , backward 467.
        Unrouted nets 6532 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.671875 sec.
    forward max bucket size 896 , backward 657.
        Unrouted nets 6338 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.171875 sec.
    forward max bucket size 840 , backward 483.
        Unrouted nets 5404 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.781250 sec.
    forward max bucket size 826 , backward 416.
        Unrouted nets 4450 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.812500 sec.
    forward max bucket size 828 , backward 176.
        Unrouted nets 3712 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.687500 sec.
    forward max bucket size 641 , backward 262.
        Unrouted nets 2959 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.515625 sec.
    forward max bucket size 977 , backward 136.
        Unrouted nets 2346 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.468750 sec.
    forward max bucket size 932 , backward 163.
        Unrouted nets 1851 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.359375 sec.
    forward max bucket size 126 , backward 186.
        Unrouted nets 1515 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.312500 sec.
    forward max bucket size 720 , backward 215.
        Unrouted nets 1174 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.234375 sec.
    forward max bucket size 757 , backward 314.
        Unrouted nets 955 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.234375 sec.
    forward max bucket size 760 , backward 81.
        Unrouted nets 764 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.156250 sec.
    forward max bucket size 115 , backward 144.
        Unrouted nets 585 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.171875 sec.
    forward max bucket size 111 , backward 80.
        Unrouted nets 448 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.140625 sec.
    forward max bucket size 933 , backward 77.
        Unrouted nets 369 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.109375 sec.
    forward max bucket size 123 , backward 93.
        Unrouted nets 330 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.109375 sec.
    forward max bucket size 122 , backward 157.
        Unrouted nets 285 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.109375 sec.
    forward max bucket size 337 , backward 478.
        Unrouted nets 227 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.062500 sec.
    forward max bucket size 87 , backward 167.
        Unrouted nets 143 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.062500 sec.
    forward max bucket size 74 , backward 73.
        Unrouted nets 85 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.078125 sec.
    forward max bucket size 75 , backward 77.
        Unrouted nets 73 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 40 , backward 36.
        Unrouted nets 59 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 30 , backward 37.
        Unrouted nets 39 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 28.
        Unrouted nets 25 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 47 , backward 39.
        Unrouted nets 25 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 42 , backward 24.
        Unrouted nets 28 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 34 , backward 31.
        Unrouted nets 23 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 51 , backward 25.
        Unrouted nets 20 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 39 , backward 17.
        Unrouted nets 11 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 12.
        Unrouted nets 14 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 32.
        Unrouted nets 8 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.062500 sec.
    forward max bucket size 26 , backward 9.
        Unrouted nets 4 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 7 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 16.
        Unrouted nets 6 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 28.
        Unrouted nets 0 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
Detailed routing takes 39 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_25/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_2 is routed by general path.
C: Route-2036: The clock path from clkbufg_25/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 21.86 sec.
Start fix hold violation.
Build tmp routing results takes 0.16 sec.
Timing analysis takes 0.28 sec.
Hold violation fix iter 0 takes 3.27 sec, total_step_forward 102752.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 1 takes 0.05 sec, total_step_forward 636.
Incremental timing analysis takes 0.19 sec.
Hold violation fix iter 2 takes 0.02 sec, total_step_forward 113.
Incremental timing analysis takes 0.19 sec.
Hold violation fix iter 3 takes 0.02 sec, total_step_forward 17.
Incremental timing analysis takes 0.19 sec.
Hold violation fix iter 4 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 5 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 7.81 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.05 sec.
Used SRB routing arc is 209038.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 38.52 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0         | 1             | 0                  
| Use of ANALOG               | 0         | 1             | 0                  
| Use of APM                  | 47        | 240           | 20                 
| Use of BKCL                 | 2         | 6             | 34                 
| Use of CCS                  | 1         | 1             | 100                
| Use of CLMA                 | 2786      | 11675         | 24                 
|   FF                        | 11181     | 93400         | 12                 
|   LUT                       | 9703      | 46700         | 21                 
|   LUT-FF pairs              | 6841      | 46700         | 15                 
| Use of CLMS                 | 1076      | 4975          | 22                 
|   FF                        | 4177      | 39800         | 11                 
|   LUT                       | 3626      | 19900         | 19                 
|   LUT-FF pairs              | 2446      | 19900         | 13                 
|   Distributed RAM           | 79        | 19900         | 1                  
| Use of DDRPHY_CPD           | 0         | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0         | 6             | 0                  
| Use of DDR_PHY              | 0         | 24            | 0                  
| Use of DRM                  | 20.5      | 155           | 14                 
| Use of GPLL                 | 1         | 6             | 17                 
| Use of GSEB                 | 0         | 218           | 0                  
| Use of HARD0                | 1367      | 10550         | 13                 
| Use of HCKB                 | 14        | 96            | 15                 
|  HCKB dataused              | 1         | 96            | 2                  
| Use of HCKMUX_TEST          | 0         | 8             | 0                  
| Use of HSSTLP               | 0         | 2             | 0                  
| Use of IO                   | 40        | 300           | 14                 
|   IOBD                      | 18        | 144           | 13                 
|   IOBS                      | 22        | 156           | 15                 
| Use of IOCKB                | 0         | 24            | 0                  
| Use of IOCKMUX_TEST         | 0         | 6             | 0                  
| Use of IOLHR                | 40        | 300           | 14                 
| Use of KEYRAM               | 0         | 1             | 0                  
| Use of MFG_TEST             | 0         | 1             | 0                  
| Use of MRCKB                | 0         | 12            | 0                  
| Use of MRCKMUX_TEST         | 0         | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0         | 6             | 0                  
| Use of PCIE                 | 0         | 1             | 0                  
| Use of PCKMUX_TEST          | 0         | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0         | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0         | 6             | 0                  
| Use of PPLL                 | 0         | 6             | 0                  
| Use of PREGMUXC_TEST        | 0         | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0         | 6             | 0                  
| Use of RCKB                 | 1         | 24            | 5                  
|  RCKB dataused              | 1         | 24            | 5                  
| Use of RCKMUX_TEST          | 0         | 6             | 0                  
| Use of SCANCHAIN            | 1         | 1             | 100                
| Use of SCKMUX_TEST          | 0         | 12            | 0                  
| Use of SFB                  | 0         | 2225          | 0                  
| Use of SPAD                 | 0         | 8             | 0                  
| Use of TSERDES              | 0         | 48            | 0                  
| Use of USCM                 | 3         | 32            | 10                 
|  USCM dataused              | 0         | 32            | 0                  
| Use of USCMMUX_TEST         | 0         | 32            | 0                  
+-------------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:58s
Action pnr: CPU time elapsed is 0h:1m:46s
Action pnr: Process CPU time elapsed is 0h:2m:13s
Current time: Tue Nov  4 22:18:34 2025
Action pnr: Peak memory pool usage is 2,256 MB
