# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 29
attribute \hdlname "adder"
attribute \dynports 1
attribute \src "dut.sv:4.1-12.10"
module $paramod\adder\WIDTH=32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \unused_bits "8"
  wire width 9 $auto$expression.cpp:382:import_operation$5
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:9.30-9.33"
  wire width 8 output 3 \sum
  cell $add $auto$expression.cpp:396:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \a
    connect \B \b
    connect \Y { $auto$expression.cpp:382:import_operation$5 [8] \sum }
  end
  connect $auto$expression.cpp:382:import_operation$5 [7:0] \sum
end
attribute \hdlname "subtractor"
attribute \dynports 1
attribute \src "dut.sv:15.1-23.10"
module $paramod\subtractor\WIDTH=32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \unused_bits "8"
  wire width 9 $auto$expression.cpp:404:import_operation$7
  attribute \src "dut.sv:18.30-18.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:19.30-19.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:20.30-20.34"
  wire width 8 output 3 \diff
  cell $sub $auto$expression.cpp:418:import_operation$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \a
    connect \B \b
    connect \Y { $auto$expression.cpp:404:import_operation$7 [8] \diff }
  end
  connect $auto$expression.cpp:404:import_operation$7 [7:0] \diff
end
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:26.1-110.10"
module \generate_test
  parameter \NUM_UNITS 4
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:30.18-30.21"
  wire input 1 \clk
  attribute \src "dut.sv:32.45-32.52"
  wire width 32 input 3 \data_in
  wire width 8 \extra_logic.extra_sum
  attribute \src "dut.sv:36.35-36.47"
  wire width 8 output 7 \extra_result
  wire width 8 \gen_units[0].unit_result
  wire width 8 \gen_units[1].unit_result
  wire width 8 \gen_units[2].unit_result
  wire width 8 \gen_units[3].unit_result
  attribute \src "dut.sv:34.18-34.22"
  wire input 5 \mode
  attribute \src "dut.sv:33.45-33.52"
  wire width 32 input 4 \operand
  attribute \src "dut.sv:35.45-35.51"
  wire width 32 output 6 \result
  attribute \src "dut.sv:31.18-31.23"
  wire input 2 \rst_n
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:94.17-100.20"
  cell $adffe $auto$ff.cc:266:slice$28
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \extra_logic.extra_sum
    connect \EN \mode
    connect \Q \extra_result
  end
  attribute \full_case 1
  attribute \src "dut.sv:11.13-11.19|dut.sv:11.9-15.12"
  cell $mux $procmux$10
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \gen_units[0].unit_result
    connect \S \rst_n
    connect \Y \result [7:0]
  end
  attribute \full_case 1
  attribute \src "dut.sv:11.13-11.19|dut.sv:11.9-15.12"
  cell $mux $procmux$13
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \gen_units[1].unit_result
    connect \S \rst_n
    connect \Y \result [15:8]
  end
  attribute \full_case 1
  attribute \src "dut.sv:11.13-11.19|dut.sv:11.9-15.12"
  cell $mux $procmux$16
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \gen_units[2].unit_result
    connect \S \rst_n
    connect \Y \result [23:16]
  end
  attribute \full_case 1
  attribute \src "dut.sv:11.13-11.19|dut.sv:11.9-15.12"
  cell $mux $procmux$19
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \gen_units[3].unit_result
    connect \S \rst_n
    connect \Y \result [31:24]
  end
  attribute \src "dut.sv:84.13-90.15"
  cell $paramod\adder\WIDTH=32'00000000000000000000000000001000 \extra_logic.extra_adder
    connect \a \result [7:0]
    connect \b \result [15:8]
    connect \sum \extra_logic.extra_sum
  end
  attribute \src "dut.sv:49.17-55.19"
  cell $paramod\adder\WIDTH=32'00000000000000000000000000001000 \gen_units[0].even_unit.adder_inst
    connect \a \data_in [7:0]
    connect \b \operand [7:0]
    connect \sum \gen_units[0].unit_result
  end
  attribute \src "dut.sv:58.17-64.19"
  cell $paramod\subtractor\WIDTH=32'00000000000000000000000000001000 \gen_units[1].odd_unit.subtractor_inst
    connect \a \data_in [15:8]
    connect \b \operand [15:8]
    connect \diff \gen_units[1].unit_result
  end
  attribute \src "dut.sv:49.17-55.19"
  cell $paramod\adder\WIDTH=32'00000000000000000000000000001000 \gen_units[2].even_unit.adder_inst
    connect \a \data_in [23:16]
    connect \b \operand [23:16]
    connect \sum \gen_units[2].unit_result
  end
  attribute \src "dut.sv:58.17-64.19"
  cell $paramod\subtractor\WIDTH=32'00000000000000000000000000001000 \gen_units[3].odd_unit.subtractor_inst
    connect \a \data_in [31:24]
    connect \b \operand [31:24]
    connect \diff \gen_units[3].unit_result
  end
end
