

================================================================
== Vivado HLS Report for 'LayernormBcast'
================================================================
* Date:           Mon Feb 20 12:11:10 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        17|          -|          -|     ?|    no    |
        | + Loop 1.1  |   13|   13|         3|          1|          1|    12|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     424|    -|
|FIFO             |       29|      -|      526|     391|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     366|    -|
|Register         |        -|      -|     1326|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       29|      0|     1852|    1181|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        1|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT | Depth| Bits| Size:D*B|
    +-----------------+---------+-----+-----+------+-----+---------+
    |fifo_V_V_fifo_U  |       29|  526|  391|    12|  512|     6144|
    +-----------------+---------+-----+-----+------+-----+---------+
    |Total            |       29|  526|  391|    12|  512|     6144|
    +-----------------+---------+-----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_321_p2                   |     +    |      0|  0|  42|          35|          35|
    |i_s_fu_367_p2                     |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_346_p2     |     +    |      0|  0|  42|          35|           1|
    |iter_1_fu_486_p2                  |     +    |      0|  0|  11|           3|           1|
    |j_2_fu_474_p2                     |     +    |      0|  0|  12|           4|           1|
    |phitmp1_fu_423_p2                 |     +    |      0|  0|  15|           6|           5|
    |phitmp_fu_450_p2                  |     +    |      0|  0|  15|           6|           5|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_575                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op72_read_state5     |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V0_status                 |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_user_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_user_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_341_p2        |   icmp   |      0|  0|  21|          35|          35|
    |grp_fu_292_p2                     |   icmp   |      0|  0|   9|           3|           4|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_dest_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_user_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |temp_last_V_fu_480_p2             |   icmp   |      0|  0|   9|           4|           4|
    |tmp_11_fu_352_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_2_fu_468_p2                   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_9_fu_442_p2                   |   icmp   |      0|  0|   9|           3|           1|
    |tmp_mid1_fu_373_p2                |   icmp   |      0|  0|  20|          32|           1|
    |tmp_s_fu_327_p2                   |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |i_mid2_fu_411_p3                  |  select  |      0|  0|  32|           1|          32|
    |iter_mid2_fu_358_p3               |  select  |      0|  0|   3|           1|           1|
    |temp_dest_V_1_fu_456_p3           |  select  |      0|  0|   6|           1|           6|
    |temp_dest_V_fu_429_p3             |  select  |      0|  0|   6|           1|           6|
    |tmp_mid2_fu_379_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp_user_V_2_fu_395_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_user_V_9_mid1_fu_387_p3       |  select  |      0|  0|   4|           1|           3|
    |tmp_user_V_fu_333_p3              |  select  |      0|  0|   4|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 424|         279|         187|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  33|          6|    1|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_tmp_data_V_7_phi_fu_274_p6  |  15|          3|  512|       1536|
    |fifo_V_V_din                           |  15|          3|  512|       1536|
    |grp_fu_292_p0                          |  15|          3|    3|          9|
    |i_reg_237                              |   9|          2|   32|         64|
    |in_V_data_V_blk_n                      |   9|          2|    1|          2|
    |in_V_dest_V_blk_n                      |   9|          2|    1|          2|
    |in_V_id_V_blk_n                        |   9|          2|    1|          2|
    |in_V_last_V_blk_n                      |   9|          2|    1|          2|
    |in_V_user_V_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_reg_226                 |   9|          2|   35|         70|
    |iter_reg_248                           |   9|          2|    3|          6|
    |j_reg_259                              |   9|          2|    4|          8|
    |out_V_data_V_1_data_in                 |  15|          3|  512|       1536|
    |out_V_data_V_1_data_out                |   9|          2|  512|       1024|
    |out_V_data_V_1_state                   |  15|          3|    2|          6|
    |out_V_dest_V_1_data_in                 |  15|          3|    8|         24|
    |out_V_dest_V_1_data_out                |   9|          2|    8|         16|
    |out_V_dest_V_1_state                   |  15|          3|    2|          6|
    |out_V_id_V_1_state                     |  15|          3|    2|          6|
    |out_V_last_V_1_data_in                 |  15|          3|    1|          3|
    |out_V_last_V_1_data_out                |   9|          2|    1|          2|
    |out_V_last_V_1_state                   |  15|          3|    2|          6|
    |out_V_user_V_1_data_in                 |  15|          3|   16|         48|
    |out_V_user_V_1_data_out                |   9|          2|   16|         32|
    |out_V_user_V_1_state                   |  15|          3|    2|          6|
    |out_r_TDATA_blk_n                      |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 366|         76| 2195|       5968|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    5|   0|    5|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |    1|   0|    1|          0|
    |bound_reg_502                |   35|   0|   35|          0|
    |i_mid2_reg_532               |   32|   0|   32|          0|
    |i_reg_237                    |   32|   0|   32|          0|
    |indvar_flatten_next_reg_510  |   35|   0|   35|          0|
    |indvar_flatten_reg_226       |   35|   0|   35|          0|
    |iter_mid2_reg_515            |    3|   0|    3|          0|
    |iter_reg_248                 |    3|   0|    3|          0|
    |j_reg_259                    |    4|   0|    4|          0|
    |out_V_data_V_1_payload_A     |  512|   0|  512|          0|
    |out_V_data_V_1_payload_B     |  512|   0|  512|          0|
    |out_V_data_V_1_sel_rd        |    1|   0|    1|          0|
    |out_V_data_V_1_sel_wr        |    1|   0|    1|          0|
    |out_V_data_V_1_state         |    2|   0|    2|          0|
    |out_V_dest_V_1_payload_A     |    8|   0|    8|          0|
    |out_V_dest_V_1_payload_B     |    8|   0|    8|          0|
    |out_V_dest_V_1_sel_rd        |    1|   0|    1|          0|
    |out_V_dest_V_1_sel_wr        |    1|   0|    1|          0|
    |out_V_dest_V_1_state         |    2|   0|    2|          0|
    |out_V_id_V_1_sel_rd          |    1|   0|    1|          0|
    |out_V_id_V_1_state           |    2|   0|    2|          0|
    |out_V_last_V_1_payload_A     |    1|   0|    1|          0|
    |out_V_last_V_1_payload_B     |    1|   0|    1|          0|
    |out_V_last_V_1_sel_rd        |    1|   0|    1|          0|
    |out_V_last_V_1_sel_wr        |    1|   0|    1|          0|
    |out_V_last_V_1_state         |    2|   0|    2|          0|
    |out_V_user_V_1_payload_A     |   16|   0|   16|          0|
    |out_V_user_V_1_payload_B     |   16|   0|   16|          0|
    |out_V_user_V_1_sel_rd        |    1|   0|    1|          0|
    |out_V_user_V_1_sel_wr        |    1|   0|    1|          0|
    |out_V_user_V_1_state         |    2|   0|    2|          0|
    |temp_data_V_reg_497          |   32|   0|  512|        480|
    |temp_last_V_reg_564          |    1|   0|    1|          0|
    |tmp_1_reg_546                |    1|   0|    1|          0|
    |tmp_2_reg_555                |    1|   0|    1|          0|
    |tmp_2_reg_555_pp0_iter1_reg  |    1|   0|    1|          0|
    |tmp_9_reg_542                |    1|   0|    1|          0|
    |tmp_dest_V_3_reg_550         |    6|   0|    8|          2|
    |tmp_mid2_reg_523             |    1|   0|    1|          0|
    |tmp_user_V_10_cast_reg_527   |    1|   0|   16|         15|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1326|   0| 1823|        497|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | LayernormBcast | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | LayernormBcast | return value |
|ap_start             |  in |    1| ap_ctrl_hs | LayernormBcast | return value |
|ap_done              | out |    1| ap_ctrl_hs | LayernormBcast | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | LayernormBcast | return value |
|ap_idle              | out |    1| ap_ctrl_hs | LayernormBcast | return value |
|ap_ready             | out |    1| ap_ctrl_hs | LayernormBcast | return value |
|in_V_data_V_dout     |  in |  512|   ap_fifo  |   in_V_data_V  |    pointer   |
|in_V_data_V_empty_n  |  in |    1|   ap_fifo  |   in_V_data_V  |    pointer   |
|in_V_data_V_read     | out |    1|   ap_fifo  |   in_V_data_V  |    pointer   |
|in_V_id_V_dout       |  in |    8|   ap_fifo  |    in_V_id_V   |    pointer   |
|in_V_id_V_empty_n    |  in |    1|   ap_fifo  |    in_V_id_V   |    pointer   |
|in_V_id_V_read       | out |    1|   ap_fifo  |    in_V_id_V   |    pointer   |
|in_V_dest_V_dout     |  in |    8|   ap_fifo  |   in_V_dest_V  |    pointer   |
|in_V_dest_V_empty_n  |  in |    1|   ap_fifo  |   in_V_dest_V  |    pointer   |
|in_V_dest_V_read     | out |    1|   ap_fifo  |   in_V_dest_V  |    pointer   |
|in_V_user_V_dout     |  in |   16|   ap_fifo  |   in_V_user_V  |    pointer   |
|in_V_user_V_empty_n  |  in |    1|   ap_fifo  |   in_V_user_V  |    pointer   |
|in_V_user_V_read     | out |    1|   ap_fifo  |   in_V_user_V  |    pointer   |
|in_V_last_V_dout     |  in |    1|   ap_fifo  |   in_V_last_V  |    pointer   |
|in_V_last_V_empty_n  |  in |    1|   ap_fifo  |   in_V_last_V  |    pointer   |
|in_V_last_V_read     | out |    1|   ap_fifo  |   in_V_last_V  |    pointer   |
|out_r_TDATA          | out |  512|    axis    |  out_V_data_V  |    pointer   |
|out_r_TREADY         |  in |    1|    axis    |  out_V_data_V  |    pointer   |
|out_r_TVALID         | out |    1|    axis    |  out_V_last_V  |    pointer   |
|out_r_TLAST          | out |    1|    axis    |  out_V_last_V  |    pointer   |
|out_r_TID            | out |    8|    axis    |   out_V_id_V   |    pointer   |
|out_r_TDEST          | out |    8|    axis    |  out_V_dest_V  |    pointer   |
|out_r_TUSER          | out |   16|    axis    |  out_V_user_V  |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

