#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  8 12:31:21 2024
# Process ID: 19200
# Current directory: C:/Chess/ChessSpartan7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18292 C:\Chess\ChessSpartan7\ChessSpartan7.xpr
# Log file: C:/Chess/ChessSpartan7/vivado.log
# Journal file: C:/Chess/ChessSpartan7\vivado.jou
# Running On: nikhil, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project C:/Chess/ChessSpartan7/ChessSpartan7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.680 ; gain = 313.934
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
Reading block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - frame_buffer
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - click
Successfully read diagram <mbblock_i> from block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>
update_compile_order -fileset sources_1
set_property location {5 1640 637} [get_bd_cells click]
startgroup
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells click]
WARNING: [BD 41-1684] Pin /click/gpio_io_o is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets click_gpio_io_o]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins click/GPIO]
endgroup
set_property name click [get_bd_intf_ports GPIO_0]
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd
INFO: [Common 17-681] Processing pending cancel.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'mbblock_i.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block click .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_clk_wiz_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_hdmi_text_controller_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0d35a43ee54ce79e to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_0, cache-ID = 0d35a43ee54ce79e; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_hdmi_text_controller_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_ilmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8b859a7611e3417d to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_ilmb_v10_0, cache-ID = 8b859a7611e3417d; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8287526a410b76a0 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/2/8287526a410b76a0/mbblock_i_axi_gpio_0_1.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/2/8287526a410b76a0/mbblock_i_axi_gpio_0_1_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/2/8287526a410b76a0/mbblock_i_axi_gpio_0_1_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/2/8287526a410b76a0/mbblock_i_axi_gpio_0_1_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/2/8287526a410b76a0/mbblock_i_axi_gpio_0_1_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_1, cache-ID = 8287526a410b76a0; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_lmb_bram_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c7b12d4162ce4d07 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/c/7/c7b12d4162ce4d07/mbblock_i_lmb_bram_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/c/7/c7b12d4162ce4d07/mbblock_i_lmb_bram_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/c/7/c7b12d4162ce4d07/mbblock_i_lmb_bram_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/c/7/c7b12d4162ce4d07/mbblock_i_lmb_bram_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/c/7/c7b12d4162ce4d07/mbblock_i_lmb_bram_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_lmb_bram_0, cache-ID = c7b12d4162ce4d07; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0d35a43ee54ce79e to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_2, cache-ID = 0d35a43ee54ce79e; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 250b3e8e738a1c0e to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/5/250b3e8e738a1c0e/mbblock_i_ilmb_bram_if_cntlr_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/5/250b3e8e738a1c0e/mbblock_i_ilmb_bram_if_cntlr_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/5/250b3e8e738a1c0e/mbblock_i_ilmb_bram_if_cntlr_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/5/250b3e8e738a1c0e/mbblock_i_ilmb_bram_if_cntlr_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/5/250b3e8e738a1c0e/mbblock_i_ilmb_bram_if_cntlr_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_ilmb_bram_if_cntlr_0, cache-ID = 250b3e8e738a1c0e; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_quad_spi_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 038f9191131d19b8 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/3/038f9191131d19b8/mbblock_i_axi_quad_spi_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/3/038f9191131d19b8/mbblock_i_axi_quad_spi_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/3/038f9191131d19b8/mbblock_i_axi_quad_spi_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/3/038f9191131d19b8/mbblock_i_axi_quad_spi_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/3/038f9191131d19b8/mbblock_i_axi_quad_spi_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_quad_spi_0_0, cache-ID = 038f9191131d19b8; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 792adf34df1c7c56 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/9/792adf34df1c7c56/mbblock_i_rst_clk_wiz_1_100M_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/9/792adf34df1c7c56/mbblock_i_rst_clk_wiz_1_100M_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/9/792adf34df1c7c56/mbblock_i_rst_clk_wiz_1_100M_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/9/792adf34df1c7c56/mbblock_i_rst_clk_wiz_1_100M_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/9/792adf34df1c7c56/mbblock_i_rst_clk_wiz_1_100M_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_rst_clk_wiz_1_100M_0, cache-ID = 792adf34df1c7c56; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_timer_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3987d407d0fe9dbd to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_timer_0_0, cache-ID = 3987d407d0fe9dbd; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_mdm_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7ba594287a66c4c3 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/b/7ba594287a66c4c3/mbblock_i_mdm_1_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/b/7ba594287a66c4c3/mbblock_i_mdm_1_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/b/7ba594287a66c4c3/mbblock_i_mdm_1_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/b/7ba594287a66c4c3/mbblock_i_mdm_1_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/7/b/7ba594287a66c4c3/mbblock_i_mdm_1_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_mdm_1_0, cache-ID = 7ba594287a66c4c3; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_uartlite_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 24d175409b8b38ad to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/4/24d175409b8b38ad/mbblock_i_axi_uartlite_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/4/24d175409b8b38ad/mbblock_i_axi_uartlite_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/4/24d175409b8b38ad/mbblock_i_axi_uartlite_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/4/24d175409b8b38ad/mbblock_i_axi_uartlite_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/2/4/24d175409b8b38ad/mbblock_i_axi_uartlite_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_uartlite_0_0, cache-ID = 24d175409b8b38ad; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 05bd643c9bb38703 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/5/05bd643c9bb38703/mbblock_i_microblaze_0_axi_intc_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/5/05bd643c9bb38703/mbblock_i_microblaze_0_axi_intc_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/5/05bd643c9bb38703/mbblock_i_microblaze_0_axi_intc_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/5/05bd643c9bb38703/mbblock_i_microblaze_0_axi_intc_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/5/05bd643c9bb38703/mbblock_i_microblaze_0_axi_intc_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_microblaze_0_axi_intc_0, cache-ID = 05bd643c9bb38703; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_clk_wiz_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9f1d9f7f3e32cf6e to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/f/9f1d9f7f3e32cf6e/mbblock_i_clk_wiz_1_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/f/9f1d9f7f3e32cf6e/mbblock_i_clk_wiz_1_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/f/9f1d9f7f3e32cf6e/mbblock_i_clk_wiz_1_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/f/9f1d9f7f3e32cf6e/mbblock_i_clk_wiz_1_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/f/9f1d9f7f3e32cf6e/mbblock_i_clk_wiz_1_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_clk_wiz_1_0, cache-ID = 9f1d9f7f3e32cf6e; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f60efecb4a0189a9 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/6/f60efecb4a0189a9/mbblock_i_dlmb_bram_if_cntlr_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/6/f60efecb4a0189a9/mbblock_i_dlmb_bram_if_cntlr_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/6/f60efecb4a0189a9/mbblock_i_dlmb_bram_if_cntlr_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/6/f60efecb4a0189a9/mbblock_i_dlmb_bram_if_cntlr_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/6/f60efecb4a0189a9/mbblock_i_dlmb_bram_if_cntlr_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_dlmb_bram_if_cntlr_0, cache-ID = f60efecb4a0189a9; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fa53fb305e4f41aa to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/a/fa53fb305e4f41aa/mbblock_i_xbar_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/a/fa53fb305e4f41aa/mbblock_i_xbar_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/a/fa53fb305e4f41aa/mbblock_i_xbar_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/a/fa53fb305e4f41aa/mbblock_i_xbar_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/f/a/fa53fb305e4f41aa/mbblock_i_xbar_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_xbar_0, cache-ID = fa53fb305e4f41aa; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_dlmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8b859a7611e3417d to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/8/b/8b859a7611e3417d/mbblock_i_dlmb_v10_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_dlmb_v10_0, cache-ID = 8b859a7611e3417d; cache size = 28.283 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_microblaze_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1adc401b7514f7a0 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/1/a/1adc401b7514f7a0/mbblock_i_microblaze_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/1/a/1adc401b7514f7a0/mbblock_i_microblaze_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/1/a/1adc401b7514f7a0/mbblock_i_microblaze_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/1/a/1adc401b7514f7a0/mbblock_i_microblaze_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/1/a/1adc401b7514f7a0/mbblock_i_microblaze_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_microblaze_0_0, cache-ID = 1adc401b7514f7a0; cache size = 28.283 MB.
[Sun Dec  8 12:35:15 2024] Launched mbblock_i_hdmi_text_controller_0_0_synth_1, mbblock_i_axi_gpio_0_3_synth_1, synth_1...
Run output will be captured here:
mbblock_i_hdmi_text_controller_0_0_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_hdmi_text_controller_0_0_synth_1/runme.log
mbblock_i_axi_gpio_0_3_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_axi_gpio_0_3_synth_1/runme.log
synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Sun Dec  8 12:35:15 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2575.383 ; gain = 34.402
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2770.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click_RnM/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click_RnM/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click_RnM/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click_RnM/U0'
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3359.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3427.770 ; gain = 835.898
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
startgroup
set_property CONFIG.C_ALL_INPUTS {0} [get_bd_cells click]
endgroup
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
reset_run mbblock_i_axi_gpio_0_3_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block click .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 90276fd16b3d742f to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/0/90276fd16b3d742f/mbblock_i_axi_gpio_0_3.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/0/90276fd16b3d742f/mbblock_i_axi_gpio_0_3_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/0/90276fd16b3d742f/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/0/90276fd16b3d742f/mbblock_i_axi_gpio_0_3_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/9/0/90276fd16b3d742f/mbblock_i_axi_gpio_0_3_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_3, cache-ID = 90276fd16b3d742f; cache size = 28.438 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 20:34:36 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 20:34:36 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3512.922 ; gain = 0.348
reset_run impl_1 -prev_step 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 20:37:37 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 20:37:37 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 20:49:05 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 20:49:05 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
close_bd_design [get_bd_designs mbblock_i]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 20:56:20 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 20:56:20 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:05:20 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:05:20 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
Reading block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - frame_buffer
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - click
Successfully read diagram <mbblock_i> from block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>
startgroup
set_property CONFIG.COUNT_WIDTH {8} [get_bd_cells timer_usb_axi]
endgroup
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_usb_axi .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_timer_0_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:10:53 2024] Launched mbblock_i_axi_timer_0_0_synth_1, synth_1...
Run output will be captured here:
mbblock_i_axi_timer_0_0_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_axi_timer_0_0_synth_1/runme.log
synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:10:53 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3702.246 ; gain = 0.000
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:14:54 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:14:54 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
startgroup
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells click]
endgroup
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block click .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a3a6c775599c0438 to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/a/3/a3a6c775599c0438/mbblock_i_axi_gpio_0_3_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_3, cache-ID = a3a6c775599c0438; cache size = 28.931 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:16:54 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:16:54 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3702.246 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:22:54 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:22:54 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
delete_bd_objs [get_bd_ports click]
delete_bd_objs [get_bd_intf_nets click_GPIO] [get_bd_intf_ports click]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins click/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /click/GPIO
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:33:40 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:33:40 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3702.246 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa
startgroup
set_property CONFIG.COUNT_WIDTH {32} [get_bd_cells timer_usb_axi]
endgroup
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
reset_run mbblock_i_axi_timer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_usb_axi .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_timer_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3987d407d0fe9dbd to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/3/9/3987d407d0fe9dbd/mbblock_i_axi_timer_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_timer_0_0, cache-ID = 3987d407d0fe9dbd; cache size = 28.931 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:39:59 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:39:59 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3730.820 ; gain = 0.180
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 21:46:28 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 21:46:28 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 3778.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3808.559 ; gain = 68.590
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  9 22:00:28 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Mon Dec  9 22:00:28 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
close_design
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 3808.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3827.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3827.402 ; gain = 18.844
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: mb_usb_hdmi_top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4055.812 ; gain = 228.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-324] index 3 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:54]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
WARNING: [Synth 8-324] index 3 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:72]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_uartlite_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_uartlite_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_3' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_3' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_clk_wiz_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_clk_wiz_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_2' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_2' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_1' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_1' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_hdmi_text_controller_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_hdmi_text_controller_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_mdm_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_mdm_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B2QZRB' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1B2QZRB' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Z1E3FJ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Z1E3FJ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1PCP7QU' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1PCP7QU' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_31Q0Q6' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_31Q0Q6' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_HYVCRP' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_HYVCRP' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_15XJRR1' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_15XJRR1' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EK1I8K' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EK1I8K' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1R57W0C' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1R57W0C' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_18EN8CI' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_18EN8CI' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DQI2MZ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DQI2MZ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_xbar_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_xbar_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3383]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mbblock_i_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mbblock_i_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_lmb_bram_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_lmb_bram_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mbblock_i_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mbblock_i_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_quad_spi_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_quad_spi_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_timer_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_timer_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mbblock_i_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
WARNING: [Synth 8-324] index 3 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_o' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7023] instance 'mb_block_i_i' of module 'mbblock_i' has 24 connections declared, but only 16 given [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-3848] Net keycode0_gpio in module/entity mb_usb_hdmi_top does not have driver. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:44]
WARNING: [Synth 8-3917] design mb_usb_hdmi_top has port led[2] driven by constant 0
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4161.555 ; gain = 334.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4179.363 ; gain = 351.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4179.363 ; gain = 351.961
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 4196.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4262.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4290.137 ; gain = 462.734
122 Infos, 140 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4290.137 ; gain = 462.734
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 16
[Tue Dec 10 00:26:27 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4396.688 ; gain = 106.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-324] index 3 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:54]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
WARNING: [Synth 8-324] index 2 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:72]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_uartlite_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_uartlite_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_3' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_3' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_clk_wiz_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_clk_wiz_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_2' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_2' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_1' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_1' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_hdmi_text_controller_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_hdmi_text_controller_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_mdm_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_mdm_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B2QZRB' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1B2QZRB' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Z1E3FJ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Z1E3FJ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1PCP7QU' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1PCP7QU' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_31Q0Q6' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_31Q0Q6' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_HYVCRP' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_HYVCRP' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_15XJRR1' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_15XJRR1' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EK1I8K' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EK1I8K' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1R57W0C' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1R57W0C' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_18EN8CI' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_18EN8CI' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DQI2MZ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DQI2MZ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_xbar_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_xbar_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3383]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mbblock_i_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mbblock_i_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_lmb_bram_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_lmb_bram_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mbblock_i_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mbblock_i_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_quad_spi_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_quad_spi_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_timer_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_timer_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mbblock_i_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
WARNING: [Synth 8-324] index 2 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_o' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7023] instance 'mb_block_i_i' of module 'mbblock_i' has 24 connections declared, but only 16 given [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-3848] Net keycode0_gpio in module/entity mb_usb_hdmi_top does not have driver. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:44]
WARNING: [Synth 8-3917] design mb_usb_hdmi_top has port led[2] driven by constant 0
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4485.152 ; gain = 195.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4503.070 ; gain = 212.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4503.070 ; gain = 212.934
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 4554.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4554.773 ; gain = 264.637
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
delete_bd_objs [get_bd_intf_nets click_GPIO] [get_bd_intf_ports gpio_rtl_0]
startgroup
make_bd_pins_external  [get_bd_pins click/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </click/gpio_io_i> is being overridden by the user with net <gpio_io_i_0_1>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs synth_1 -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
[Tue Dec 10 00:29:13 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 4554.773 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Dec 10 00:29:36 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 4586.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4616.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4616.191 ; gain = 29.926
current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4616.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-324] index 3 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:54]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
WARNING: [Synth 8-324] index 2 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:72]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_uartlite_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_uartlite_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_3' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_3' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_clk_wiz_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_clk_wiz_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_2' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_2' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_1' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_1' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_hdmi_text_controller_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_hdmi_text_controller_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_mdm_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_mdm_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B2QZRB' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1B2QZRB' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Z1E3FJ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Z1E3FJ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1PCP7QU' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1PCP7QU' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_31Q0Q6' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_31Q0Q6' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_HYVCRP' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_HYVCRP' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_15XJRR1' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_15XJRR1' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EK1I8K' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EK1I8K' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1R57W0C' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1R57W0C' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_18EN8CI' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_18EN8CI' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DQI2MZ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DQI2MZ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_xbar_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_xbar_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3383]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mbblock_i_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mbblock_i_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_lmb_bram_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_lmb_bram_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mbblock_i_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mbblock_i_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_quad_spi_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_quad_spi_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_timer_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_timer_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mbblock_i_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
WARNING: [Synth 8-324] index 2 out of range [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_o' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7023] instance 'mb_block_i_i' of module 'mbblock_i' has 24 connections declared, but only 16 given [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-3848] Net keycode0_gpio in module/entity mb_usb_hdmi_top does not have driver. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:44]
WARNING: [Synth 8-3917] design mb_usb_hdmi_top has port led[2] driven by constant 0
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4616.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4637.164 ; gain = 20.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4637.164 ; gain = 20.973
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 4699.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:8]
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4699.238 ; gain = 83.047
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4699.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_uartlite_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_uartlite_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_3' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_3' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_clk_wiz_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_clk_wiz_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_2' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_2' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_1' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_1' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_gpio_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_gpio_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_hdmi_text_controller_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_hdmi_text_controller_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_hdmi_text_controller_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_mdm_1_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_mdm_1_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_intc_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B2QZRB' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1B2QZRB' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Z1E3FJ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Z1E3FJ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1PCP7QU' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1PCP7QU' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_31Q0Q6' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_31Q0Q6' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_HYVCRP' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_HYVCRP' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_15XJRR1' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_15XJRR1' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EK1I8K' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EK1I8K' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:818]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1R57W0C' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1R57W0C' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:950]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_18EN8CI' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_18EN8CI' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1082]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DQI2MZ' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DQI2MZ' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3656]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_xbar_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_xbar_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3383]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (27) of module 'mbblock_i_xbar_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_axi_periph_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2058]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_dlmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_dlmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mbblock_i_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3568]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_bram_if_cntlr_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_ilmb_v10_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_ilmb_v10_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mbblock_i_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mbblock_i_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3614]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_lmb_bram_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_lmb_bram_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mbblock_i_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mbblock_i_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3639]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1O5KT67' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:3422]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_microblaze_0_xlconcat_0' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/synth/mbblock_i_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_rst_clk_wiz_1_100M_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mbblock_i_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mbblock_i_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1989]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_quad_spi_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_quad_spi_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mbblock_i_axi_timer_0_0' [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i_axi_timer_0_0' (0#1) [C:/Chess/ChessSpartan7/.Xil/Vivado-19200-nikhil/realtime/mbblock_i_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mbblock_i_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mbblock_i_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'mbblock_i' (0#1) [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v:1214]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io0_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_o' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_io1_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_sck_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_i' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7071] port 'spi_rtl_0_ss_t' of module 'mbblock_i' is unconnected for instance 'mb_block_i_i' [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
WARNING: [Synth 8-7023] instance 'mb_block_i_i' of module 'mbblock_i' has 24 connections declared, but only 16 given [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-3848] Net keycode0_gpio in module/entity mb_usb_hdmi_top does not have driver. [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:44]
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4699.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4699.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4699.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.dcp' for cell 'mb_block_i_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp' for cell 'mb_block_i_i/click'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.dcp' for cell 'mb_block_i_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.dcp' for cell 'mb_block_i_i/frame_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.dcp' for cell 'mb_block_i_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.dcp' for cell 'mb_block_i_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/mbblock_i_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.dcp' for cell 'mb_block_i_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.dcp' for cell 'mb_block_i_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.dcp' for cell 'mb_block_i_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.dcp' for cell 'mb_block_i_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_xbar_0/mbblock_i_xbar_0.dcp' for cell 'mb_block_i_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_bram_if_cntlr_0/mbblock_i_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_dlmb_v10_0/mbblock_i_dlmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_bram_if_cntlr_0/mbblock_i_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_ilmb_v10_0/mbblock_i_ilmb_v10_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_lmb_bram_0/mbblock_i_lmb_bram_0.dcp' for cell 'mb_block_i_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 4741.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc] for cell 'mb_block_i_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_0/mbblock_i_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_board.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc] for cell 'mb_block_i_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_rst_clk_wiz_1_100M_0/mbblock_i_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_uartlite_0_0/mbblock_i_axi_uartlite_0_0.xdc] for cell 'mb_block_i_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0_board.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_0/mbblock_i_axi_gpio_0_0.xdc] for cell 'mb_block_i_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1_board.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_1/mbblock_i_axi_gpio_0_1.xdc] for cell 'mb_block_i_i/gpio_usb_int/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_timer_0_0/mbblock_i_axi_timer_0_0.xdc] for cell 'mb_block_i_i/timer_usb_axi/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2_board.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_2/mbblock_i_axi_gpio_0_2.xdc] for cell 'mb_block_i_i/frame_buffer/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_board.xdc] for cell 'mb_block_i_i/click/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.xdc] for cell 'mb_block_i_i/click/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Chess/ChessSpartan7/ChessSpartan7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_microblaze_0_axi_intc_0/mbblock_i_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc] for cell 'mb_block_i_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_mdm_1_0/mbblock_i_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_quad_spi_0_0/mbblock_i_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i_i/spi_usb/U0'
Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mb_block_i_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4741.789 ; gain = 42.551
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec 10 00:37:14 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Tue Dec 10 00:37:14 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/Chesshardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/Chesshardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/Chesshardware.xsa
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project DDR3 C:/DDR3/DDR3 -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
add_files -norecurse -scan_for_includes C:/Users/nvswe/Downloads/urbana_ddr3_provided/mb_ddr3_top.sv
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse C:/Users/nvswe/Downloads/urbana_ddr3_provided/urbana_ddr3.xdc
update_compile_order -fileset sources_1
