set moduleName pw_row_stage_Pipeline_PW_LOAD_IN
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 17
set C_modelName {pw_row_stage_Pipeline_PW_LOAD_IN}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict input_buf_15 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_14 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_13 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_12 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_11 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_10 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_9 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_8 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_7 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_6 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_5 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_4 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_3 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_2 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf_1 { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict input_buf { MEM_WIDTH 8 MEM_SIZE 64 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict inter_buf_0 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_1 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_2 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_3 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_4 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_5 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_6 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_7 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_8 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_9 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_10 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_11 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_12 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_13 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_14 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict inter_buf_15 { MEM_WIDTH 8 MEM_SIZE 7168 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ c_in int 32 regular  }
	{ input_buf_15 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_14 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_13 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_12 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_11 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_10 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_9 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_8 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_7 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_6 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_5 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_4 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_3 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_2 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf_1 int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ input_buf int 8 regular {array 64 { 0 3 } 0 1 }  }
	{ mul_ln368 int 17 regular  }
	{ inter_buf_0 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_1 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_2 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_3 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_4 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_5 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_6 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_7 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_8 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_9 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_10 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_11 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_12 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_13 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_14 int 8 regular {array 7168 { 1 3 } 1 1 }  }
	{ inter_buf_15 int 8 regular {array 7168 { 1 3 } 1 1 }  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "c_in", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_buf_15", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_14", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_13", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_12", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_11", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_10", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_9", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_8", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_7", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_6", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_5", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_4", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_3", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_2", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf_1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "input_buf", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "mul_ln368", "interface" : "wire", "bitwidth" : 17, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_0", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_7", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_8", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_9", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_10", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_11", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_12", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_13", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_14", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "inter_buf_15", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 120
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ c_in sc_in sc_lv 32 signal 0 } 
	{ input_buf_15_address0 sc_out sc_lv 6 signal 1 } 
	{ input_buf_15_ce0 sc_out sc_logic 1 signal 1 } 
	{ input_buf_15_we0 sc_out sc_logic 1 signal 1 } 
	{ input_buf_15_d0 sc_out sc_lv 8 signal 1 } 
	{ input_buf_14_address0 sc_out sc_lv 6 signal 2 } 
	{ input_buf_14_ce0 sc_out sc_logic 1 signal 2 } 
	{ input_buf_14_we0 sc_out sc_logic 1 signal 2 } 
	{ input_buf_14_d0 sc_out sc_lv 8 signal 2 } 
	{ input_buf_13_address0 sc_out sc_lv 6 signal 3 } 
	{ input_buf_13_ce0 sc_out sc_logic 1 signal 3 } 
	{ input_buf_13_we0 sc_out sc_logic 1 signal 3 } 
	{ input_buf_13_d0 sc_out sc_lv 8 signal 3 } 
	{ input_buf_12_address0 sc_out sc_lv 6 signal 4 } 
	{ input_buf_12_ce0 sc_out sc_logic 1 signal 4 } 
	{ input_buf_12_we0 sc_out sc_logic 1 signal 4 } 
	{ input_buf_12_d0 sc_out sc_lv 8 signal 4 } 
	{ input_buf_11_address0 sc_out sc_lv 6 signal 5 } 
	{ input_buf_11_ce0 sc_out sc_logic 1 signal 5 } 
	{ input_buf_11_we0 sc_out sc_logic 1 signal 5 } 
	{ input_buf_11_d0 sc_out sc_lv 8 signal 5 } 
	{ input_buf_10_address0 sc_out sc_lv 6 signal 6 } 
	{ input_buf_10_ce0 sc_out sc_logic 1 signal 6 } 
	{ input_buf_10_we0 sc_out sc_logic 1 signal 6 } 
	{ input_buf_10_d0 sc_out sc_lv 8 signal 6 } 
	{ input_buf_9_address0 sc_out sc_lv 6 signal 7 } 
	{ input_buf_9_ce0 sc_out sc_logic 1 signal 7 } 
	{ input_buf_9_we0 sc_out sc_logic 1 signal 7 } 
	{ input_buf_9_d0 sc_out sc_lv 8 signal 7 } 
	{ input_buf_8_address0 sc_out sc_lv 6 signal 8 } 
	{ input_buf_8_ce0 sc_out sc_logic 1 signal 8 } 
	{ input_buf_8_we0 sc_out sc_logic 1 signal 8 } 
	{ input_buf_8_d0 sc_out sc_lv 8 signal 8 } 
	{ input_buf_7_address0 sc_out sc_lv 6 signal 9 } 
	{ input_buf_7_ce0 sc_out sc_logic 1 signal 9 } 
	{ input_buf_7_we0 sc_out sc_logic 1 signal 9 } 
	{ input_buf_7_d0 sc_out sc_lv 8 signal 9 } 
	{ input_buf_6_address0 sc_out sc_lv 6 signal 10 } 
	{ input_buf_6_ce0 sc_out sc_logic 1 signal 10 } 
	{ input_buf_6_we0 sc_out sc_logic 1 signal 10 } 
	{ input_buf_6_d0 sc_out sc_lv 8 signal 10 } 
	{ input_buf_5_address0 sc_out sc_lv 6 signal 11 } 
	{ input_buf_5_ce0 sc_out sc_logic 1 signal 11 } 
	{ input_buf_5_we0 sc_out sc_logic 1 signal 11 } 
	{ input_buf_5_d0 sc_out sc_lv 8 signal 11 } 
	{ input_buf_4_address0 sc_out sc_lv 6 signal 12 } 
	{ input_buf_4_ce0 sc_out sc_logic 1 signal 12 } 
	{ input_buf_4_we0 sc_out sc_logic 1 signal 12 } 
	{ input_buf_4_d0 sc_out sc_lv 8 signal 12 } 
	{ input_buf_3_address0 sc_out sc_lv 6 signal 13 } 
	{ input_buf_3_ce0 sc_out sc_logic 1 signal 13 } 
	{ input_buf_3_we0 sc_out sc_logic 1 signal 13 } 
	{ input_buf_3_d0 sc_out sc_lv 8 signal 13 } 
	{ input_buf_2_address0 sc_out sc_lv 6 signal 14 } 
	{ input_buf_2_ce0 sc_out sc_logic 1 signal 14 } 
	{ input_buf_2_we0 sc_out sc_logic 1 signal 14 } 
	{ input_buf_2_d0 sc_out sc_lv 8 signal 14 } 
	{ input_buf_1_address0 sc_out sc_lv 6 signal 15 } 
	{ input_buf_1_ce0 sc_out sc_logic 1 signal 15 } 
	{ input_buf_1_we0 sc_out sc_logic 1 signal 15 } 
	{ input_buf_1_d0 sc_out sc_lv 8 signal 15 } 
	{ input_buf_address0 sc_out sc_lv 6 signal 16 } 
	{ input_buf_ce0 sc_out sc_logic 1 signal 16 } 
	{ input_buf_we0 sc_out sc_logic 1 signal 16 } 
	{ input_buf_d0 sc_out sc_lv 8 signal 16 } 
	{ mul_ln368 sc_in sc_lv 17 signal 17 } 
	{ inter_buf_0_address0 sc_out sc_lv 13 signal 18 } 
	{ inter_buf_0_ce0 sc_out sc_logic 1 signal 18 } 
	{ inter_buf_0_q0 sc_in sc_lv 8 signal 18 } 
	{ inter_buf_1_address0 sc_out sc_lv 13 signal 19 } 
	{ inter_buf_1_ce0 sc_out sc_logic 1 signal 19 } 
	{ inter_buf_1_q0 sc_in sc_lv 8 signal 19 } 
	{ inter_buf_2_address0 sc_out sc_lv 13 signal 20 } 
	{ inter_buf_2_ce0 sc_out sc_logic 1 signal 20 } 
	{ inter_buf_2_q0 sc_in sc_lv 8 signal 20 } 
	{ inter_buf_3_address0 sc_out sc_lv 13 signal 21 } 
	{ inter_buf_3_ce0 sc_out sc_logic 1 signal 21 } 
	{ inter_buf_3_q0 sc_in sc_lv 8 signal 21 } 
	{ inter_buf_4_address0 sc_out sc_lv 13 signal 22 } 
	{ inter_buf_4_ce0 sc_out sc_logic 1 signal 22 } 
	{ inter_buf_4_q0 sc_in sc_lv 8 signal 22 } 
	{ inter_buf_5_address0 sc_out sc_lv 13 signal 23 } 
	{ inter_buf_5_ce0 sc_out sc_logic 1 signal 23 } 
	{ inter_buf_5_q0 sc_in sc_lv 8 signal 23 } 
	{ inter_buf_6_address0 sc_out sc_lv 13 signal 24 } 
	{ inter_buf_6_ce0 sc_out sc_logic 1 signal 24 } 
	{ inter_buf_6_q0 sc_in sc_lv 8 signal 24 } 
	{ inter_buf_7_address0 sc_out sc_lv 13 signal 25 } 
	{ inter_buf_7_ce0 sc_out sc_logic 1 signal 25 } 
	{ inter_buf_7_q0 sc_in sc_lv 8 signal 25 } 
	{ inter_buf_8_address0 sc_out sc_lv 13 signal 26 } 
	{ inter_buf_8_ce0 sc_out sc_logic 1 signal 26 } 
	{ inter_buf_8_q0 sc_in sc_lv 8 signal 26 } 
	{ inter_buf_9_address0 sc_out sc_lv 13 signal 27 } 
	{ inter_buf_9_ce0 sc_out sc_logic 1 signal 27 } 
	{ inter_buf_9_q0 sc_in sc_lv 8 signal 27 } 
	{ inter_buf_10_address0 sc_out sc_lv 13 signal 28 } 
	{ inter_buf_10_ce0 sc_out sc_logic 1 signal 28 } 
	{ inter_buf_10_q0 sc_in sc_lv 8 signal 28 } 
	{ inter_buf_11_address0 sc_out sc_lv 13 signal 29 } 
	{ inter_buf_11_ce0 sc_out sc_logic 1 signal 29 } 
	{ inter_buf_11_q0 sc_in sc_lv 8 signal 29 } 
	{ inter_buf_12_address0 sc_out sc_lv 13 signal 30 } 
	{ inter_buf_12_ce0 sc_out sc_logic 1 signal 30 } 
	{ inter_buf_12_q0 sc_in sc_lv 8 signal 30 } 
	{ inter_buf_13_address0 sc_out sc_lv 13 signal 31 } 
	{ inter_buf_13_ce0 sc_out sc_logic 1 signal 31 } 
	{ inter_buf_13_q0 sc_in sc_lv 8 signal 31 } 
	{ inter_buf_14_address0 sc_out sc_lv 13 signal 32 } 
	{ inter_buf_14_ce0 sc_out sc_logic 1 signal 32 } 
	{ inter_buf_14_q0 sc_in sc_lv 8 signal 32 } 
	{ inter_buf_15_address0 sc_out sc_lv 13 signal 33 } 
	{ inter_buf_15_ce0 sc_out sc_logic 1 signal 33 } 
	{ inter_buf_15_q0 sc_in sc_lv 8 signal 33 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "c_in", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_in", "role": "default" }} , 
 	{ "name": "input_buf_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_15", "role": "address0" }} , 
 	{ "name": "input_buf_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_15", "role": "ce0" }} , 
 	{ "name": "input_buf_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_15", "role": "we0" }} , 
 	{ "name": "input_buf_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_15", "role": "d0" }} , 
 	{ "name": "input_buf_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_14", "role": "address0" }} , 
 	{ "name": "input_buf_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_14", "role": "ce0" }} , 
 	{ "name": "input_buf_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_14", "role": "we0" }} , 
 	{ "name": "input_buf_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_14", "role": "d0" }} , 
 	{ "name": "input_buf_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_13", "role": "address0" }} , 
 	{ "name": "input_buf_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_13", "role": "ce0" }} , 
 	{ "name": "input_buf_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_13", "role": "we0" }} , 
 	{ "name": "input_buf_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_13", "role": "d0" }} , 
 	{ "name": "input_buf_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_12", "role": "address0" }} , 
 	{ "name": "input_buf_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_12", "role": "ce0" }} , 
 	{ "name": "input_buf_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_12", "role": "we0" }} , 
 	{ "name": "input_buf_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_12", "role": "d0" }} , 
 	{ "name": "input_buf_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_11", "role": "address0" }} , 
 	{ "name": "input_buf_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_11", "role": "ce0" }} , 
 	{ "name": "input_buf_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_11", "role": "we0" }} , 
 	{ "name": "input_buf_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_11", "role": "d0" }} , 
 	{ "name": "input_buf_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_10", "role": "address0" }} , 
 	{ "name": "input_buf_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_10", "role": "ce0" }} , 
 	{ "name": "input_buf_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_10", "role": "we0" }} , 
 	{ "name": "input_buf_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_10", "role": "d0" }} , 
 	{ "name": "input_buf_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_9", "role": "address0" }} , 
 	{ "name": "input_buf_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_9", "role": "ce0" }} , 
 	{ "name": "input_buf_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_9", "role": "we0" }} , 
 	{ "name": "input_buf_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_9", "role": "d0" }} , 
 	{ "name": "input_buf_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_8", "role": "address0" }} , 
 	{ "name": "input_buf_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_8", "role": "ce0" }} , 
 	{ "name": "input_buf_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_8", "role": "we0" }} , 
 	{ "name": "input_buf_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_8", "role": "d0" }} , 
 	{ "name": "input_buf_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_7", "role": "address0" }} , 
 	{ "name": "input_buf_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_7", "role": "ce0" }} , 
 	{ "name": "input_buf_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_7", "role": "we0" }} , 
 	{ "name": "input_buf_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_7", "role": "d0" }} , 
 	{ "name": "input_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_6", "role": "address0" }} , 
 	{ "name": "input_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_6", "role": "ce0" }} , 
 	{ "name": "input_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_6", "role": "we0" }} , 
 	{ "name": "input_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_6", "role": "d0" }} , 
 	{ "name": "input_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_5", "role": "address0" }} , 
 	{ "name": "input_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_5", "role": "ce0" }} , 
 	{ "name": "input_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_5", "role": "we0" }} , 
 	{ "name": "input_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_5", "role": "d0" }} , 
 	{ "name": "input_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_4", "role": "address0" }} , 
 	{ "name": "input_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_4", "role": "ce0" }} , 
 	{ "name": "input_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_4", "role": "we0" }} , 
 	{ "name": "input_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_4", "role": "d0" }} , 
 	{ "name": "input_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_3", "role": "address0" }} , 
 	{ "name": "input_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_3", "role": "ce0" }} , 
 	{ "name": "input_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_3", "role": "we0" }} , 
 	{ "name": "input_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_3", "role": "d0" }} , 
 	{ "name": "input_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_2", "role": "address0" }} , 
 	{ "name": "input_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_2", "role": "ce0" }} , 
 	{ "name": "input_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_2", "role": "we0" }} , 
 	{ "name": "input_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_2", "role": "d0" }} , 
 	{ "name": "input_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf_1", "role": "address0" }} , 
 	{ "name": "input_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_1", "role": "ce0" }} , 
 	{ "name": "input_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf_1", "role": "we0" }} , 
 	{ "name": "input_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf_1", "role": "d0" }} , 
 	{ "name": "input_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "input_buf", "role": "address0" }} , 
 	{ "name": "input_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf", "role": "ce0" }} , 
 	{ "name": "input_buf_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_buf", "role": "we0" }} , 
 	{ "name": "input_buf_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "input_buf", "role": "d0" }} , 
 	{ "name": "mul_ln368", "direction": "in", "datatype": "sc_lv", "bitwidth":17, "type": "signal", "bundle":{"name": "mul_ln368", "role": "default" }} , 
 	{ "name": "inter_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_0", "role": "address0" }} , 
 	{ "name": "inter_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_0", "role": "ce0" }} , 
 	{ "name": "inter_buf_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_0", "role": "q0" }} , 
 	{ "name": "inter_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_1", "role": "address0" }} , 
 	{ "name": "inter_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_1", "role": "ce0" }} , 
 	{ "name": "inter_buf_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_1", "role": "q0" }} , 
 	{ "name": "inter_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_2", "role": "address0" }} , 
 	{ "name": "inter_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_2", "role": "ce0" }} , 
 	{ "name": "inter_buf_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_2", "role": "q0" }} , 
 	{ "name": "inter_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_3", "role": "address0" }} , 
 	{ "name": "inter_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_3", "role": "ce0" }} , 
 	{ "name": "inter_buf_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_3", "role": "q0" }} , 
 	{ "name": "inter_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_4", "role": "address0" }} , 
 	{ "name": "inter_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_4", "role": "ce0" }} , 
 	{ "name": "inter_buf_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_4", "role": "q0" }} , 
 	{ "name": "inter_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_5", "role": "address0" }} , 
 	{ "name": "inter_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_5", "role": "ce0" }} , 
 	{ "name": "inter_buf_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_5", "role": "q0" }} , 
 	{ "name": "inter_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_6", "role": "address0" }} , 
 	{ "name": "inter_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_6", "role": "ce0" }} , 
 	{ "name": "inter_buf_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_6", "role": "q0" }} , 
 	{ "name": "inter_buf_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_7", "role": "address0" }} , 
 	{ "name": "inter_buf_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_7", "role": "ce0" }} , 
 	{ "name": "inter_buf_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_7", "role": "q0" }} , 
 	{ "name": "inter_buf_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_8", "role": "address0" }} , 
 	{ "name": "inter_buf_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_8", "role": "ce0" }} , 
 	{ "name": "inter_buf_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_8", "role": "q0" }} , 
 	{ "name": "inter_buf_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_9", "role": "address0" }} , 
 	{ "name": "inter_buf_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_9", "role": "ce0" }} , 
 	{ "name": "inter_buf_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_9", "role": "q0" }} , 
 	{ "name": "inter_buf_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_10", "role": "address0" }} , 
 	{ "name": "inter_buf_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_10", "role": "ce0" }} , 
 	{ "name": "inter_buf_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_10", "role": "q0" }} , 
 	{ "name": "inter_buf_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_11", "role": "address0" }} , 
 	{ "name": "inter_buf_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_11", "role": "ce0" }} , 
 	{ "name": "inter_buf_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_11", "role": "q0" }} , 
 	{ "name": "inter_buf_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_12", "role": "address0" }} , 
 	{ "name": "inter_buf_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_12", "role": "ce0" }} , 
 	{ "name": "inter_buf_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_12", "role": "q0" }} , 
 	{ "name": "inter_buf_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_13", "role": "address0" }} , 
 	{ "name": "inter_buf_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_13", "role": "ce0" }} , 
 	{ "name": "inter_buf_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_13", "role": "q0" }} , 
 	{ "name": "inter_buf_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_14", "role": "address0" }} , 
 	{ "name": "inter_buf_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_14", "role": "ce0" }} , 
 	{ "name": "inter_buf_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_14", "role": "q0" }} , 
 	{ "name": "inter_buf_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "inter_buf_15", "role": "address0" }} , 
 	{ "name": "inter_buf_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "inter_buf_15", "role": "ce0" }} , 
 	{ "name": "inter_buf_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "inter_buf_15", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2"],
		"CDFG" : "pw_row_stage_Pipeline_PW_LOAD_IN",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "c_in", "Type" : "None", "Direction" : "I"},
			{"Name" : "input_buf_15", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_14", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_13", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_12", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_11", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_10", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_9", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_8", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_7", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "input_buf", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "mul_ln368", "Type" : "None", "Direction" : "I"},
			{"Name" : "inter_buf_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "inter_buf_15", "Type" : "Memory", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "PW_LOAD_IN", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_33_4_8_1_1_U201", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	pw_row_stage_Pipeline_PW_LOAD_IN {
		c_in {Type I LastRead 0 FirstWrite -1}
		input_buf_15 {Type O LastRead -1 FirstWrite 1}
		input_buf_14 {Type O LastRead -1 FirstWrite 1}
		input_buf_13 {Type O LastRead -1 FirstWrite 1}
		input_buf_12 {Type O LastRead -1 FirstWrite 1}
		input_buf_11 {Type O LastRead -1 FirstWrite 1}
		input_buf_10 {Type O LastRead -1 FirstWrite 1}
		input_buf_9 {Type O LastRead -1 FirstWrite 1}
		input_buf_8 {Type O LastRead -1 FirstWrite 1}
		input_buf_7 {Type O LastRead -1 FirstWrite 1}
		input_buf_6 {Type O LastRead -1 FirstWrite 1}
		input_buf_5 {Type O LastRead -1 FirstWrite 1}
		input_buf_4 {Type O LastRead -1 FirstWrite 1}
		input_buf_3 {Type O LastRead -1 FirstWrite 1}
		input_buf_2 {Type O LastRead -1 FirstWrite 1}
		input_buf_1 {Type O LastRead -1 FirstWrite 1}
		input_buf {Type O LastRead -1 FirstWrite 1}
		mul_ln368 {Type I LastRead 0 FirstWrite -1}
		inter_buf_0 {Type I LastRead 0 FirstWrite -1}
		inter_buf_1 {Type I LastRead 0 FirstWrite -1}
		inter_buf_2 {Type I LastRead 0 FirstWrite -1}
		inter_buf_3 {Type I LastRead 0 FirstWrite -1}
		inter_buf_4 {Type I LastRead 0 FirstWrite -1}
		inter_buf_5 {Type I LastRead 0 FirstWrite -1}
		inter_buf_6 {Type I LastRead 0 FirstWrite -1}
		inter_buf_7 {Type I LastRead 0 FirstWrite -1}
		inter_buf_8 {Type I LastRead 0 FirstWrite -1}
		inter_buf_9 {Type I LastRead 0 FirstWrite -1}
		inter_buf_10 {Type I LastRead 0 FirstWrite -1}
		inter_buf_11 {Type I LastRead 0 FirstWrite -1}
		inter_buf_12 {Type I LastRead 0 FirstWrite -1}
		inter_buf_13 {Type I LastRead 0 FirstWrite -1}
		inter_buf_14 {Type I LastRead 0 FirstWrite -1}
		inter_buf_15 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	c_in { ap_none {  { c_in in_data 0 32 } } }
	input_buf_15 { ap_memory {  { input_buf_15_address0 mem_address 1 6 }  { input_buf_15_ce0 mem_ce 1 1 }  { input_buf_15_we0 mem_we 1 1 }  { input_buf_15_d0 mem_din 1 8 } } }
	input_buf_14 { ap_memory {  { input_buf_14_address0 mem_address 1 6 }  { input_buf_14_ce0 mem_ce 1 1 }  { input_buf_14_we0 mem_we 1 1 }  { input_buf_14_d0 mem_din 1 8 } } }
	input_buf_13 { ap_memory {  { input_buf_13_address0 mem_address 1 6 }  { input_buf_13_ce0 mem_ce 1 1 }  { input_buf_13_we0 mem_we 1 1 }  { input_buf_13_d0 mem_din 1 8 } } }
	input_buf_12 { ap_memory {  { input_buf_12_address0 mem_address 1 6 }  { input_buf_12_ce0 mem_ce 1 1 }  { input_buf_12_we0 mem_we 1 1 }  { input_buf_12_d0 mem_din 1 8 } } }
	input_buf_11 { ap_memory {  { input_buf_11_address0 mem_address 1 6 }  { input_buf_11_ce0 mem_ce 1 1 }  { input_buf_11_we0 mem_we 1 1 }  { input_buf_11_d0 mem_din 1 8 } } }
	input_buf_10 { ap_memory {  { input_buf_10_address0 mem_address 1 6 }  { input_buf_10_ce0 mem_ce 1 1 }  { input_buf_10_we0 mem_we 1 1 }  { input_buf_10_d0 mem_din 1 8 } } }
	input_buf_9 { ap_memory {  { input_buf_9_address0 mem_address 1 6 }  { input_buf_9_ce0 mem_ce 1 1 }  { input_buf_9_we0 mem_we 1 1 }  { input_buf_9_d0 mem_din 1 8 } } }
	input_buf_8 { ap_memory {  { input_buf_8_address0 mem_address 1 6 }  { input_buf_8_ce0 mem_ce 1 1 }  { input_buf_8_we0 mem_we 1 1 }  { input_buf_8_d0 mem_din 1 8 } } }
	input_buf_7 { ap_memory {  { input_buf_7_address0 mem_address 1 6 }  { input_buf_7_ce0 mem_ce 1 1 }  { input_buf_7_we0 mem_we 1 1 }  { input_buf_7_d0 mem_din 1 8 } } }
	input_buf_6 { ap_memory {  { input_buf_6_address0 mem_address 1 6 }  { input_buf_6_ce0 mem_ce 1 1 }  { input_buf_6_we0 mem_we 1 1 }  { input_buf_6_d0 mem_din 1 8 } } }
	input_buf_5 { ap_memory {  { input_buf_5_address0 mem_address 1 6 }  { input_buf_5_ce0 mem_ce 1 1 }  { input_buf_5_we0 mem_we 1 1 }  { input_buf_5_d0 mem_din 1 8 } } }
	input_buf_4 { ap_memory {  { input_buf_4_address0 mem_address 1 6 }  { input_buf_4_ce0 mem_ce 1 1 }  { input_buf_4_we0 mem_we 1 1 }  { input_buf_4_d0 mem_din 1 8 } } }
	input_buf_3 { ap_memory {  { input_buf_3_address0 mem_address 1 6 }  { input_buf_3_ce0 mem_ce 1 1 }  { input_buf_3_we0 mem_we 1 1 }  { input_buf_3_d0 mem_din 1 8 } } }
	input_buf_2 { ap_memory {  { input_buf_2_address0 mem_address 1 6 }  { input_buf_2_ce0 mem_ce 1 1 }  { input_buf_2_we0 mem_we 1 1 }  { input_buf_2_d0 mem_din 1 8 } } }
	input_buf_1 { ap_memory {  { input_buf_1_address0 mem_address 1 6 }  { input_buf_1_ce0 mem_ce 1 1 }  { input_buf_1_we0 mem_we 1 1 }  { input_buf_1_d0 mem_din 1 8 } } }
	input_buf { ap_memory {  { input_buf_address0 mem_address 1 6 }  { input_buf_ce0 mem_ce 1 1 }  { input_buf_we0 mem_we 1 1 }  { input_buf_d0 mem_din 1 8 } } }
	mul_ln368 { ap_none {  { mul_ln368 in_data 0 17 } } }
	inter_buf_0 { ap_memory {  { inter_buf_0_address0 mem_address 1 13 }  { inter_buf_0_ce0 mem_ce 1 1 }  { inter_buf_0_q0 mem_dout 0 8 } } }
	inter_buf_1 { ap_memory {  { inter_buf_1_address0 mem_address 1 13 }  { inter_buf_1_ce0 mem_ce 1 1 }  { inter_buf_1_q0 mem_dout 0 8 } } }
	inter_buf_2 { ap_memory {  { inter_buf_2_address0 mem_address 1 13 }  { inter_buf_2_ce0 mem_ce 1 1 }  { inter_buf_2_q0 mem_dout 0 8 } } }
	inter_buf_3 { ap_memory {  { inter_buf_3_address0 mem_address 1 13 }  { inter_buf_3_ce0 mem_ce 1 1 }  { inter_buf_3_q0 mem_dout 0 8 } } }
	inter_buf_4 { ap_memory {  { inter_buf_4_address0 mem_address 1 13 }  { inter_buf_4_ce0 mem_ce 1 1 }  { inter_buf_4_q0 mem_dout 0 8 } } }
	inter_buf_5 { ap_memory {  { inter_buf_5_address0 mem_address 1 13 }  { inter_buf_5_ce0 mem_ce 1 1 }  { inter_buf_5_q0 mem_dout 0 8 } } }
	inter_buf_6 { ap_memory {  { inter_buf_6_address0 mem_address 1 13 }  { inter_buf_6_ce0 mem_ce 1 1 }  { inter_buf_6_q0 mem_dout 0 8 } } }
	inter_buf_7 { ap_memory {  { inter_buf_7_address0 mem_address 1 13 }  { inter_buf_7_ce0 mem_ce 1 1 }  { inter_buf_7_q0 mem_dout 0 8 } } }
	inter_buf_8 { ap_memory {  { inter_buf_8_address0 mem_address 1 13 }  { inter_buf_8_ce0 mem_ce 1 1 }  { inter_buf_8_q0 mem_dout 0 8 } } }
	inter_buf_9 { ap_memory {  { inter_buf_9_address0 mem_address 1 13 }  { inter_buf_9_ce0 mem_ce 1 1 }  { inter_buf_9_q0 mem_dout 0 8 } } }
	inter_buf_10 { ap_memory {  { inter_buf_10_address0 mem_address 1 13 }  { inter_buf_10_ce0 mem_ce 1 1 }  { inter_buf_10_q0 mem_dout 0 8 } } }
	inter_buf_11 { ap_memory {  { inter_buf_11_address0 mem_address 1 13 }  { inter_buf_11_ce0 mem_ce 1 1 }  { inter_buf_11_q0 mem_dout 0 8 } } }
	inter_buf_12 { ap_memory {  { inter_buf_12_address0 mem_address 1 13 }  { inter_buf_12_ce0 mem_ce 1 1 }  { inter_buf_12_q0 mem_dout 0 8 } } }
	inter_buf_13 { ap_memory {  { inter_buf_13_address0 mem_address 1 13 }  { inter_buf_13_ce0 mem_ce 1 1 }  { inter_buf_13_q0 mem_dout 0 8 } } }
	inter_buf_14 { ap_memory {  { inter_buf_14_address0 mem_address 1 13 }  { inter_buf_14_ce0 mem_ce 1 1 }  { inter_buf_14_q0 mem_dout 0 8 } } }
	inter_buf_15 { ap_memory {  { inter_buf_15_address0 mem_address 1 13 }  { inter_buf_15_ce0 mem_ce 1 1 }  { inter_buf_15_q0 mem_dout 0 8 } } }
}
