Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 29 16:27:42 2025
| Host         : LAPTOP-PE6S5DGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    84          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 84 register/latch pins with no clock driven by root clock pin: c1/div_res_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.290        0.000                      0                  611        0.118        0.000                      0                  611       19.600        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                36.290        0.000                      0                  611        0.118        0.000                      0                  611       19.600        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       36.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.290ns  (required time - arrival time)
  Source:                 cc/cnt9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt9_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.028ns (27.678%)  route 2.686ns (72.322%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.283     4.298    cc/CLK
    SLICE_X8Y107         FDCE                                         r  cc/cnt9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.259     4.557 r  cc/cnt9_reg[1]/Q
                         net (fo=24, routed)          0.922     5.479    cc/cnt9_reg[1]_0[1]
    SLICE_X10Y113        LUT4 (Prop_lut4_I3_O)        0.047     5.526 r  cc/cnt9[7]_i_9/O
                         net (fo=1, routed)           0.307     5.834    cc/cnt9[7]_i_9_n_0
    SLICE_X10Y111        LUT5 (Prop_lut5_I4_O)        0.134     5.968 f  cc/cnt9[7]_i_8/O
                         net (fo=1, routed)           0.452     6.420    cc/cnt9[7]_i_8_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I5_O)        0.043     6.463 r  cc/cnt9[7]_i_3/O
                         net (fo=8, routed)           0.558     7.020    cc/cnt91
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.043     7.063 r  cc/cnt9[4]_i_8/O
                         net (fo=1, routed)           0.000     7.063    cc/cnt9[4]_i_8_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.330 r  cc/cnt9_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.330    cc/cnt9_reg[4]_i_3_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.441 r  cc/cnt9_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.447     7.888    cc/cnt9_reg[6]_i_3_n_7
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.012 r  cc/cnt9[5]_i_1/O
                         net (fo=1, routed)           0.000     8.012    cc/p_0_in__3[5]
    SLICE_X8Y108         FDCE                                         r  cc/cnt9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.150    43.925    cc/CLK
    SLICE_X8Y108         FDCE                                         r  cc/cnt9_reg[5]/C
                         clock pessimism              0.347    44.272    
                         clock uncertainty           -0.035    44.237    
    SLICE_X8Y108         FDCE (Setup_fdce_C_D)        0.066    44.303    cc/cnt9_reg[5]
  -------------------------------------------------------------------
                         required time                         44.303    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 36.290    

Slack (MET) :             36.306ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line70/timer_east_west_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.713ns (20.868%)  route 2.704ns (79.132%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 43.927 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.279     4.294    cc/CLK
    SLICE_X16Y112        FDCE                                         r  cc/cnt5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     4.553 r  cc/cnt5_reg[1]/Q
                         net (fo=24, routed)          0.926     5.479    cc/cnt5_reg[1]_0[1]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.522 r  cc/prev_max_vehicles[4]_i_14/O
                         net (fo=1, routed)           0.101     5.623    cc/prev_max_vehicles[4]_i_14_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     5.666 r  cc/prev_max_vehicles[4]_i_9/O
                         net (fo=5, routed)           0.423     6.089    cc/nolabel_line70/max_vehicles31_in
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  cc/prev_max_vehicles[1]_i_3/O
                         net (fo=1, routed)           0.000     6.132    cc/prev_max_vehicles[1]_i_3_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I1_O)      0.117     6.249 r  cc/prev_max_vehicles_reg[1]_i_1/O
                         net (fo=4, routed)           0.370     6.618    nolabel_line70/D[1]
    SLICE_X14Y103        LUT6 (Prop_lut6_I4_O)        0.122     6.740 r  nolabel_line70/timer_north_south[4]_i_11/O
                         net (fo=1, routed)           0.191     6.931    nolabel_line70/timer_north_south[4]_i_11_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043     6.974 r  nolabel_line70/timer_north_south[4]_i_4/O
                         net (fo=2, routed)           0.327     7.301    nolabel_line70/timer_north_south[4]_i_4_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  nolabel_line70/timer_east_west[4]_i_1/O
                         net (fo=5, routed)           0.367     7.711    nolabel_line70/timer_east_west[4]_i_1_n_0
    SLICE_X15Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.152    43.927    nolabel_line70/CLK
    SLICE_X15Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[0]/C
                         clock pessimism              0.326    44.253    
                         clock uncertainty           -0.035    44.218    
    SLICE_X15Y101        FDPE (Setup_fdpe_C_CE)      -0.201    44.017    nolabel_line70/timer_east_west_reg[0]
  -------------------------------------------------------------------
                         required time                         44.017    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 36.306    

Slack (MET) :             36.316ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line70/timer_north_south_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.794ns (21.811%)  route 2.846ns (78.189%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 43.927 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.279     4.294    cc/CLK
    SLICE_X16Y112        FDCE                                         r  cc/cnt5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     4.553 r  cc/cnt5_reg[1]/Q
                         net (fo=24, routed)          0.843     5.396    cc/cnt5_reg[1]_0[1]
    SLICE_X13Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.439 r  cc/prev_max_vehicles[4]_i_5/O
                         net (fo=1, routed)           0.178     5.618    cc/prev_max_vehicles[4]_i_5_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     5.661 r  cc/prev_max_vehicles[4]_i_2/O
                         net (fo=5, routed)           0.438     6.098    cc/nolabel_line70/max_vehicles1
    SLICE_X13Y104        MUXF7 (Prop_muxf7_S_O)       0.147     6.245 r  cc/prev_max_vehicles_reg[2]_i_1/O
                         net (fo=4, routed)           0.571     6.816    cc/max_vehicles[2]
    SLICE_X14Y104        LUT5 (Prop_lut5_I3_O)        0.127     6.943 r  cc/timer_north_south[3]_i_4/O
                         net (fo=6, routed)           0.462     7.405    nolabel_line70/timer_north_south_reg[1]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.132     7.537 r  nolabel_line70/timer_north_south[1]_i_2/O
                         net (fo=1, routed)           0.355     7.892    nolabel_line70/timer_north_south[1]_i_2_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     7.935 r  nolabel_line70/timer_north_south[1]_i_1/O
                         net (fo=1, routed)           0.000     7.935    nolabel_line70/p_0_in[1]
    SLICE_X15Y103        FDPE                                         r  nolabel_line70/timer_north_south_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.152    43.927    nolabel_line70/CLK
    SLICE_X15Y103        FDPE                                         r  nolabel_line70/timer_north_south_reg[1]/C
                         clock pessimism              0.326    44.253    
                         clock uncertainty           -0.035    44.218    
    SLICE_X15Y103        FDPE (Setup_fdpe_C_D)        0.033    44.251    nolabel_line70/timer_north_south_reg[1]
  -------------------------------------------------------------------
                         required time                         44.251    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 36.316    

Slack (MET) :             36.338ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line70/timer_east_west_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.713ns (20.799%)  route 2.715ns (79.201%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 43.926 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.279     4.294    cc/CLK
    SLICE_X16Y112        FDCE                                         r  cc/cnt5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     4.553 r  cc/cnt5_reg[1]/Q
                         net (fo=24, routed)          0.926     5.479    cc/cnt5_reg[1]_0[1]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.522 r  cc/prev_max_vehicles[4]_i_14/O
                         net (fo=1, routed)           0.101     5.623    cc/prev_max_vehicles[4]_i_14_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     5.666 r  cc/prev_max_vehicles[4]_i_9/O
                         net (fo=5, routed)           0.423     6.089    cc/nolabel_line70/max_vehicles31_in
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  cc/prev_max_vehicles[1]_i_3/O
                         net (fo=1, routed)           0.000     6.132    cc/prev_max_vehicles[1]_i_3_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I1_O)      0.117     6.249 r  cc/prev_max_vehicles_reg[1]_i_1/O
                         net (fo=4, routed)           0.370     6.618    nolabel_line70/D[1]
    SLICE_X14Y103        LUT6 (Prop_lut6_I4_O)        0.122     6.740 r  nolabel_line70/timer_north_south[4]_i_11/O
                         net (fo=1, routed)           0.191     6.931    nolabel_line70/timer_north_south[4]_i_11_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043     6.974 r  nolabel_line70/timer_north_south[4]_i_4/O
                         net (fo=2, routed)           0.327     7.301    nolabel_line70/timer_north_south[4]_i_4_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  nolabel_line70/timer_east_west[4]_i_1/O
                         net (fo=5, routed)           0.378     7.722    nolabel_line70/timer_east_west[4]_i_1_n_0
    SLICE_X18Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.151    43.926    nolabel_line70/CLK
    SLICE_X18Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[1]/C
                         clock pessimism              0.347    44.273    
                         clock uncertainty           -0.035    44.238    
    SLICE_X18Y101        FDPE (Setup_fdpe_C_CE)      -0.178    44.060    nolabel_line70/timer_east_west_reg[1]
  -------------------------------------------------------------------
                         required time                         44.060    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 36.338    

Slack (MET) :             36.338ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line70/timer_east_west_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.713ns (20.799%)  route 2.715ns (79.201%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 43.926 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.279     4.294    cc/CLK
    SLICE_X16Y112        FDCE                                         r  cc/cnt5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     4.553 r  cc/cnt5_reg[1]/Q
                         net (fo=24, routed)          0.926     5.479    cc/cnt5_reg[1]_0[1]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.522 r  cc/prev_max_vehicles[4]_i_14/O
                         net (fo=1, routed)           0.101     5.623    cc/prev_max_vehicles[4]_i_14_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     5.666 r  cc/prev_max_vehicles[4]_i_9/O
                         net (fo=5, routed)           0.423     6.089    cc/nolabel_line70/max_vehicles31_in
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  cc/prev_max_vehicles[1]_i_3/O
                         net (fo=1, routed)           0.000     6.132    cc/prev_max_vehicles[1]_i_3_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I1_O)      0.117     6.249 r  cc/prev_max_vehicles_reg[1]_i_1/O
                         net (fo=4, routed)           0.370     6.618    nolabel_line70/D[1]
    SLICE_X14Y103        LUT6 (Prop_lut6_I4_O)        0.122     6.740 r  nolabel_line70/timer_north_south[4]_i_11/O
                         net (fo=1, routed)           0.191     6.931    nolabel_line70/timer_north_south[4]_i_11_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043     6.974 r  nolabel_line70/timer_north_south[4]_i_4/O
                         net (fo=2, routed)           0.327     7.301    nolabel_line70/timer_north_south[4]_i_4_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  nolabel_line70/timer_east_west[4]_i_1/O
                         net (fo=5, routed)           0.378     7.722    nolabel_line70/timer_east_west[4]_i_1_n_0
    SLICE_X18Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.151    43.926    nolabel_line70/CLK
    SLICE_X18Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[2]/C
                         clock pessimism              0.347    44.273    
                         clock uncertainty           -0.035    44.238    
    SLICE_X18Y101        FDPE (Setup_fdpe_C_CE)      -0.178    44.060    nolabel_line70/timer_east_west_reg[2]
  -------------------------------------------------------------------
                         required time                         44.060    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 36.338    

Slack (MET) :             36.338ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line70/timer_east_west_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.713ns (20.799%)  route 2.715ns (79.201%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 43.926 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.279     4.294    cc/CLK
    SLICE_X16Y112        FDCE                                         r  cc/cnt5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     4.553 r  cc/cnt5_reg[1]/Q
                         net (fo=24, routed)          0.926     5.479    cc/cnt5_reg[1]_0[1]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.522 r  cc/prev_max_vehicles[4]_i_14/O
                         net (fo=1, routed)           0.101     5.623    cc/prev_max_vehicles[4]_i_14_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     5.666 r  cc/prev_max_vehicles[4]_i_9/O
                         net (fo=5, routed)           0.423     6.089    cc/nolabel_line70/max_vehicles31_in
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  cc/prev_max_vehicles[1]_i_3/O
                         net (fo=1, routed)           0.000     6.132    cc/prev_max_vehicles[1]_i_3_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I1_O)      0.117     6.249 r  cc/prev_max_vehicles_reg[1]_i_1/O
                         net (fo=4, routed)           0.370     6.618    nolabel_line70/D[1]
    SLICE_X14Y103        LUT6 (Prop_lut6_I4_O)        0.122     6.740 r  nolabel_line70/timer_north_south[4]_i_11/O
                         net (fo=1, routed)           0.191     6.931    nolabel_line70/timer_north_south[4]_i_11_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043     6.974 r  nolabel_line70/timer_north_south[4]_i_4/O
                         net (fo=2, routed)           0.327     7.301    nolabel_line70/timer_north_south[4]_i_4_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I1_O)        0.043     7.344 r  nolabel_line70/timer_east_west[4]_i_1/O
                         net (fo=5, routed)           0.378     7.722    nolabel_line70/timer_east_west[4]_i_1_n_0
    SLICE_X18Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.151    43.926    nolabel_line70/CLK
    SLICE_X18Y101        FDPE                                         r  nolabel_line70/timer_east_west_reg[3]/C
                         clock pessimism              0.347    44.273    
                         clock uncertainty           -0.035    44.238    
    SLICE_X18Y101        FDPE (Setup_fdpe_C_CE)      -0.178    44.060    nolabel_line70/timer_east_west_reg[3]
  -------------------------------------------------------------------
                         required time                         44.060    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 36.338    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 cc/clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt17_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.302ns (9.551%)  route 2.860ns (90.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.457     4.472    cc/CLK
    SLICE_X10Y99         FDRE                                         r  cc/clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.259     4.731 r  cc/clk_1_reg/Q
                         net (fo=110, routed)         2.391     7.122    cc/clk_1
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.043     7.165 r  cc/cnt17[7]_i_1/O
                         net (fo=8, routed)           0.469     7.634    cc/cnt17[7]_i_1_n_0
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.201    43.976    cc/CLK
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[5]/C
                         clock pessimism              0.253    44.229    
                         clock uncertainty           -0.035    44.194    
    SLICE_X4Y137         FDCE (Setup_fdce_C_CE)      -0.201    43.993    cc/cnt17_reg[5]
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 cc/clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt17_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.302ns (9.551%)  route 2.860ns (90.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.457     4.472    cc/CLK
    SLICE_X10Y99         FDRE                                         r  cc/clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.259     4.731 r  cc/clk_1_reg/Q
                         net (fo=110, routed)         2.391     7.122    cc/clk_1
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.043     7.165 r  cc/cnt17[7]_i_1/O
                         net (fo=8, routed)           0.469     7.634    cc/cnt17[7]_i_1_n_0
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.201    43.976    cc/CLK
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[6]/C
                         clock pessimism              0.253    44.229    
                         clock uncertainty           -0.035    44.194    
    SLICE_X4Y137         FDCE (Setup_fdce_C_CE)      -0.201    43.993    cc/cnt17_reg[6]
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 cc/clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt17_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.302ns (9.551%)  route 2.860ns (90.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.457     4.472    cc/CLK
    SLICE_X10Y99         FDRE                                         r  cc/clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.259     4.731 r  cc/clk_1_reg/Q
                         net (fo=110, routed)         2.391     7.122    cc/clk_1
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.043     7.165 r  cc/cnt17[7]_i_1/O
                         net (fo=8, routed)           0.469     7.634    cc/cnt17[7]_i_1_n_0
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.201    43.976    cc/CLK
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[7]/C
                         clock pessimism              0.253    44.229    
                         clock uncertainty           -0.035    44.194    
    SLICE_X4Y137         FDCE (Setup_fdce_C_CE)      -0.201    43.993    cc/cnt17_reg[7]
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line70/timer_north_south_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.803ns (22.076%)  route 2.835ns (77.925%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 43.927 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.279     4.294    cc/CLK
    SLICE_X16Y112        FDCE                                         r  cc/cnt5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDCE (Prop_fdce_C_Q)         0.259     4.553 r  cc/cnt5_reg[1]/Q
                         net (fo=24, routed)          0.843     5.396    cc/cnt5_reg[1]_0[1]
    SLICE_X13Y105        LUT6 (Prop_lut6_I3_O)        0.043     5.439 r  cc/prev_max_vehicles[4]_i_5/O
                         net (fo=1, routed)           0.178     5.618    cc/prev_max_vehicles[4]_i_5_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     5.661 r  cc/prev_max_vehicles[4]_i_2/O
                         net (fo=5, routed)           0.438     6.098    cc/nolabel_line70/max_vehicles1
    SLICE_X13Y104        MUXF7 (Prop_muxf7_S_O)       0.147     6.245 r  cc/prev_max_vehicles_reg[2]_i_1/O
                         net (fo=4, routed)           0.571     6.816    cc/max_vehicles[2]
    SLICE_X14Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.940 f  cc/timer_east_west[0]_i_2/O
                         net (fo=5, routed)           0.442     7.382    nolabel_line70/timer_east_west[0]
    SLICE_X14Y101        LUT6 (Prop_lut6_I0_O)        0.043     7.425 r  nolabel_line70/timer_north_south[4]_i_17/O
                         net (fo=1, routed)           0.363     7.788    nolabel_line70/timer_north_south[4]_i_17_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I4_O)        0.043     7.831 r  nolabel_line70/timer_north_south[4]_i_9/O
                         net (fo=1, routed)           0.000     7.831    nolabel_line70/timer_north_south[4]_i_9_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I0_O)      0.101     7.932 r  nolabel_line70/timer_north_south_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     7.932    nolabel_line70/p_0_in[4]
    SLICE_X14Y101        FDCE                                         r  nolabel_line70/timer_north_south_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.152    43.927    nolabel_line70/CLK
    SLICE_X14Y101        FDCE                                         r  nolabel_line70/timer_north_south_reg[4]/C
                         clock pessimism              0.326    44.253    
                         clock uncertainty           -0.035    44.218    
    SLICE_X14Y101        FDCE (Setup_fdce_C_D)        0.076    44.294    nolabel_line70/timer_north_south_reg[4]
  -------------------------------------------------------------------
                         required time                         44.294    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 36.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cc/lfsr_8_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/lfsr_8_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X11Y106        FDPE                                         r  cc/lfsr_8_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDPE (Prop_fdpe_C_Q)         0.100     1.927 r  cc/lfsr_8_reg[10]/Q
                         net (fo=2, routed)           0.088     2.015    cc/lfsr_8_reg_n_0_[10]
    SLICE_X10Y106        LUT4 (Prop_lut4_I3_O)        0.028     2.043 r  cc/p_0_out/O
                         net (fo=1, routed)           0.000     2.043    cc/p_0_out__0[0]
    SLICE_X10Y106        FDPE                                         r  cc/lfsr_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X10Y106        FDPE                                         r  cc/lfsr_8_reg[0]/C
                         clock pessimism             -0.428     1.838    
    SLICE_X10Y106        FDPE (Hold_fdpe_C_D)         0.087     1.925    cc/lfsr_8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X10Y103        FDCE                                         r  cc/switch_prev_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.107     1.934 f  cc/switch_prev_reg[1]/Q
                         net (fo=1, routed)           0.054     1.988    cc/switch_prev[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I1_O)        0.064     2.052 r  cc/switch[1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    cc/switch[1]_i_1_n_0
    SLICE_X10Y103        FDCE                                         r  cc/switch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X10Y103        FDCE                                         r  cc/switch_reg[1]/C
                         clock pessimism             -0.439     1.827    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.087     1.914    cc/switch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X11Y105        FDCE                                         r  cc/switch_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDCE (Prop_fdce_C_Q)         0.091     1.918 f  cc/switch_prev_reg[2]/Q
                         net (fo=1, routed)           0.052     1.969    cc/switch_prev[2]
    SLICE_X11Y105        LUT2 (Prop_lut2_I1_O)        0.066     2.035 r  cc/switch[2]_i_1/O
                         net (fo=1, routed)           0.000     2.035    cc/switch[2]_i_1_n_0
    SLICE_X11Y105        FDCE                                         r  cc/switch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X11Y105        FDCE                                         r  cc/switch_reg[2]/C
                         clock pessimism             -0.439     1.827    
    SLICE_X11Y105        FDCE (Hold_fdce_C_D)         0.060     1.887    cc/switch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X17Y106        FDCE                                         r  cc/switch_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y106        FDCE (Prop_fdce_C_Q)         0.091     1.918 f  cc/switch_prev_reg[0]/Q
                         net (fo=1, routed)           0.052     1.969    cc/switch_prev[0]
    SLICE_X17Y106        LUT2 (Prop_lut2_I1_O)        0.066     2.035 r  cc/switch[0]_i_1/O
                         net (fo=1, routed)           0.000     2.035    cc/switch[0]_i_1_n_0
    SLICE_X17Y106        FDCE                                         r  cc/switch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.780     2.265    cc/CLK
    SLICE_X17Y106        FDCE                                         r  cc/switch_reg[0]/C
                         clock pessimism             -0.438     1.827    
    SLICE_X17Y106        FDCE (Hold_fdce_C_D)         0.060     1.887    cc/switch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cc/lfsr_8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/randcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.935%)  route 0.145ns (53.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X9Y106         FDCE                                         r  cc/lfsr_8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDCE (Prop_fdce_C_Q)         0.100     1.927 r  cc/lfsr_8_reg[4]/Q
                         net (fo=3, routed)           0.145     2.071    cc/p_0_in[2]
    SLICE_X10Y105        LUT6 (Prop_lut6_I2_O)        0.028     2.099 r  cc/randcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.099    cc/randcnt[1]_i_1_n_0
    SLICE_X10Y105        FDRE                                         r  cc/randcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X10Y105        FDRE                                         r  cc/randcnt_reg[1]/C
                         clock pessimism             -0.407     1.859    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.087     1.946    cc/randcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cc/lfsr_8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/randcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.593%)  route 0.147ns (53.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X9Y106         FDCE                                         r  cc/lfsr_8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDCE (Prop_fdce_C_Q)         0.100     1.927 r  cc/lfsr_8_reg[4]/Q
                         net (fo=3, routed)           0.147     2.073    cc/p_0_in[2]
    SLICE_X10Y105        LUT6 (Prop_lut6_I2_O)        0.028     2.101 r  cc/randcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.101    cc/randcnt[0]_i_1_n_0
    SLICE_X10Y105        FDRE                                         r  cc/randcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X10Y105        FDRE                                         r  cc/randcnt_reg[0]/C
                         clock pessimism             -0.407     1.859    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.087     1.946    cc/randcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cc/cnt15_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt15_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.531%)  route 0.103ns (44.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.606     1.852    cc/CLK
    SLICE_X1Y131         FDCE                                         r  cc/cnt15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDCE (Prop_fdce_C_Q)         0.100     1.952 r  cc/cnt15_reg[1]/Q
                         net (fo=21, routed)          0.103     2.054    cc/cnt15_reg[1]_0[1]
    SLICE_X0Y131         LUT6 (Prop_lut6_I3_O)        0.028     2.082 r  cc/cnt15[3]_i_1/O
                         net (fo=1, routed)           0.000     2.082    cc/p_0_in__7[3]
    SLICE_X0Y131         FDCE                                         r  cc/cnt15_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.804     2.289    cc/CLK
    SLICE_X0Y131         FDCE                                         r  cc/cnt15_reg[3]/C
                         clock pessimism             -0.426     1.863    
    SLICE_X0Y131         FDCE (Hold_fdce_C_D)         0.060     1.923    cc/cnt15_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cc/cnt20_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt20_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.171ns (68.304%)  route 0.079ns (31.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.568     1.814    cc/CLK
    SLICE_X14Y125        FDCE                                         r  cc/cnt20_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDCE (Prop_fdce_C_Q)         0.107     1.921 r  cc/cnt20_reg[2]/Q
                         net (fo=12, routed)          0.079     2.000    cc/cnt20[2]
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.064     2.064 r  cc/cnt20[3]_i_1/O
                         net (fo=1, routed)           0.000     2.064    cc/p_0_in__8[3]
    SLICE_X14Y125        FDCE                                         r  cc/cnt20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.765     2.250    cc/CLK
    SLICE_X14Y125        FDCE                                         r  cc/cnt20_reg[3]/C
                         clock pessimism             -0.436     1.814    
    SLICE_X14Y125        FDCE (Hold_fdce_C_D)         0.087     1.901    cc/cnt20_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cc/cnt2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.171ns (67.836%)  route 0.081ns (32.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.577     1.823    cc/CLK
    SLICE_X22Y112        FDCE                                         r  cc/cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDCE (Prop_fdce_C_Q)         0.107     1.930 r  cc/cnt2_reg[2]/Q
                         net (fo=12, routed)          0.081     2.011    cc/cnt2[2]
    SLICE_X22Y112        LUT6 (Prop_lut6_I2_O)        0.064     2.075 r  cc/cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.075    cc/p_0_in__1[3]
    SLICE_X22Y112        FDCE                                         r  cc/cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.775     2.260    cc/CLK
    SLICE_X22Y112        FDCE                                         r  cc/cnt2_reg[3]/C
                         clock pessimism             -0.437     1.823    
    SLICE_X22Y112        FDCE (Hold_fdce_C_D)         0.087     1.910    cc/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cc/clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (40.038%)  route 0.219ns (59.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.635     1.881    cc/CLK
    SLICE_X10Y99         FDRE                                         r  cc/clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.118     1.999 f  cc/clk_1_reg/Q
                         net (fo=110, routed)         0.219     2.217    cc/clk_1
    SLICE_X9Y104         LUT5 (Prop_lut5_I4_O)        0.028     2.245 r  cc/cnt4[7]_i_2/O
                         net (fo=1, routed)           0.000     2.245    cc/p_0_in__4[7]
    SLICE_X9Y104         FDCE                                         r  cc/cnt4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X9Y104         FDCE                                         r  cc/cnt4_reg[7]/C
                         clock pessimism             -0.247     2.019    
    SLICE_X9Y104         FDCE (Hold_fdce_C_D)         0.060     2.079    cc/cnt4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         40.000      38.592     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X1Y111   cc/cnt10_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X1Y131   cc/cnt15_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X7Y122   cc/cnt18_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X14Y125  cc/cnt20_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X22Y112  cc/cnt2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X16Y129  cc/cnt3_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X9Y97    cc/cnt_2_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X9Y96    cc/cnt_2_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X9Y98    cc/cnt_2_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X1Y111   cc/cnt10_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X1Y111   cc/cnt10_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X1Y131   cc/cnt15_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X1Y131   cc/cnt15_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X7Y122   cc/cnt18_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X7Y122   cc/cnt18_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X14Y125  cc/cnt20_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X14Y125  cc/cnt20_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X22Y112  cc/cnt2_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X22Y112  cc/cnt2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X55Y137  c1/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X55Y137  c1/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X55Y137  c1/div_res_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X55Y137  c1/div_res_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X10Y99   cc/clk_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X10Y99   cc/clk_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X10Y99   cc/clk_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X10Y99   cc/clk_2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X1Y109   cc/cnt10_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X1Y109   cc/cnt10_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 0.691ns (9.530%)  route 6.560ns (90.470%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  vga_inst/col_reg[2]/Q
                         net (fo=126, routed)         2.373     2.577    vga_inst/vga_col[2]
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.134     2.711 r  vga_inst/R[3]_i_213/O
                         net (fo=6, routed)           1.178     3.889    vga_inst/col_reg[2]_0
    SLICE_X17Y114        LUT6 (Prop_lut6_I5_O)        0.138     4.027 r  vga_inst/R[3]_i_425/O
                         net (fo=2, routed)           0.328     4.355    vga_inst/R[3]_i_425_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I1_O)        0.043     4.398 r  vga_inst/G[3]_i_61/O
                         net (fo=1, routed)           0.350     4.748    vga_inst/G[3]_i_61_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I2_O)        0.043     4.791 f  vga_inst/G[3]_i_28/O
                         net (fo=1, routed)           0.636     5.427    vga_inst/G[3]_i_28_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.043     5.470 r  vga_inst/G[3]_i_12/O
                         net (fo=1, routed)           0.463     5.933    vga_inst/G[3]_i_12_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.043     5.976 r  vga_inst/G[3]_i_3/O
                         net (fo=1, routed)           0.540     6.516    vga_inst/G[3]_i_3_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I1_O)        0.043     6.559 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.692     7.251    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 0.691ns (9.681%)  route 6.446ns (90.319%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  vga_inst/col_reg[2]/Q
                         net (fo=126, routed)         2.373     2.577    vga_inst/vga_col[2]
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.134     2.711 r  vga_inst/R[3]_i_213/O
                         net (fo=6, routed)           1.178     3.889    vga_inst/col_reg[2]_0
    SLICE_X17Y114        LUT6 (Prop_lut6_I5_O)        0.138     4.027 r  vga_inst/R[3]_i_425/O
                         net (fo=2, routed)           0.328     4.355    vga_inst/R[3]_i_425_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I1_O)        0.043     4.398 r  vga_inst/G[3]_i_61/O
                         net (fo=1, routed)           0.350     4.748    vga_inst/G[3]_i_61_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I2_O)        0.043     4.791 f  vga_inst/G[3]_i_28/O
                         net (fo=1, routed)           0.636     5.427    vga_inst/G[3]_i_28_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.043     5.470 r  vga_inst/G[3]_i_12/O
                         net (fo=1, routed)           0.463     5.933    vga_inst/G[3]_i_12_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.043     5.976 r  vga_inst/G[3]_i_3/O
                         net (fo=1, routed)           0.540     6.516    vga_inst/G[3]_i_3_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I1_O)        0.043     6.559 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.579     7.137    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 0.691ns (9.691%)  route 6.439ns (90.309%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  vga_inst/col_reg[2]/Q
                         net (fo=126, routed)         2.373     2.577    vga_inst/vga_col[2]
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.134     2.711 r  vga_inst/R[3]_i_213/O
                         net (fo=6, routed)           1.178     3.889    vga_inst/col_reg[2]_0
    SLICE_X17Y114        LUT6 (Prop_lut6_I5_O)        0.138     4.027 r  vga_inst/R[3]_i_425/O
                         net (fo=2, routed)           0.328     4.355    vga_inst/R[3]_i_425_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I1_O)        0.043     4.398 r  vga_inst/G[3]_i_61/O
                         net (fo=1, routed)           0.350     4.748    vga_inst/G[3]_i_61_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I2_O)        0.043     4.791 f  vga_inst/G[3]_i_28/O
                         net (fo=1, routed)           0.636     5.427    vga_inst/G[3]_i_28_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.043     5.470 r  vga_inst/G[3]_i_12/O
                         net (fo=1, routed)           0.463     5.933    vga_inst/G[3]_i_12_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.043     5.976 r  vga_inst/G[3]_i_3/O
                         net (fo=1, routed)           0.540     6.516    vga_inst/G[3]_i_3_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I1_O)        0.043     6.559 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.572     7.130    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 0.730ns (10.390%)  route 6.296ns (89.610%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE                         0.000     0.000 r  vga_inst/row_reg[2]_rep__5/C
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/row_reg[2]_rep__5/Q
                         net (fo=122, routed)         1.813     2.017    vga_inst/row_reg[2]_rep__5_0
    SLICE_X18Y114        LUT3 (Prop_lut3_I2_O)        0.134     2.151 r  vga_inst/G[3]_i_119/O
                         net (fo=91, routed)          1.424     3.575    d7/rom_ones/R[3]_i_282_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I4_O)        0.134     3.709 r  d7/rom_ones/R[3]_i_1259/O
                         net (fo=1, routed)           0.358     4.067    d7/rom_ones/R[3]_i_1259_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.043     4.110 r  d7/rom_ones/R[3]_i_644/O
                         net (fo=1, routed)           0.325     4.435    cc/ones_pixels_41[3]
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  cc/R[3]_i_285/O
                         net (fo=1, routed)           0.458     4.936    vga_inst/R[3]_i_18_2
    SLICE_X12Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.979 r  vga_inst/R[3]_i_96/O
                         net (fo=1, routed)           0.499     5.478    vga_inst/R[3]_i_96_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.043     5.521 f  vga_inst/R[3]_i_18/O
                         net (fo=2, routed)           0.482     6.002    vga_inst/R[3]_i_18_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I0_O)        0.043     6.045 r  vga_inst/R[3]_i_4/O
                         net (fo=1, routed)           0.355     6.400    vga_inst/R[3]_i_4_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.043     6.443 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.583     7.026    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 0.691ns (9.845%)  route 6.328ns (90.155%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  vga_inst/col_reg[2]/Q
                         net (fo=126, routed)         2.373     2.577    vga_inst/vga_col[2]
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.134     2.711 r  vga_inst/R[3]_i_213/O
                         net (fo=6, routed)           1.178     3.889    vga_inst/col_reg[2]_0
    SLICE_X17Y114        LUT6 (Prop_lut6_I5_O)        0.138     4.027 r  vga_inst/R[3]_i_425/O
                         net (fo=2, routed)           0.328     4.355    vga_inst/R[3]_i_425_n_0
    SLICE_X15Y114        LUT6 (Prop_lut6_I1_O)        0.043     4.398 r  vga_inst/G[3]_i_61/O
                         net (fo=1, routed)           0.350     4.748    vga_inst/G[3]_i_61_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I2_O)        0.043     4.791 f  vga_inst/G[3]_i_28/O
                         net (fo=1, routed)           0.636     5.427    vga_inst/G[3]_i_28_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.043     5.470 r  vga_inst/G[3]_i_12/O
                         net (fo=1, routed)           0.463     5.933    vga_inst/G[3]_i_12_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.043     5.976 r  vga_inst/G[3]_i_3/O
                         net (fo=1, routed)           0.540     6.516    vga_inst/G[3]_i_3_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I1_O)        0.043     6.559 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.460     7.019    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/R_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 0.730ns (10.556%)  route 6.186ns (89.444%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE                         0.000     0.000 r  vga_inst/row_reg[2]_rep__5/C
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/row_reg[2]_rep__5/Q
                         net (fo=122, routed)         1.813     2.017    vga_inst/row_reg[2]_rep__5_0
    SLICE_X18Y114        LUT3 (Prop_lut3_I2_O)        0.134     2.151 r  vga_inst/G[3]_i_119/O
                         net (fo=91, routed)          1.424     3.575    d7/rom_ones/R[3]_i_282_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I4_O)        0.134     3.709 r  d7/rom_ones/R[3]_i_1259/O
                         net (fo=1, routed)           0.358     4.067    d7/rom_ones/R[3]_i_1259_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.043     4.110 r  d7/rom_ones/R[3]_i_644/O
                         net (fo=1, routed)           0.325     4.435    cc/ones_pixels_41[3]
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  cc/R[3]_i_285/O
                         net (fo=1, routed)           0.458     4.936    vga_inst/R[3]_i_18_2
    SLICE_X12Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.979 r  vga_inst/R[3]_i_96/O
                         net (fo=1, routed)           0.499     5.478    vga_inst/R[3]_i_96_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.043     5.521 f  vga_inst/R[3]_i_18/O
                         net (fo=2, routed)           0.482     6.002    vga_inst/R[3]_i_18_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I0_O)        0.043     6.045 r  vga_inst/R[3]_i_4/O
                         net (fo=1, routed)           0.355     6.400    vga_inst/R[3]_i_4_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.043     6.443 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.472     6.916    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 0.788ns (11.557%)  route 6.029ns (88.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=376, routed)         5.607     6.352    vga_inst/rst_IBUF
    SLICE_X1Y117         LUT2 (Prop_lut2_I1_O)        0.043     6.395 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.422     6.817    vga_inst/h_count[9]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  vga_inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 0.788ns (11.557%)  route 6.029ns (88.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=376, routed)         5.607     6.352    vga_inst/rst_IBUF
    SLICE_X1Y117         LUT2 (Prop_lut2_I1_O)        0.043     6.395 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.422     6.817    vga_inst/h_count[9]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  vga_inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 0.788ns (11.557%)  route 6.029ns (88.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=376, routed)         5.607     6.352    vga_inst/rst_IBUF
    SLICE_X1Y117         LUT2 (Prop_lut2_I1_O)        0.043     6.395 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.422     6.817    vga_inst/h_count[9]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  vga_inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 0.788ns (11.557%)  route 6.029ns (88.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=376, routed)         5.607     6.352    vga_inst/rst_IBUF
    SLICE_X1Y117         LUT2 (Prop_lut2_I1_O)        0.043     6.395 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.422     6.817    vga_inst/h_count[9]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  vga_inst/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/HS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.128ns (56.427%)  route 0.099ns (43.573%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE                         0.000     0.000 r  vga_inst/h_count_reg[7]/C
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[7]/Q
                         net (fo=9, routed)           0.099     0.199    vga_inst/h_count_reg[7]
    SLICE_X0Y118         LUT5 (Prop_lut5_I0_O)        0.028     0.227 r  vga_inst/HS_i_1/O
                         net (fo=1, routed)           0.000     0.227    vga_inst/h_sync
    SLICE_X0Y118         FDRE                                         r  vga_inst/HS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/row_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.762%)  route 0.106ns (45.238%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[5]/C
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vga_inst/v_count_reg[5]/Q
                         net (fo=12, routed)          0.106     0.206    vga_inst/v_count_reg_n_0_[5]
    SLICE_X2Y119         LUT6 (Prop_lut6_I4_O)        0.028     0.234 r  vga_inst/row[6]_i_1/O
                         net (fo=1, routed)           0.000     0.234    vga_inst/row_addr_0[6]
    SLICE_X2Y119         FDRE                                         r  vga_inst/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.155ns (63.009%)  route 0.091ns (36.991%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga_inst/v_count_reg[7]/Q
                         net (fo=8, routed)           0.091     0.182    vga_inst/v_count_reg_n_0_[7]
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.064     0.246 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.246    vga_inst/v_count[8]_i_1_n_0
    SLICE_X3Y120         FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.157ns (63.429%)  route 0.091ns (36.571%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[1]/C
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga_inst/v_count_reg[1]/Q
                         net (fo=31, routed)          0.091     0.182    vga_inst/v_count_reg_n_0_[1]
    SLICE_X3Y119         LUT6 (Prop_lut6_I3_O)        0.066     0.248 r  vga_inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.248    vga_inst/v_count[5]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.157ns (63.173%)  route 0.092ns (36.827%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[1]/C
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga_inst/v_count_reg[1]/Q
                         net (fo=31, routed)          0.092     0.183    vga_inst/v_count_reg_n_0_[1]
    SLICE_X3Y119         LUT6 (Prop_lut6_I4_O)        0.066     0.249 r  vga_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.249    vga_inst/v_count[3]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  vga_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.145%)  route 0.132ns (50.855%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  vga_inst/h_count_reg[3]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[3]/Q
                         net (fo=7, routed)           0.132     0.232    vga_inst/h_count_reg[3]
    SLICE_X1Y118         LUT6 (Prop_lut6_I4_O)        0.028     0.260 r  vga_inst/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    vga_inst/p_0_in[5]
    SLICE_X1Y118         FDRE                                         r  vga_inst/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/col_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.076%)  route 0.138ns (51.924%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  vga_inst/h_count_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.138     0.238    vga_inst/h_count_reg[0]
    SLICE_X0Y118         LUT6 (Prop_lut6_I4_O)        0.028     0.266 r  vga_inst/col[5]_i_1/O
                         net (fo=1, routed)           0.000     0.266    vga_inst/col_addr[5]
    SLICE_X0Y118         FDRE                                         r  vga_inst/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.137%)  route 0.144ns (52.863%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE                         0.000     0.000 r  vga_inst/h_count_reg[6]/C
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[6]/Q
                         net (fo=11, routed)          0.144     0.244    vga_inst/h_count_reg[6]
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.028     0.272 r  vga_inst/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.272    vga_inst/p_0_in[6]
    SLICE_X1Y117         FDRE                                         r  vga_inst/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/col_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.164%)  route 0.149ns (53.836%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE                         0.000     0.000 r  vga_inst/h_count_reg[6]/C
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[6]/Q
                         net (fo=11, routed)          0.149     0.249    vga_inst/h_count_reg[6]
    SLICE_X2Y118         LUT4 (Prop_lut4_I0_O)        0.028     0.277 r  vga_inst/col[8]_i_1/O
                         net (fo=1, routed)           0.000     0.277    vga_inst/col_addr[8]
    SLICE_X2Y118         FDRE                                         r  vga_inst/col_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.063%)  route 0.150ns (53.937%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE                         0.000     0.000 r  vga_inst/h_count_reg[6]/C
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[6]/Q
                         net (fo=11, routed)          0.150     0.250    vga_inst/h_count_reg[6]
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.028     0.278 r  vga_inst/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vga_inst/p_0_in[7]
    SLICE_X1Y118         FDRE                                         r  vga_inst/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 0.709ns (9.754%)  route 6.560ns (90.246%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.452     9.731    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.043     9.774 r  vga_inst/G[3]_i_16/O
                         net (fo=1, routed)           0.543    10.317    vga_inst/p11[7]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.043    10.360 r  vga_inst/G[3]_i_6/O
                         net (fo=1, routed)           0.469    10.829    vga_inst/G[3]_i_6_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I4_O)        0.043    10.872 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.692    11.564    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 0.709ns (9.909%)  route 6.446ns (90.091%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.452     9.731    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.043     9.774 r  vga_inst/G[3]_i_16/O
                         net (fo=1, routed)           0.543    10.317    vga_inst/p11[7]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.043    10.360 r  vga_inst/G[3]_i_6/O
                         net (fo=1, routed)           0.469    10.829    vga_inst/G[3]_i_6_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I4_O)        0.043    10.872 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.579    11.451    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 0.709ns (9.918%)  route 6.439ns (90.082%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.452     9.731    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.043     9.774 r  vga_inst/G[3]_i_16/O
                         net (fo=1, routed)           0.543    10.317    vga_inst/p11[7]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.043    10.360 r  vga_inst/G[3]_i_6/O
                         net (fo=1, routed)           0.469    10.829    vga_inst/G[3]_i_6_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I4_O)        0.043    10.872 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.572    11.444    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 0.709ns (9.954%)  route 6.414ns (90.046%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.461     9.740    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I0_O)        0.043     9.783 f  vga_inst/R[3]_i_15/O
                         net (fo=1, routed)           0.422    10.206    cc/R_reg[3]_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.043    10.249 r  cc/R[3]_i_3/O
                         net (fo=1, routed)           0.544    10.793    vga_inst/R_reg[3]_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.043    10.836 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.583    11.418    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 0.709ns (10.076%)  route 6.328ns (89.924%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.452     9.731    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.043     9.774 r  vga_inst/G[3]_i_16/O
                         net (fo=1, routed)           0.543    10.317    vga_inst/p11[7]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.043    10.360 r  vga_inst/G[3]_i_6/O
                         net (fo=1, routed)           0.469    10.829    vga_inst/G[3]_i_6_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I4_O)        0.043    10.872 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.460    11.332    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 0.709ns (10.110%)  route 6.304ns (89.890%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.461     9.740    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I0_O)        0.043     9.783 f  vga_inst/R[3]_i_15/O
                         net (fo=1, routed)           0.422    10.206    cc/R_reg[3]_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.043    10.249 r  cc/R[3]_i_3/O
                         net (fo=1, routed)           0.544    10.793    vga_inst/R_reg[3]_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.043    10.836 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.472    11.308    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 0.709ns (10.272%)  route 6.193ns (89.728%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.461     9.740    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I0_O)        0.043     9.783 f  vga_inst/R[3]_i_15/O
                         net (fo=1, routed)           0.422    10.206    cc/R_reg[3]_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.043    10.249 r  cc/R[3]_i_3/O
                         net (fo=1, routed)           0.544    10.793    vga_inst/R_reg[3]_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.043    10.836 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.362    11.198    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 0.709ns (10.282%)  route 6.187ns (89.718%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.280     4.295    cc/CLK
    SLICE_X19Y110        FDCE                                         r  cc/cnt11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.223     4.518 r  cc/cnt11_reg[5]/Q
                         net (fo=7, routed)           0.507     5.025    cc/cnt11[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I3_O)        0.051     5.076 r  cc/R[3]_i_73/O
                         net (fo=37, routed)          1.116     6.192    cc/tens_16[2]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.134     6.326 r  cc/R[3]_i_72/O
                         net (fo=34, routed)          1.245     7.570    cc/tens_16[0]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.043     7.613 r  cc/R[3]_i_569/O
                         net (fo=11, routed)          0.565     8.179    d11/rom_ones/ones[2]
    SLICE_X22Y111        LUT6 (Prop_lut6_I1_O)        0.043     8.222 r  d11/rom_ones/R[3]_i_558/O
                         net (fo=1, routed)           0.547     8.769    vga_inst/ones_pixels_29[6]
    SLICE_X20Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.812 r  vga_inst/R[3]_i_245/O
                         net (fo=1, routed)           0.425     9.237    vga_inst/R[3]_i_245_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.280 f  vga_inst/R[3]_i_76/O
                         net (fo=2, routed)           0.461     9.740    vga_inst/R[3]_i_76_n_0
    SLICE_X18Y113        LUT6 (Prop_lut6_I0_O)        0.043     9.783 f  vga_inst/R[3]_i_15/O
                         net (fo=1, routed)           0.422    10.206    cc/R_reg[3]_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.043    10.249 r  cc/R[3]_i_3/O
                         net (fo=1, routed)           0.544    10.793    vga_inst/R_reg[3]_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.043    10.836 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.355    11.191    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cc/cnt12_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.260ns  (logic 0.230ns (18.259%)  route 1.030ns (81.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X18Y103        FDCE                                         r  cc/cnt12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.118     1.945 r  cc/cnt12_reg[6]/Q
                         net (fo=9, routed)           0.159     2.104    cc/cnt12[6]
    SLICE_X18Y104        LUT5 (Prop_lut5_I2_O)        0.028     2.132 r  cc/R[3]_i_153/O
                         net (fo=37, routed)          0.220     2.352    cc/tens_19[2]
    SLICE_X18Y106        LUT4 (Prop_lut4_I2_O)        0.028     2.380 r  cc/R[3]_i_30/O
                         net (fo=2, routed)           0.268     2.648    cc/cnt12_reg[3]_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.028     2.676 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.180     2.855    vga_inst/R_reg[3]_1
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.028     2.883 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.203     3.086    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.262ns  (logic 0.230ns (18.219%)  route 1.032ns (81.781%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X18Y103        FDCE                                         r  cc/cnt12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.118     1.945 r  cc/cnt12_reg[6]/Q
                         net (fo=9, routed)           0.159     2.104    cc/cnt12[6]
    SLICE_X18Y104        LUT5 (Prop_lut5_I2_O)        0.028     2.132 r  cc/R[3]_i_153/O
                         net (fo=37, routed)          0.220     2.352    cc/tens_19[2]
    SLICE_X18Y106        LUT4 (Prop_lut4_I2_O)        0.028     2.380 r  cc/R[3]_i_30/O
                         net (fo=2, routed)           0.268     2.648    cc/cnt12_reg[3]_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.028     2.676 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.180     2.855    vga_inst/R_reg[3]_1
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.028     2.883 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.206     3.089    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.313ns  (logic 0.273ns (20.797%)  route 1.040ns (79.203%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.580     1.826    cc/CLK
    SLICE_X12Y108        FDCE                                         r  cc/cnt7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     1.944 r  cc/cnt7_reg[6]/Q
                         net (fo=10, routed)          0.236     2.180    cc/cnt7[6]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.028     2.208 f  cc/R[3]_i_104/O
                         net (fo=1, routed)           0.113     2.321    cc/R[3]_i_104_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.030     2.351 f  cc/R[3]_i_20/O
                         net (fo=2, routed)           0.195     2.545    vga_inst/R_reg[3]_4
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.069     2.614 r  vga_inst/G[3]_i_5/O
                         net (fo=1, routed)           0.239     2.854    vga_inst/G[3]_i_5_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.028     2.882 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.257     3.138    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.315ns  (logic 0.230ns (17.493%)  route 1.085ns (82.507%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X18Y103        FDCE                                         r  cc/cnt12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.118     1.945 r  cc/cnt12_reg[6]/Q
                         net (fo=9, routed)           0.159     2.104    cc/cnt12[6]
    SLICE_X18Y104        LUT5 (Prop_lut5_I2_O)        0.028     2.132 r  cc/R[3]_i_153/O
                         net (fo=37, routed)          0.220     2.352    cc/tens_19[2]
    SLICE_X18Y106        LUT4 (Prop_lut4_I2_O)        0.028     2.380 r  cc/R[3]_i_30/O
                         net (fo=2, routed)           0.268     2.648    cc/cnt12_reg[3]_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.028     2.676 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.180     2.855    vga_inst/R_reg[3]_1
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.028     2.883 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.258     3.142    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.273ns (19.979%)  route 1.093ns (80.021%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.580     1.826    cc/CLK
    SLICE_X12Y108        FDCE                                         r  cc/cnt7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     1.944 r  cc/cnt7_reg[6]/Q
                         net (fo=10, routed)          0.236     2.180    cc/cnt7[6]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.028     2.208 f  cc/R[3]_i_104/O
                         net (fo=1, routed)           0.113     2.321    cc/R[3]_i_104_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.030     2.351 f  cc/R[3]_i_20/O
                         net (fo=2, routed)           0.195     2.545    vga_inst/R_reg[3]_4
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.069     2.614 r  vga_inst/G[3]_i_5/O
                         net (fo=1, routed)           0.239     2.854    vga_inst/G[3]_i_5_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.028     2.882 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.311     3.192    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.367ns  (logic 0.230ns (16.823%)  route 1.137ns (83.177%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.581     1.827    cc/CLK
    SLICE_X18Y103        FDCE                                         r  cc/cnt12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.118     1.945 r  cc/cnt12_reg[6]/Q
                         net (fo=9, routed)           0.159     2.104    cc/cnt12[6]
    SLICE_X18Y104        LUT5 (Prop_lut5_I2_O)        0.028     2.132 r  cc/R[3]_i_153/O
                         net (fo=37, routed)          0.220     2.352    cc/tens_19[2]
    SLICE_X18Y106        LUT4 (Prop_lut4_I2_O)        0.028     2.380 r  cc/R[3]_i_30/O
                         net (fo=2, routed)           0.268     2.648    cc/cnt12_reg[3]_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.028     2.676 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.180     2.855    vga_inst/R_reg[3]_1
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.028     2.883 r  vga_inst/R[3]_i_1/O
                         net (fo=4, routed)           0.311     3.194    vga_inst/pixel_data[3]
    SLICE_X1Y115         FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.273ns (19.877%)  route 1.100ns (80.123%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.580     1.826    cc/CLK
    SLICE_X12Y108        FDCE                                         r  cc/cnt7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     1.944 r  cc/cnt7_reg[6]/Q
                         net (fo=10, routed)          0.236     2.180    cc/cnt7[6]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.028     2.208 f  cc/R[3]_i_104/O
                         net (fo=1, routed)           0.113     2.321    cc/R[3]_i_104_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.030     2.351 f  cc/R[3]_i_20/O
                         net (fo=2, routed)           0.195     2.545    vga_inst/R_reg[3]_4
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.069     2.614 r  vga_inst/G[3]_i_5/O
                         net (fo=1, routed)           0.239     2.854    vga_inst/G[3]_i_5_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.028     2.882 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.318     3.199    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.429ns  (logic 0.273ns (19.107%)  route 1.156ns (80.893%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.580     1.826    cc/CLK
    SLICE_X12Y108        FDCE                                         r  cc/cnt7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     1.944 r  cc/cnt7_reg[6]/Q
                         net (fo=10, routed)          0.236     2.180    cc/cnt7[6]
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.028     2.208 f  cc/R[3]_i_104/O
                         net (fo=1, routed)           0.113     2.321    cc/R[3]_i_104_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.030     2.351 f  cc/R[3]_i_20/O
                         net (fo=2, routed)           0.195     2.545    vga_inst/R_reg[3]_4
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.069     2.614 r  vga_inst/G[3]_i_5/O
                         net (fo=1, routed)           0.239     2.854    vga_inst/G[3]_i_5_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.028     2.882 r  vga_inst/G[3]_i_1/O
                         net (fo=4, routed)           0.373     3.255    vga_inst/pixel_data[7]
    SLICE_X0Y115         FDRE                                         r  vga_inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           373 Endpoints
Min Delay           373 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c1/div_res_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.914ns  (logic 0.745ns (8.356%)  route 8.169ns (91.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=376, routed)         8.169     8.914    c1/rst_IBUF
    SLICE_X55Y137        FDRE                                         r  c1/div_res_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.090     3.865    c1/CLK
    SLICE_X55Y137        FDRE                                         r  c1/div_res_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c1/div_res_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.914ns  (logic 0.745ns (8.356%)  route 8.169ns (91.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=376, routed)         8.169     8.914    c1/rst_IBUF
    SLICE_X55Y137        FDRE                                         r  c1/div_res_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.090     3.865    c1/CLK
    SLICE_X55Y137        FDRE                                         r  c1/div_res_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.243ns  (logic 0.745ns (9.036%)  route 7.499ns (90.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.499     8.243    cc/rst_IBUF
    SLICE_X1Y129         FDCE                                         f  cc/cnt15_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.196     3.971    cc/CLK
    SLICE_X1Y129         FDCE                                         r  cc/cnt15_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.222ns  (logic 0.745ns (9.059%)  route 7.477ns (90.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.477     8.222    cc/rst_IBUF
    SLICE_X0Y130         FDCE                                         f  cc/cnt15_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.197     3.972    cc/CLK
    SLICE_X0Y130         FDCE                                         r  cc/cnt15_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt17_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.132ns  (logic 0.745ns (9.159%)  route 7.387ns (90.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.387     8.132    cc/rst_IBUF
    SLICE_X4Y137         FDCE                                         f  cc/cnt17_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.201     3.976    cc/CLK
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt17_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.132ns  (logic 0.745ns (9.159%)  route 7.387ns (90.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.387     8.132    cc/rst_IBUF
    SLICE_X4Y137         FDCE                                         f  cc/cnt17_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.201     3.976    cc/CLK
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt17_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.132ns  (logic 0.745ns (9.159%)  route 7.387ns (90.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.387     8.132    cc/rst_IBUF
    SLICE_X4Y137         FDCE                                         f  cc/cnt17_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.201     3.976    cc/CLK
    SLICE_X4Y137         FDCE                                         r  cc/cnt17_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 0.745ns (9.266%)  route 7.294ns (90.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.294     8.038    cc/rst_IBUF
    SLICE_X0Y131         FDCE                                         f  cc/cnt15_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.197     3.972    cc/CLK
    SLICE_X0Y131         FDCE                                         r  cc/cnt15_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 0.745ns (9.266%)  route 7.294ns (90.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.294     8.038    cc/rst_IBUF
    SLICE_X0Y131         FDCE                                         f  cc/cnt15_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.197     3.972    cc/CLK
    SLICE_X0Y131         FDCE                                         r  cc/cnt15_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 0.745ns (9.266%)  route 7.294ns (90.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=376, routed)         7.294     8.038    cc/rst_IBUF
    SLICE_X0Y131         FDCE                                         f  cc/cnt15_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.197     3.972    cc/CLK
    SLICE_X0Y131         FDCE                                         r  cc/cnt15_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cc/switch_prev_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.152ns (10.271%)  route 1.324ns (89.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.324     1.476    cc/D[0]
    SLICE_X17Y106        FDCE                                         r  cc/switch_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.780     2.265    cc/CLK
    SLICE_X17Y106        FDCE                                         r  cc/switch_prev_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cc/switch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.180ns (11.484%)  route 1.384ns (88.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.384     1.536    cc/D[0]
    SLICE_X17Y106        LUT2 (Prop_lut2_I0_O)        0.028     1.564 r  cc/switch[0]_i_1/O
                         net (fo=1, routed)           0.000     1.564    cc/switch[0]_i_1_n_0
    SLICE_X17Y106        FDCE                                         r  cc/switch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.780     2.265    cc/CLK
    SLICE_X17Y106        FDCE                                         r  cc/switch_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line70/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.127ns (5.913%)  route 2.014ns (94.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=376, routed)         2.014     2.141    nolabel_line70/rst_IBUF
    SLICE_X16Y93         FDCE                                         f  nolabel_line70/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.853     2.338    nolabel_line70/CLK
    SLICE_X16Y93         FDCE                                         r  nolabel_line70/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line70/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.127ns (5.913%)  route 2.014ns (94.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=376, routed)         2.014     2.141    nolabel_line70/rst_IBUF
    SLICE_X16Y93         FDCE                                         f  nolabel_line70/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.853     2.338    nolabel_line70/CLK
    SLICE_X16Y93         FDCE                                         r  nolabel_line70/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line70/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.127ns (5.913%)  route 2.014ns (94.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=376, routed)         2.014     2.141    nolabel_line70/rst_IBUF
    SLICE_X16Y93         FDCE                                         f  nolabel_line70/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.853     2.338    nolabel_line70/CLK
    SLICE_X16Y93         FDCE                                         r  nolabel_line70/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line70/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.127ns (5.913%)  route 2.014ns (94.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=376, routed)         2.014     2.141    nolabel_line70/rst_IBUF
    SLICE_X16Y93         FDCE                                         f  nolabel_line70/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.853     2.338    nolabel_line70/CLK
    SLICE_X16Y93         FDCE                                         r  nolabel_line70/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line70/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.127ns (5.913%)  route 2.014ns (94.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=376, routed)         2.014     2.141    nolabel_line70/rst_IBUF
    SLICE_X16Y93         FDCE                                         f  nolabel_line70/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.853     2.338    nolabel_line70/CLK
    SLICE_X16Y93         FDCE                                         r  nolabel_line70/cnt_reg[4]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cc/switch_prev_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.150ns (6.904%)  route 2.019ns (93.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.019     2.169    cc/D[3]
    SLICE_X10Y103        FDCE                                         r  cc/switch_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X10Y103        FDCE                                         r  cc/switch_prev_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cc/switch_prev_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.150ns (6.847%)  route 2.038ns (93.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.038     2.188    cc/D[1]
    SLICE_X10Y103        FDCE                                         r  cc/switch_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X10Y103        FDCE                                         r  cc/switch_prev_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            cc/switch_prev_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.194ns  (logic 0.150ns (6.817%)  route 2.045ns (93.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.045     2.194    cc/D[2]
    SLICE_X11Y105        FDCE                                         r  cc/switch_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.781     2.266    cc/CLK
    SLICE_X11Y105        FDCE                                         r  cc/switch_prev_reg[2]/C





