

================================================================
== Vitis HLS Report for 'PE_wrapper_2_0_x1'
================================================================
* Date:           Sun Sep  4 23:22:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  75502537|  75502537|  0.252 sec|  0.252 sec|  75502537|  75502537|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                                                                        |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                                                Loop Name                                               |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- PE_wrapper_2_0_x1_loop_1_PE_wrapper_2_0_x1_loop_2                                                     |  75502536|  75502536|   3145939|          -|          -|       24|        no|
        | + PE_wrapper_2_0_x1_loop_3                                                                             |       144|       144|        18|          -|          -|        8|        no|
        |  ++ PE_wrapper_2_0_x1_loop_4                                                                           |        16|        16|         1|          -|          -|       16|        no|
        | + PE_wrapper_2_0_x1_loop_5_PE_wrapper_2_0_x1_loop_7_PE_wrapper_2_0_x1_loop_8_PE_wrapper_2_0_x1_loop_9  |   3145791|   3145791|        67|          3|          3|  1048576|       yes|
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      495|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     24|     1812|     1062|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      680|     -|
|Register             |        -|      -|     2593|      384|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     24|     4405|     2621|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1475  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1476  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1477  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1478   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1479   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1480   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1481   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1482   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1483   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  24| 1812| 1062|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_U  |PE_wrapper_0_0_x0_local_D  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln20612_fu_462_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln20615_fu_632_p2               |         +|   0|  0|  28|          21|           1|
    |add_ln691_175_fu_885_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_176_fu_956_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_177_fu_428_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_178_fu_444_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_179_fu_1018_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_816_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln890_91_fu_1024_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln890_92_fu_697_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln890_93_fu_703_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln890_fu_416_p2                 |         +|   0|  0|  12|           5|           1|
    |c2_V_33_fu_747_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_2422_fu_1055_p2               |         +|   0|  0|  14|           7|           7|
    |and_ln20615_1_fu_800_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln20615_2_fu_805_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln20615_fu_789_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln20618_1_fu_871_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln20618_fu_865_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln20619_fu_942_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state71_pp0_stage0_iter22  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_723_p2            |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i273_not_mid1_fu_835_p2       |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_717_p2            |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i279_not_mid1_fu_760_p2       |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_729_p2               |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_not_mid1_fu_910_p2          |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln20615_fu_478_p2              |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln890_208_fu_438_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_209_fu_472_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_210_fu_679_p2            |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln890_211_fu_783_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_212_fu_794_p2            |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln890_213_fu_691_p2            |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln890_fu_422_p2                |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_741_p2                |        or|   0|  0|   2|           1|           1|
    |brmerge906_mid1_fu_922_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln20615_1_fu_778_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln20615_fu_773_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln20618_1_fu_849_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln20618_2_fu_860_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln20618_fu_822_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln20619_1_fu_897_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln20619_fu_891_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln890_31_fu_968_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_962_p2                  |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_735_p2                      |        or|   0|  0|   2|           1|           1|
    |tmp1_mid1_fu_916_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln20615_1_fu_766_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln20615_2_fu_809_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln20615_fu_753_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln20618_1_fu_841_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln20618_fu_827_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln20619_1_fu_928_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln20619_fu_902_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln890_181_fu_948_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln890_182_fu_974_p3          |    select|   0|  0|   5|           1|           1|
    |select_ln890_183_fu_982_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_184_fu_1030_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln890_185_fu_1038_p3         |    select|   0|  0|  14|           1|           1|
    |select_ln890_186_fu_709_p3          |    select|   0|  0|  15|           1|           1|
    |select_ln890_fu_877_p3              |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln20615_fu_685_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln20618_fu_855_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln20619_fu_936_p2               |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 495|         265|         192|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  49|          9|    1|          9|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter22                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_V_phi_fu_318_p4              |   9|          2|    8|         16|
    |ap_phi_mux_c5_V_phi_fu_329_p4              |   9|          2|    2|          4|
    |ap_phi_mux_c6_V_31_phi_fu_340_p4           |   9|          2|    6|         12|
    |ap_phi_mux_c7_V_31_phi_fu_362_p4           |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_373_p4              |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten13_phi_fu_307_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten41_phi_fu_296_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten79_phi_fu_284_p4  |   9|          2|   21|         42|
    |ap_phi_mux_indvar_flatten_phi_fu_351_p4    |   9|          2|    9|         18|
    |c2_V_reg_314                               |   9|          2|    8|         16|
    |c5_V_reg_325                               |   9|          2|    2|          4|
    |c6_V_31_reg_336                            |   9|          2|    6|         12|
    |c6_V_reg_258                               |   9|          2|    4|          8|
    |c7_V_31_reg_358                            |   9|          2|    4|          8|
    |c7_V_reg_269                               |   9|          2|    5|         10|
    |c8_V_reg_369                               |   9|          2|    5|         10|
    |fifo_A_PE_2_0_x143_blk_n                   |   9|          2|    1|          2|
    |fifo_A_PE_2_1_x144_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_2_0_x163_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_3_0_x164_blk_n                   |   9|          2|    1|          2|
    |fifo_C_PE_2_0_x1103_blk_n                  |   9|          2|    1|          2|
    |fifo_C_PE_3_0_x1104_blk_n                  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_0_x1143_blk_n            |   9|          2|    1|          2|
    |grp_fu_380_p0                              |  20|          4|   32|        128|
    |grp_fu_380_p1                              |  20|          4|   32|        128|
    |grp_fu_384_p0                              |  20|          4|   32|        128|
    |grp_fu_384_p1                              |  20|          4|   32|        128|
    |grp_fu_388_p0                              |  14|          3|   32|         96|
    |grp_fu_388_p1                              |  14|          3|   32|         96|
    |grp_fu_392_p0                              |  20|          4|   32|        128|
    |grp_fu_392_p1                              |  20|          4|   32|        128|
    |grp_fu_396_p0                              |  20|          4|   32|        128|
    |grp_fu_396_p1                              |  20|          4|   32|        128|
    |grp_fu_400_p0                              |  20|          4|   32|        128|
    |grp_fu_400_p1                              |  20|          4|   32|        128|
    |grp_fu_404_p0                              |  20|          4|   32|        128|
    |grp_fu_404_p1                              |  20|          4|   32|        128|
    |grp_fu_408_p0                              |  14|          3|   32|         96|
    |grp_fu_408_p1                              |  14|          3|   32|         96|
    |grp_fu_412_p0                              |  14|          3|   32|         96|
    |grp_fu_412_p1                              |  14|          3|   32|         96|
    |indvar_flatten13_reg_303                   |   9|          2|   14|         28|
    |indvar_flatten41_reg_292                   |   9|          2|   15|         30|
    |indvar_flatten79_reg_280                   |   9|          2|   21|         42|
    |indvar_flatten87_reg_247                   |   9|          2|    5|         10|
    |indvar_flatten_reg_347                     |   9|          2|    9|         18|
    |local_D_address1                           |  14|          3|    7|         21|
    |local_D_d1                                 |  14|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 680|        143|  808|       2622|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_1_reg_1468                    |  32|   0|   32|          0|
    |add_2_reg_1473                    |  32|   0|   32|          0|
    |add_3_reg_1478                    |  32|   0|   32|          0|
    |add_4_reg_1483                    |  32|   0|   32|          0|
    |add_5_reg_1488                    |  32|   0|   32|          0|
    |add_6_reg_1493                    |  32|   0|   32|          0|
    |add_7_reg_1498                    |  32|   0|   32|          0|
    |add_ln20615_reg_1197              |  21|   0|   21|          0|
    |add_ln691_177_reg_1086            |   4|   0|    4|          0|
    |add_ln691_179_reg_1377            |   5|   0|    5|          0|
    |add_ln890_92_reg_1307             |  14|   0|   14|          0|
    |add_ln890_reg_1078                |   5|   0|    5|          0|
    |add_reg_1463                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |c2_V_reg_314                      |   8|   0|    8|          0|
    |c5_V_reg_325                      |   2|   0|    2|          0|
    |c6_V_31_reg_336                   |   6|   0|    6|          0|
    |c6_V_reg_258                      |   4|   0|    4|          0|
    |c7_V_31_reg_358                   |   4|   0|    4|          0|
    |c7_V_reg_269                      |   5|   0|    5|          0|
    |c8_V_reg_369                      |   5|   0|    5|          0|
    |empty_reg_1342                    |   4|   0|    4|          0|
    |fifo_B_PE_2_0_x163_read_reg_1152  |  32|   0|   32|          0|
    |icmp_ln20615_reg_1108             |   1|   0|    1|          0|
    |icmp_ln890_210_reg_1252           |   1|   0|    1|          0|
    |icmp_ln890_213_reg_1271           |   1|   0|    1|          0|
    |indvar_flatten13_reg_303          |  14|   0|   14|          0|
    |indvar_flatten41_reg_292          |  15|   0|   15|          0|
    |indvar_flatten79_reg_280          |  21|   0|   21|          0|
    |indvar_flatten87_reg_247          |   5|   0|    5|          0|
    |indvar_flatten_reg_347            |   9|   0|    9|          0|
    |local_D_addr_31_reg_1392          |   7|   0|    7|          0|
    |local_D_load_reg_1408             |  32|   0|   32|          0|
    |mul32_1_reg_1418                  |  32|   0|   32|          0|
    |mul32_2_reg_1423                  |  32|   0|   32|          0|
    |mul32_3_reg_1428                  |  32|   0|   32|          0|
    |mul32_4_reg_1433                  |  32|   0|   32|          0|
    |mul32_5_reg_1438                  |  32|   0|   32|          0|
    |mul32_6_reg_1453                  |  32|   0|   32|          0|
    |mul32_7_reg_1458                  |  32|   0|   32|          0|
    |mul5_reg_1413                     |  32|   0|   32|          0|
    |mul_1_reg_1282                    |  32|   0|   32|          0|
    |mul_2_reg_1287                    |  32|   0|   32|          0|
    |mul_3_reg_1292                    |  32|   0|   32|          0|
    |mul_4_reg_1297                    |  32|   0|   32|          0|
    |mul_5_reg_1302                    |  32|   0|   32|          0|
    |mul_6_reg_1398                    |  32|   0|   32|          0|
    |mul_7_reg_1403                    |  32|   0|   32|          0|
    |mul_reg_1277                      |  32|   0|   32|          0|
    |select_ln20615_2_reg_1317         |   8|   0|    8|          0|
    |select_ln20619_1_reg_1327         |   1|   0|    1|          0|
    |select_ln890_181_reg_1331         |   6|   0|    6|          0|
    |select_ln890_183_reg_1336         |   4|   0|    4|          0|
    |select_ln890_184_reg_1382         |   9|   0|    9|          0|
    |select_ln890_185_reg_1387         |  14|   0|   14|          0|
    |select_ln890_186_reg_1312         |  15|   0|   15|          0|
    |select_ln890_reg_1322             |   2|   0|    2|          0|
    |tmp_reg_1232                      |  32|   0|   32|          0|
    |v1_V_31_reg_1147                  |  32|   0|   32|          0|
    |v1_V_reg_1192                     |  32|   0|   32|          0|
    |v2_V_433_reg_1162                 |  32|   0|   32|          0|
    |v2_V_433_reg_1162_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_434_reg_1167                 |  32|   0|   32|          0|
    |v2_V_434_reg_1167_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_435_reg_1172                 |  32|   0|   32|          0|
    |v2_V_435_reg_1172_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_436_reg_1177                 |  32|   0|   32|          0|
    |v2_V_436_reg_1177_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_437_reg_1182                 |  32|   0|   32|          0|
    |v2_V_437_reg_1182_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_438_reg_1187                 |  32|   0|   32|          0|
    |v2_V_439_reg_1112                 |  32|   0|   32|          0|
    |v2_V_440_reg_1117                 |  32|   0|   32|          0|
    |v2_V_441_reg_1122                 |  32|   0|   32|          0|
    |v2_V_442_reg_1127                 |  32|   0|   32|          0|
    |v2_V_443_reg_1132                 |  32|   0|   32|          0|
    |v2_V_444_reg_1137                 |  32|   0|   32|          0|
    |v2_V_445_reg_1142                 |  32|   0|   32|          0|
    |v2_V_reg_1157                     |  32|   0|   32|          0|
    |v2_V_reg_1157_pp0_iter1_reg       |  32|   0|   32|          0|
    |xor_ln20615_reg_1264              |   1|   0|    1|          0|
    |zext_ln890_reg_1091               |   4|   0|    7|          3|
    |icmp_ln20615_reg_1108             |  64|  32|    1|          0|
    |local_D_addr_31_reg_1392          |  64|  32|    7|          0|
    |mul32_1_reg_1418                  |  64|  32|   32|          0|
    |mul32_2_reg_1423                  |  64|  32|   32|          0|
    |mul32_3_reg_1428                  |  64|  32|   32|          0|
    |mul32_4_reg_1433                  |  64|  32|   32|          0|
    |mul32_5_reg_1438                  |  64|  32|   32|          0|
    |mul32_6_reg_1453                  |  64|  32|   32|          0|
    |mul32_7_reg_1458                  |  64|  32|   32|          0|
    |select_ln20619_1_reg_1327         |  64|  32|    1|          0|
    |v1_V_reg_1192                     |  64|  32|   32|          0|
    |v2_V_438_reg_1187                 |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2593| 384| 2125|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x1|  return value|
|fifo_A_PE_2_0_x143_dout           |   in|  256|     ap_fifo|         fifo_A_PE_2_0_x143|       pointer|
|fifo_A_PE_2_0_x143_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_2_0_x143|       pointer|
|fifo_A_PE_2_0_x143_read           |  out|    1|     ap_fifo|         fifo_A_PE_2_0_x143|       pointer|
|fifo_A_PE_2_1_x144_din            |  out|  256|     ap_fifo|         fifo_A_PE_2_1_x144|       pointer|
|fifo_A_PE_2_1_x144_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_2_1_x144|       pointer|
|fifo_A_PE_2_1_x144_write          |  out|    1|     ap_fifo|         fifo_A_PE_2_1_x144|       pointer|
|fifo_B_PE_2_0_x163_dout           |   in|   32|     ap_fifo|         fifo_B_PE_2_0_x163|       pointer|
|fifo_B_PE_2_0_x163_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_2_0_x163|       pointer|
|fifo_B_PE_2_0_x163_read           |  out|    1|     ap_fifo|         fifo_B_PE_2_0_x163|       pointer|
|fifo_B_PE_3_0_x164_din            |  out|   32|     ap_fifo|         fifo_B_PE_3_0_x164|       pointer|
|fifo_B_PE_3_0_x164_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_3_0_x164|       pointer|
|fifo_B_PE_3_0_x164_write          |  out|    1|     ap_fifo|         fifo_B_PE_3_0_x164|       pointer|
|fifo_C_PE_2_0_x1103_dout          |   in|  256|     ap_fifo|        fifo_C_PE_2_0_x1103|       pointer|
|fifo_C_PE_2_0_x1103_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_2_0_x1103|       pointer|
|fifo_C_PE_2_0_x1103_read          |  out|    1|     ap_fifo|        fifo_C_PE_2_0_x1103|       pointer|
|fifo_C_PE_3_0_x1104_din           |  out|  256|     ap_fifo|        fifo_C_PE_3_0_x1104|       pointer|
|fifo_C_PE_3_0_x1104_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_3_0_x1104|       pointer|
|fifo_C_PE_3_0_x1104_write         |  out|    1|     ap_fifo|        fifo_C_PE_3_0_x1104|       pointer|
|fifo_D_drain_PE_2_0_x1143_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_2_0_x1143|       pointer|
|fifo_D_drain_PE_2_0_x1143_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_2_0_x1143|       pointer|
|fifo_D_drain_PE_2_0_x1143_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_2_0_x1143|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

