// Seed: 2013945678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output tri1 id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = -1;
  assign id_6 = id_8;
endmodule
program module_1 #(
    parameter id_3 = 32'd94
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_1,
      id_8,
      id_1,
      id_2,
      id_2,
      id_1
  );
  wire [1 : id_3] id_9;
  logic id_10;
  logic id_11, id_12, id_13;
endprogram
