<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Monthly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-04-01T02:23:31Z</updated>
  <subtitle>Monthly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>pulp-platform/apb_node</title>
    <updated>2023-04-01T02:23:31Z</updated>
    <id>tag:github.com,2023-04-01:/pulp-platform/apb_node</id>
    <link href="https://github.com/pulp-platform/apb_node" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/axi_mem_if</title>
    <updated>2023-04-01T02:23:31Z</updated>
    <id>tag:github.com,2023-04-01:/pulp-platform/axi_mem_if</id>
    <link href="https://github.com/pulp-platform/axi_mem_if" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Simple single-port AXI memory interface&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>chipsalliance/caliptra-rtl</title>
    <updated>2023-04-01T02:23:31Z</updated>
    <id>tag:github.com,2023-04-01:/chipsalliance/caliptra-rtl</id>
    <link href="https://github.com/chipsalliance/caliptra-rtl" rel="alternate"></link>
    <summary type="html">&lt;p&gt;HW Design Collateral for Caliptra RoT IP&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>