$date
	Tue Jan  3 11:52:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var reg 1 ! CLK $end
$var reg 1 " RST $end
$var reg 32 # cycle [31:0] $end
$var reg 1 $ do_cycles $end
$var reg 1 % do_fsdb $end
$var reg 1 & do_fst $end
$var reg 1 ' do_vcd $end
$var reg 2048 ( filename [2048:1] $end
$scope module top $end
$var wire 1 ! CLK $end
$var wire 1 " RST_N $end
$var wire 1 ) \counter$overflow $end
$var wire 4 * \counter$count [3:0] $end
$scope module counter $end
$var wire 1 ! CLK $end
$var wire 1 + RDY_count $end
$var wire 1 , RDY_overflow $end
$var wire 1 " RST_N $end
$var wire 1 - \cnt$EN $end
$var wire 4 . count [3:0] $end
$var wire 4 / \mycnt$D_IN [3:0] $end
$var wire 1 0 \mycnt$EN $end
$var wire 1 ) overflow $end
$var wire 1 1 cnt_ULT_9___d2 $end
$var wire 4 2 \cnt$D_IN [3:0] $end
$var reg 4 3 cnt [3:0] $end
$var reg 4 4 mycnt [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 4
b1010 3
b0 2
01
10
b0 /
b1010 .
1-
1,
1+
b1010 *
1)
b110010001110101011011010111000000101110011101100110001101100100 (
1'
0&
0%
0$
b0 #
0"
x!
$end
#1
b1 2
b0 4
0)
11
b0 *
b0 .
b0 3
1!
b1 #
#2
1"
#5
0!
#10
b10 2
b1 *
b1 .
b1 3
1!
#11
b10 #
#15
0!
#20
b11 2
b10 *
b10 .
b10 3
1!
#21
b11 #
#25
0!
#30
b100 2
b11 *
b11 .
b11 3
1!
#31
b100 #
#35
0!
#40
b101 2
b100 *
b100 .
b100 3
1!
#41
b101 #
#45
0!
#50
b110 2
b101 *
b101 .
b101 3
1!
#51
b110 #
#55
0!
#60
b111 2
b110 *
b110 .
b110 3
1!
#61
b111 #
#65
0!
#70
b1000 2
b111 *
b111 .
b111 3
1!
#71
b1000 #
#75
0!
#80
b1001 2
b1000 *
b1000 .
b1000 3
1!
#81
b1001 #
#85
0!
#90
b0 2
1)
01
b1001 *
b1001 .
b1001 3
1!
#91
b1010 #
#95
0!
