/RAID2/COURSE/iclab/iclab143/Midterm_Project/Exercise/00_TESTBED/pseudo_DRAM.v
/RAID2/COURSE/iclab/iclab143/Midterm_Project/Exercise/03_GATE/ISP_SYN.v
/RAID2/COURSE/iclab/iclab143/Midterm_Project/Exercise/03_GATE/PATTERN.v
/RAID2/COURSE/iclab/iclab143/Midterm_Project/Exercise/03_GATE/TESTBED.v
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
