{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 1], 1], ["SP", 2, 4, 512, [32, 4, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 16], 1], ["SP", 2, 4, 512, [4, 4, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 8, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 1], 1], ["SP", 2, 4, 512, [1, 8, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 8, 64], 1], ["SP", 2, 4, 512, [4, 1, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 64], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 1, 16], 1], ["SP", 2, 4, 512, [4, 16, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [8, 1, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 64], 1], ["SP", 2, 4, 512, [8, 4, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 8], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [16, 2, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 1], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 8], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 16], 1], ["SP", 2, 4, 512, [256, 1, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 8, 2], 1], ["SP", 2, 4, 512, [2, 32, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 1], 1], ["SP", 2, 4, 512, [2, 64, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485659], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 128, 2], 1], ["SP", 2, 4, 512, [4, 1, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 256, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [4, 2, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 16], 1], ["SP", 2, 4, 512, [4, 2, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 8], 1], ["SP", 2, 4, 512, [4, 1, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [2, 2, 64], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 1, 64], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [32, 4, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [1, 8, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 2], 1], ["SP", 2, 4, 512, [256, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 1, 16], 1], ["SP", 2, 4, 512, [8, 32, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [8, 8, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [4, 2, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 1], 1], ["SP", 2, 4, 512, [32, 2, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu ", [4, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 4, 2], 1], ["SP", 2, 4, 512, [64, 4, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1695485673], "v": "v0.6"}
