Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 20:07:09 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fetching_decoding_ip_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 3.865ns (46.200%)  route 4.501ns (53.800%))
  Logic Levels:           4  (LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7_n_1
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/DOBDO[0]
                         net (fo=2, routed)           2.863     7.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[3]
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116     7.314 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9/O
                         net (fo=2, routed)           0.997     8.311    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.328     8.639 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4/O
                         net (fo=2, routed)           0.575     9.215    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.339    bd_0_i/hls_inst/inst/control_s_axi_U_n_23
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 3.865ns (46.992%)  route 4.360ns (53.008%))
  Logic Levels:           4  (LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7_n_1
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/DOBDO[0]
                         net (fo=2, routed)           2.863     7.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[3]
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116     7.314 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9/O
                         net (fo=2, routed)           0.997     8.311    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.328     8.639 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4/O
                         net (fo=2, routed)           0.434     9.074    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.198 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1/O
                         net (fo=1, routed)           0.000     9.198    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1
    SLICE_X36Y36         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X36Y36         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y36         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 3.865ns (47.944%)  route 4.197ns (52.056%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7_n_1
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/DOBDO[0]
                         net (fo=2, routed)           2.863     7.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[3]
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116     7.314 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9/O
                         net (fo=2, routed)           0.483     7.797    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I4_O)        0.328     8.125 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_3/O
                         net (fo=2, routed)           0.785     8.911    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_3_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.035 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1/O
                         net (fo=1, routed)           0.000     9.035    bd_0_i/hls_inst/inst/control_s_axi_U_n_50
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 4.099ns (53.034%)  route 3.630ns (46.966%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4_n_1
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_4/DOBDO[0]
                         net (fo=9, routed)           2.559     6.895    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[4]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.150     7.045 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_6/O
                         net (fo=2, routed)           0.421     7.466    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_6_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.326     7.792 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2/O
                         net (fo=2, routed)           0.584     8.376    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.702 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1/O
                         net (fo=1, routed)           0.000     8.702    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]_0
    SLICE_X37Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_decode_fu_96/ap_clk
    SLICE_X37Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 3.865ns (49.690%)  route 3.913ns (50.310%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7_n_1
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/DOBDO[0]
                         net (fo=2, routed)           2.863     7.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[3]
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116     7.314 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9/O
                         net (fo=2, routed)           0.483     7.797    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I4_O)        0.328     8.125 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_3/O
                         net (fo=2, routed)           0.502     8.627    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_3_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.751 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_1/O
                         net (fo=1, routed)           0.000     8.751    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg_0
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 0.642ns (8.983%)  route 6.504ns (91.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X30Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=72, routed)          5.707     7.198    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_0
    SLICE_X90Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.322 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_1/O
                         net (fo=1, routed)           0.797     8.119    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_1_n_0
    RAMB36_X5Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.642ns (9.063%)  route 6.442ns (90.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X30Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=72, routed)          5.860     7.351    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_0
    SLICE_X90Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.475 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_19/O
                         net (fo=1, routed)           0.582     8.057    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_19_n_0
    RAMB36_X4Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.715ns (10.125%)  route 6.347ns (89.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=167, routed)         5.765     7.157    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_0
    SLICE_X90Y32         LUT6 (Prop_lut6_I4_O)        0.296     7.453 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4_i_1/O
                         net (fo=1, routed)           0.582     8.035    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4_i_1_n_0
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 0.642ns (9.263%)  route 6.289ns (90.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X30Y38         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=72, routed)          5.704     7.195    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_0
    SLICE_X90Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_i_1/O
                         net (fo=1, routed)           0.584     7.904    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0_i_1_n_0
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.715ns (10.349%)  route 6.194ns (89.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=167, routed)         5.612     7.004    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_0
    SLICE_X90Y67         LUT6 (Prop_lut6_I4_O)        0.296     7.300 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7_i_1/O
                         net (fo=1, routed)           0.582     7.882    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7_i_1_n_0
    RAMB36_X4Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1146, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  2.475    




