Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 5 for port 'A' [D:/Verilog Projects/Checking_3/Checking_3.srcs/sources_1/new/Unit.v:10]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Verilog Projects/Checking_3/Checking_3.srcs/sources_1/new/Unit.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux21
Compiling module xil_defaultlib.Mult
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Comb_Circuit
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.One_Stage
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unit
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
