set a(0-974) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-22 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1630 {}}} SUCCS {{258 0 0 0-972 {}} {256 0 0 0-1630 {}}} CYCLES {}}
set a(0-975) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-23 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-976) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-977) {AREA_SCORE {} NAME s:asn(s(9:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-25 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-978) {AREA_SCORE {} NAME shift:asn(shift)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-979) {AREA_SCORE {} NAME for:nn:asn(for:nn(16)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-980) {AREA_SCORE {} NAME for:nn:asn(for:nn(15)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-981) {AREA_SCORE {} NAME for:nn:asn(for:nn(17)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-982) {AREA_SCORE {} NAME for:nn:asn(for:nn(14)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-983) {AREA_SCORE {} NAME for:nn:asn(for:nn(18)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-31 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-984) {AREA_SCORE {} NAME for:nn:asn(for:nn(13)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-32 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-985) {AREA_SCORE {} NAME for:nn:asn(for:nn(19)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-986) {AREA_SCORE {} NAME for:nn:asn(for:nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-987) {AREA_SCORE {} NAME for:nn:asn(for:nn(20)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-35 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-988) {AREA_SCORE {} NAME for:nn:asn(for:nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-36 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-989) {AREA_SCORE {} NAME for:nn:asn(for:nn(21)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-37 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-990) {AREA_SCORE {} NAME for:nn:asn(for:nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-38 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-991) {AREA_SCORE {} NAME for:nn:asn(for:nn(22)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-39 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-992) {AREA_SCORE {} NAME for:nn:asn(for:nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-40 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-993) {AREA_SCORE {} NAME for:nn:asn(for:nn(23)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-41 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-994) {AREA_SCORE {} NAME for:nn:asn(for:nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-42 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-995) {AREA_SCORE {} NAME for:nn:asn(for:nn(24)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-43 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-996) {AREA_SCORE {} NAME for:nn:asn(for:nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-44 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-997) {AREA_SCORE {} NAME for:nn:asn(for:nn(25)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-45 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-998) {AREA_SCORE {} NAME for:nn:asn(for:nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-46 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-999) {AREA_SCORE {} NAME for:nn:asn(for:nn(26)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-47 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1000) {AREA_SCORE {} NAME for:nn:asn(for:nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-48 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1001) {AREA_SCORE {} NAME for:nn:asn(for:nn(27)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-49 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1002) {AREA_SCORE {} NAME for:nn:asn(for:nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-50 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1003) {AREA_SCORE {} NAME for:nn:asn(for:nn(28)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-51 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1004) {AREA_SCORE {} NAME for:nn:asn(for:nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-52 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1005) {AREA_SCORE {} NAME for:nn:asn(for:nn(29)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-53 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1006) {AREA_SCORE {} NAME for:nn:asn(for:nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1007) {AREA_SCORE {} NAME for:nn:asn(for:nn(30)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-55 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{258 0 0 0-972 {}}} CYCLES {}}
set a(0-1008) {AREA_SCORE {} NAME for:nn:asn(for:nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-56 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-972 {}}} SUCCS {{259 0 0 0-972 {}}} CYCLES {}}
set a(0-1009) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(9:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-57 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-973 {}}} SUCCS {{259 0 0 0-973 {}}} CYCLES {}}
set a(0-1010) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{132 0 0 0-1488 {}} {260 0 0 0-1487 {}} {260 0 0 0-1484 {}} {260 0 0 0-1483 {}}} SUCCS {{256 0 0 0-1483 {}}} CYCLES {}}
set a(0-1011) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-59 LOC {0 1.0 11 0.5627247808205738 11 0.5627247808205738 11 0.5627247808205738 11 0.8696043048205309} PREDS {} SUCCS {{258 0 0 0-1437 {}}} CYCLES {}}
set a(0-1012) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-60 LOC {0 1.0 11 0.8696043048205309 11 0.8696043048205309 11 0.8696043048205309 11 0.8696043048205309} PREDS {} SUCCS {{258 0 0 0-1440 {}}} CYCLES {}}
set a(0-1013) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-61 LOC {0 1.0 11 0.8696043048205309 11 0.8696043048205309 11 0.8696043048205309 11 0.8696043048205309} PREDS {} SUCCS {{258 0 0 0-1374 {}}} CYCLES {}}
set a(0-1014) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-62 LOC {0 1.0 9 0.9820143868717973 9 0.9820143868717973 9 0.9820143868717973 11 0.23448734123087597} PREDS {} SUCCS {{258 0 0 0-1364 {}}} CYCLES {}}
set a(0-1015) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-63 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1016) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-64 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1017) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-65 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1018) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-66 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1019) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-67 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1020) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-68 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-69 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-70 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-71 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-72 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-73 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-74 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-75 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-76 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-77 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-78 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 5 0.5420413257231408} PREDS {} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-79 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-80 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-81 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-82 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-83 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-84 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-85 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-86 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-87 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-88 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-89 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-90 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-91 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-92 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-93 LOC {0 1.0 2 0.5395683938460786 2 0.5395683938460786 2 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-94 LOC {0 1.0 10 0.5395683938460786 10 0.5395683938460786 10 0.5395683938460786 10 0.6627697538462008} PREDS {} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-95 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.006294874666805276} PREDS {} SUCCS {{259 0 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE {} NAME operator-<32,false>:slc(s(9:0))(8-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-96 LOC {0 1.0 1 0.0 1 0.0 3 0.006294874666805276} PREDS {{259 0 0 0-1047 {}}} SUCCS {{259 0 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,1,1,9) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-97 LOC {1 0.0 1 0.006294874666805276 1 0.006294874666805276 1 0.2356112172312246 3 0.2356112172312246} PREDS {{259 0 0 0-1048 {}}} SUCCS {{259 0 0 0-1050 {}} {258 0 0 0-1060 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-98 LOC {1 0.2293165673845834 1 0.23561144205138868 1 0.23561144205138868 3 0.23561144205138868} PREDS {{259 0 0 0-1049 {}}} SUCCS {{258 0 0 0-1053 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-99 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.23561144205138868} PREDS {{262 0 0 0-1486 {}}} SUCCS {{259 0 0 0-1052 {}} {256 0 0 0-1486 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-100 LOC {0 1.0 1 0.0 1 0.0 3 0.23561144205138868} PREDS {{259 0 0 0-1051 {}}} SUCCS {{259 0 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(9,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-101 LOC {1 0.2293165673845834 1 0.23561144205138868 1 0.23561144205138868 1 0.35926230748761756 3 0.35926230748761756} PREDS {{259 0 0 0-1052 {}} {258 0 0 0-1050 {}}} SUCCS {{258 0 0 0-1055 {}} {258 0 0 0-1062 {}} {258 0 0 0-1208 {}} {258 0 0 0-1365 {}} {258 0 0 0-1413 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-102 LOC {0 1.0 1 0.35926253230778166 1 0.35926253230778166 1 0.35926253230778166 3 0.35926253230778166} PREDS {} SUCCS {{259 0 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE 261.97 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_br(9,0,33,32) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {2.85 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-103 LOC {1 0.3529676576409764 1 0.35926253230778166 1 0.35926253230778166 1 0.9999997751798357 3 0.9999997751798357} PREDS {{259 0 0 0-1054 {}} {258 0 0 0-1053 {}}} SUCCS {{258 0 0 0-1057 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME for:for:w:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-104 LOC {0 1.0 2 0.24685245025651528 2 0.24685245025651528 2 0.24685245025651528 4 0.24685245025651528} PREDS {} SUCCS {{259 0 0 0-1057 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE 277.03 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_bl(32,0,33,10) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {2.85 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-105 LOC {2 0.0 2 0.24685245025651528 2 0.24685245025651528 2 0.8875896931285694 4 0.8875896931285694} PREDS {{259 0 0 0-1056 {}} {258 0 0 0-1055 {}}} SUCCS {{258 0 0 0-1349 {}} {258 0 0 0-1351 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-106 LOC {0 1.0 1 0.0 1 0.0 1 0.0 4 0.2985610880000978} PREDS {{262 0 0 0-1486 {}}} SUCCS {{259 0 0 0-1059 {}} {256 0 0 0-1486 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-107 LOC {0 1.0 1 0.0 1 0.0 4 0.2985610880000978} PREDS {{259 0 0 0-1058 {}}} SUCCS {{259 0 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(9,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-108 LOC {1 0.2293165673845834 1 0.2985610880000978 1 0.2985610880000978 1 0.42221195343632667 4 0.42221195343632667} PREDS {{259 0 0 0-1059 {}} {258 0 0 0-1049 {}}} SUCCS {{259 0 0 0-1061 {}} {258 0 0 0-1066 {}} {258 0 0 0-1086 {}} {258 0 0 0-1107 {}} {258 0 0 0-1110 {}} {258 0 0 0-1119 {}} {258 0 0 0-1125 {}} {258 0 0 0-1133 {}} {258 0 0 0-1139 {}} {258 0 0 0-1147 {}} {258 0 0 0-1154 {}} {258 0 0 0-1160 {}} {258 0 0 0-1164 {}} {258 0 0 0-1172 {}} {258 0 0 0-1177 {}} {258 0 0 0-1184 {}} {258 0 0 0-1189 {}} {258 0 0 0-1196 {}} {258 0 0 0-1202 {}} {258 0 0 0-1207 {}} {258 0 0 0-1365 {}} {258 0 0 0-1413 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(8-1) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-109 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 9 0.6582733505641502} PREDS {{259 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1062 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-110 LOC {1 0.3529676576409764 1 0.6582733505641502 1 0.6582733505641502 1 0.8875896931285695 9 0.8875896931285695} PREDS {{259 0 0 0-1061 {}} {258 0 0 0-1053 {}}} SUCCS {{258 0 0 0-1065 {}} {258 0 0 0-1069 {}} {258 0 0 0-1071 {}} {258 0 0 0-1073 {}} {258 0 0 0-1075 {}} {258 0 0 0-1077 {}} {258 0 0 0-1079 {}} {258 0 0 0-1081 {}} {258 0 0 0-1083 {}} {258 0 0 0-1085 {}} {258 0 0 0-1089 {}} {258 0 0 0-1091 {}} {258 0 0 0-1093 {}} {258 0 0 0-1095 {}} {258 0 0 0-1097 {}} {258 0 0 0-1099 {}} {258 0 0 0-1101 {}} {258 0 0 0-1103 {}} {258 0 0 0-1105 {}} {258 0 0 0-1106 {}} {258 0 0 0-1111 {}} {258 0 0 0-1112 {}} {258 0 0 0-1117 {}} {258 0 0 0-1118 {}} {258 0 0 0-1124 {}} {258 0 0 0-1126 {}} {258 0 0 0-1131 {}} {258 0 0 0-1132 {}} {258 0 0 0-1138 {}} {258 0 0 0-1140 {}} {258 0 0 0-1145 {}} {258 0 0 0-1146 {}} {258 0 0 0-1152 {}} {258 0 0 0-1153 {}} {258 0 0 0-1158 {}} {258 0 0 0-1159 {}} {258 0 0 0-1165 {}} {258 0 0 0-1166 {}} {258 0 0 0-1170 {}} {258 0 0 0-1171 {}} {258 0 0 0-1176 {}} {258 0 0 0-1178 {}} {258 0 0 0-1182 {}} {258 0 0 0-1183 {}} {258 0 0 0-1188 {}} {258 0 0 0-1190 {}} {258 0 0 0-1194 {}} {258 0 0 0-1195 {}} {258 0 0 0-1200 {}} {258 0 0 0-1201 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-111 LOC {0 1.0 0 1.0 0 1.0 0 1.0 9 0.8875899179487335} PREDS {} SUCCS {{259 0 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-112 LOC {0 1.0 0 1.0 0 1.0 9 0.8875899179487335} PREDS {{259 0 0 0-1063 {}}} SUCCS {{146 0 0 0-1065 {}} {146 0 0 0-1066 {}} {146 0 0 0-1067 {}} {130 0 0 0-1068 {}} {146 0 0 0-1085 {}} {146 0 0 0-1086 {}} {146 0 0 0-1087 {}} {130 0 0 0-1088 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-113 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1064 {}} {258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1067 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-114 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 9 0.8875899179487335} PREDS {{146 0 0 0-1064 {}} {258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1067 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE {} NAME for:for:a:conc#2 TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-115 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{259 0 0 0-1066 {}} {258 0 0 0-1065 {}} {146 0 0 0-1064 {}}} SUCCS {{259 0 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-116 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{259 0 0 0-1067 {}} {130 0 0 0-1064 {}}} SUCCS {{146 0 0 0-1069 {}} {130 0 0 0-1070 {}} {146 0 0 0-1071 {}} {130 0 0 0-1072 {}} {146 0 0 0-1073 {}} {130 0 0 0-1074 {}} {146 0 0 0-1075 {}} {130 0 0 0-1076 {}} {146 0 0 0-1077 {}} {130 0 0 0-1078 {}} {146 0 0 0-1079 {}} {130 0 0 0-1080 {}} {146 0 0 0-1081 {}} {130 0 0 0-1082 {}} {146 0 0 0-1083 {}} {130 0 0 0-1084 {}}} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-117 LOC {1 0.5822842250255598 9 0.0 9 0.0 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-118 LOC {7 1.0 9 0.9100719424460432 9 1.0 10 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1069 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {262 0 0 0-1446 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {262 0 0 0-1380 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}}} SUCCS {{592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {256 0 0 0-1380 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {256 0 0 0-1446 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#3 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-119 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1072 {}}} CYCLES {}}
set a(0-1072) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-120 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1071 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {256 0 0 0-1382 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {256 0 0 0-1448 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#4 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-121 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-122 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1073 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {256 0 0 0-1384 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {256 0 0 0-1450 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1075) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#5 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-123 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-124 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1075 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {256 0 0 0-1386 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {256 0 0 0-1452 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-125 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1078 {}}} CYCLES {}}
set a(0-1078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-126 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1077 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {256 0 0 0-1388 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {256 0 0 0-1454 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-127 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-128 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1079 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {256 0 0 0-1390 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {256 0 0 0-1456 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1081) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-129 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-130 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1081 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1084 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {256 0 0 0-1392 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {256 0 0 0-1458 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-131 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1068 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-132 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1083 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {130 0 0 0-1068 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {258 0 0 0-1205 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {256 0 0 0-1394 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {256 0 0 0-1460 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1085) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-133 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1064 {}} {258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1087 {}}} CYCLES {}}
set a(0-1086) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-134 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 9 0.8875899179487335} PREDS {{146 0 0 0-1064 {}} {258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {AREA_SCORE {} NAME for:for:a:conc#1 TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-135 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{259 0 0 0-1086 {}} {258 0 0 0-1085 {}} {146 0 0 0-1064 {}}} SUCCS {{259 0 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-136 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{259 0 0 0-1087 {}} {130 0 0 0-1064 {}}} SUCCS {{146 0 0 0-1089 {}} {130 0 0 0-1090 {}} {146 0 0 0-1091 {}} {130 0 0 0-1092 {}} {146 0 0 0-1093 {}} {130 0 0 0-1094 {}} {146 0 0 0-1095 {}} {130 0 0 0-1096 {}} {146 0 0 0-1097 {}} {130 0 0 0-1098 {}} {146 0 0 0-1099 {}} {130 0 0 0-1100 {}} {146 0 0 0-1101 {}} {130 0 0 0-1102 {}} {146 0 0 0-1103 {}} {130 0 0 0-1104 {}}} CYCLES {}}
set a(0-1089) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-137 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-138 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1089 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1398 {}} {256 0 0 0-1464 {}}} CYCLES {}}
set a(0-1091) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#10 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-139 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-140 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1091 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1400 {}} {256 0 0 0-1466 {}}} CYCLES {}}
set a(0-1093) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-141 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-142 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1093 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1402 {}} {256 0 0 0-1468 {}}} CYCLES {}}
set a(0-1095) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#12 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-143 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-144 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1095 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1404 {}} {256 0 0 0-1470 {}}} CYCLES {}}
set a(0-1097) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-145 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-146 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1097 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1406 {}} {256 0 0 0-1472 {}}} CYCLES {}}
set a(0-1099) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-147 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-148 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1099 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1408 {}} {256 0 0 0-1474 {}}} CYCLES {}}
set a(0-1101) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-149 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-150 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1101 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1410 {}} {256 0 0 0-1476 {}}} CYCLES {}}
set a(0-1103) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-151 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 9 0.8875899179487335} PREDS {{146 0 0 0-1088 {}} {258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-152 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 10 0.5395681690259144} PREDS {{259 0 0 0-1103 {}} {130 0 0 0-1088 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1205 {}} {256 0 0 0-1412 {}} {256 0 0 0-1478 {}}} CYCLES {}}
set a(0-1105) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-153 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1109 {}}} CYCLES {}}
set a(0-1106) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-154 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1109 {}}} CYCLES {}}
set a(0-1107) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-155 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1109 {}}} CYCLES {}}
set a(0-1108) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-156 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-157 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1108 {}} {258 0 0 0-1107 {}} {258 0 0 0-1106 {}} {258 0 0 0-1105 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1110) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-158 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1116 {}}} CYCLES {}}
set a(0-1111) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-159 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1113 {}}} CYCLES {}}
set a(0-1112) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-160 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1113 {}}} CYCLES {}}
set a(0-1113) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-161 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1112 {}} {258 0 0 0-1111 {}}} SUCCS {{258 0 0 0-1116 {}}} CYCLES {}}
set a(0-1114) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-162 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-163 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1114 {}}} SUCCS {{259 0 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-164 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1115 {}} {258 0 0 0-1113 {}} {258 0 0 0-1110 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1117) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-165 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1123 {}}} CYCLES {}}
set a(0-1118) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-166 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1120 {}}} CYCLES {}}
set a(0-1119) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-167 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-168 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1119 {}} {258 0 0 0-1118 {}}} SUCCS {{258 0 0 0-1123 {}}} CYCLES {}}
set a(0-1121) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-169 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1122 {}}} CYCLES {}}
set a(0-1122) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-170 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1121 {}}} SUCCS {{259 0 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-171 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1122 {}} {258 0 0 0-1120 {}} {258 0 0 0-1117 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1124) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-172 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1130 {}}} CYCLES {}}
set a(0-1125) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-173 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1130 {}}} CYCLES {}}
set a(0-1126) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-174 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-175 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1126 {}}} SUCCS {{258 0 0 0-1130 {}}} CYCLES {}}
set a(0-1128) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-176 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1129 {}}} CYCLES {}}
set a(0-1129) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-177 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1128 {}}} SUCCS {{259 0 0 0-1130 {}}} CYCLES {}}
set a(0-1130) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-178 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1129 {}} {258 0 0 0-1127 {}} {258 0 0 0-1125 {}} {258 0 0 0-1124 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1131) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-179 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1137 {}}} CYCLES {}}
set a(0-1132) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-180 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1134 {}}} CYCLES {}}
set a(0-1133) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-181 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1134 {}}} CYCLES {}}
set a(0-1134) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-182 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1133 {}} {258 0 0 0-1132 {}}} SUCCS {{258 0 0 0-1137 {}}} CYCLES {}}
set a(0-1135) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-183 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1136 {}}} CYCLES {}}
set a(0-1136) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-184 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1135 {}}} SUCCS {{259 0 0 0-1137 {}}} CYCLES {}}
set a(0-1137) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-185 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1136 {}} {258 0 0 0-1134 {}} {258 0 0 0-1131 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1138) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#17 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-186 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1144 {}}} CYCLES {}}
set a(0-1139) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-187 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1144 {}}} CYCLES {}}
set a(0-1140) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#19 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-188 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1141 {}}} CYCLES {}}
set a(0-1141) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-189 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1140 {}}} SUCCS {{258 0 0 0-1144 {}}} CYCLES {}}
set a(0-1142) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-190 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1143 {}}} CYCLES {}}
set a(0-1143) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-191 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1142 {}}} SUCCS {{259 0 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-192 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1143 {}} {258 0 0 0-1141 {}} {258 0 0 0-1139 {}} {258 0 0 0-1138 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1145) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-193 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1151 {}}} CYCLES {}}
set a(0-1146) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-194 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1151 {}}} CYCLES {}}
set a(0-1147) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-195 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-196 LOC {1 0.3529676576409764 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1147 {}}} SUCCS {{258 0 0 0-1151 {}}} CYCLES {}}
set a(0-1149) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-197 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-198 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1149 {}}} SUCCS {{259 0 0 0-1151 {}}} CYCLES {}}
set a(0-1151) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-199 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1150 {}} {258 0 0 0-1148 {}} {258 0 0 0-1146 {}} {258 0 0 0-1145 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1152) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#23 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-200 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1157 {}}} CYCLES {}}
set a(0-1153) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-201 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1157 {}}} CYCLES {}}
set a(0-1154) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-202 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1157 {}}} CYCLES {}}
set a(0-1155) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-203 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-204 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1155 {}}} SUCCS {{259 0 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-205 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1156 {}} {258 0 0 0-1154 {}} {258 0 0 0-1153 {}} {258 0 0 0-1152 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1158) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-206 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1161 {}}} CYCLES {}}
set a(0-1159) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-207 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1161 {}}} CYCLES {}}
set a(0-1160) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-208 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1161 {}}} CYCLES {}}
set a(0-1161) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-209 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1160 {}} {258 0 0 0-1159 {}} {258 0 0 0-1158 {}}} SUCCS {{258 0 0 0-1163 {}}} CYCLES {}}
set a(0-1162) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-210 LOC {0 1.0 10 0.0 10 0.0 10 0.0 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-211 LOC {1 0.5822842250255598 10 0.0 10 0.0 10 0.6627697538462008} PREDS {{259 0 0 0-1162 {}} {258 0 0 0-1161 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1164) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-212 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1169 {}}} CYCLES {}}
set a(0-1165) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-213 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1167 {}}} CYCLES {}}
set a(0-1166) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-214 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-215 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1166 {}} {258 0 0 0-1165 {}}} SUCCS {{258 0 0 0-1169 {}}} CYCLES {}}
set a(0-1168) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-216 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-217 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1168 {}} {258 0 0 0-1167 {}} {258 0 0 0-1164 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1170) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-218 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1175 {}}} CYCLES {}}
set a(0-1171) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-219 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1173 {}}} CYCLES {}}
set a(0-1172) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-220 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1173 {}}} CYCLES {}}
set a(0-1173) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-221 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1172 {}} {258 0 0 0-1171 {}}} SUCCS {{258 0 0 0-1175 {}}} CYCLES {}}
set a(0-1174) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-222 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1175 {}}} CYCLES {}}
set a(0-1175) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-223 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1174 {}} {258 0 0 0-1173 {}} {258 0 0 0-1170 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1176) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-224 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1181 {}}} CYCLES {}}
set a(0-1177) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-225 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1181 {}}} CYCLES {}}
set a(0-1178) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-226 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1179 {}}} CYCLES {}}
set a(0-1179) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-227 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1178 {}}} SUCCS {{258 0 0 0-1181 {}}} CYCLES {}}
set a(0-1180) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-228 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-229 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1180 {}} {258 0 0 0-1179 {}} {258 0 0 0-1177 {}} {258 0 0 0-1176 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1182) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-230 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1187 {}}} CYCLES {}}
set a(0-1183) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-231 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1185 {}}} CYCLES {}}
set a(0-1184) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-232 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1185 {}}} CYCLES {}}
set a(0-1185) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-233 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1184 {}} {258 0 0 0-1183 {}}} SUCCS {{258 0 0 0-1187 {}}} CYCLES {}}
set a(0-1186) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-234 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1187 {}}} CYCLES {}}
set a(0-1187) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-235 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1186 {}} {258 0 0 0-1185 {}} {258 0 0 0-1182 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1188) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#17 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-236 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1193 {}}} CYCLES {}}
set a(0-1189) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-237 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1193 {}}} CYCLES {}}
set a(0-1190) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#19 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-238 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-239 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1190 {}}} SUCCS {{258 0 0 0-1193 {}}} CYCLES {}}
set a(0-1192) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-240 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-241 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1192 {}} {258 0 0 0-1191 {}} {258 0 0 0-1189 {}} {258 0 0 0-1188 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1194) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-242 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1199 {}}} CYCLES {}}
set a(0-1195) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-243 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1199 {}}} CYCLES {}}
set a(0-1196) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-244 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1197 {}}} CYCLES {}}
set a(0-1197) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-245 LOC {1 0.3529676576409764 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1196 {}}} SUCCS {{258 0 0 0-1199 {}}} CYCLES {}}
set a(0-1198) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-246 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-247 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1198 {}} {258 0 0 0-1197 {}} {258 0 0 0-1195 {}} {258 0 0 0-1194 {}}} SUCCS {{258 0 0 0-1205 {}}} CYCLES {}}
set a(0-1200) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#23 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-248 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1204 {}}} CYCLES {}}
set a(0-1201) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-249 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1204 {}}} CYCLES {}}
set a(0-1202) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-250 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 10 0.6627697538462008} PREDS {{258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1204 {}}} CYCLES {}}
set a(0-1203) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-251 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {} SUCCS {{259 0 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-252 LOC {1 0.5822842250255598 1 0.8875899179487335 1 0.8875899179487335 10 0.6627697538462008} PREDS {{259 0 0 0-1203 {}} {258 0 0 0-1202 {}} {258 0 0 0-1201 {}} {258 0 0 0-1200 {}}} SUCCS {{259 0 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-253 LOC {8 0.5395683938460786 10 0.6627697538462008 10 0.6627697538462008 10 0.9999997751798358 10 0.9999997751798358} PREDS {{259 0 0 0-1204 {}} {258 0 0 0-1199 {}} {258 0 0 0-1193 {}} {258 0 0 0-1187 {}} {258 0 0 0-1181 {}} {258 0 0 0-1175 {}} {258 0 0 0-1169 {}} {258 0 0 0-1163 {}} {258 0 0 0-1157 {}} {258 0 0 0-1151 {}} {258 0 0 0-1144 {}} {258 0 0 0-1137 {}} {258 0 0 0-1130 {}} {258 0 0 0-1123 {}} {258 0 0 0-1116 {}} {258 0 0 0-1109 {}} {258 0 0 0-1104 {}} {258 0 0 0-1102 {}} {258 0 0 0-1100 {}} {258 0 0 0-1098 {}} {258 0 0 0-1096 {}} {258 0 0 0-1094 {}} {258 0 0 0-1092 {}} {258 0 0 0-1090 {}} {258 0 0 0-1084 {}} {258 0 0 0-1082 {}} {258 0 0 0-1080 {}} {258 0 0 0-1078 {}} {258 0 0 0-1076 {}} {258 0 0 0-1074 {}} {258 0 0 0-1072 {}} {258 0 0 0-1070 {}} {258 0 0 0-1046 {}} {258 0 0 0-1045 {}} {258 0 0 0-1044 {}} {258 0 0 0-1043 {}} {258 0 0 0-1042 {}} {258 0 0 0-1041 {}} {258 0 0 0-1040 {}} {258 0 0 0-1039 {}} {258 0 0 0-1038 {}} {258 0 0 0-1037 {}} {258 0 0 0-1036 {}} {258 0 0 0-1035 {}} {258 0 0 0-1034 {}} {258 0 0 0-1033 {}} {258 0 0 0-1032 {}} {258 0 0 0-1031 {}}} SUCCS {{258 0 0 0-1366 {}} {258 0 0 0-1429 {}}} CYCLES {}}
set a(0-1206) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-254 LOC {0 1.0 1 0.4222121782564908 1 0.4222121782564908 1 0.4222121782564908 4 0.4222121782564908} PREDS {} SUCCS {{259 0 0 0-1207 {}}} CYCLES {}}
set a(0-1207) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.03 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-255 LOC {1 0.3529676576409764 1 0.4222121782564908 1 0.4222121782564908 1 0.6549008232824481 4 0.6549008232824481} PREDS {{259 0 0 0-1206 {}} {258 0 0 0-1060 {}}} SUCCS {{258 0 0 0-1209 {}}} CYCLES {}}
set a(0-1208) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-256 LOC {1 0.3529676576409764 1 0.6549010481026122 1 0.6549010481026122 4 0.6549010481026122} PREDS {{258 0 0 0-1053 {}}} SUCCS {{259 0 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.03 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-257 LOC {1 0.5856565274870977 1 0.6549010481026122 1 0.6549010481026122 1 0.8875896931285695 4 0.8875896931285695} PREDS {{259 0 0 0-1208 {}} {258 0 0 0-1207 {}}} SUCCS {{258 0 0 0-1212 {}} {258 0 0 0-1214 {}} {258 0 0 0-1216 {}} {258 0 0 0-1218 {}} {258 0 0 0-1220 {}} {258 0 0 0-1222 {}} {258 0 0 0-1224 {}} {258 0 0 0-1226 {}} {258 0 0 0-1228 {}} {258 0 0 0-1230 {}} {258 0 0 0-1232 {}} {258 0 0 0-1234 {}} {258 0 0 0-1236 {}} {258 0 0 0-1238 {}} {258 0 0 0-1240 {}} {258 0 0 0-1242 {}} {258 0 0 0-1244 {}} {258 0 0 0-1246 {}} {258 0 0 0-1248 {}} {258 0 0 0-1249 {}} {258 0 0 0-1250 {}} {258 0 0 0-1253 {}} {258 0 0 0-1254 {}} {258 0 0 0-1255 {}} {258 0 0 0-1260 {}} {258 0 0 0-1261 {}} {258 0 0 0-1262 {}} {258 0 0 0-1267 {}} {258 0 0 0-1268 {}} {258 0 0 0-1269 {}} {258 0 0 0-1274 {}} {258 0 0 0-1275 {}} {258 0 0 0-1276 {}} {258 0 0 0-1281 {}} {258 0 0 0-1282 {}} {258 0 0 0-1283 {}} {258 0 0 0-1288 {}} {258 0 0 0-1289 {}} {258 0 0 0-1290 {}} {258 0 0 0-1295 {}} {258 0 0 0-1296 {}} {258 0 0 0-1297 {}} {258 0 0 0-1301 {}} {258 0 0 0-1302 {}} {258 0 0 0-1303 {}} {258 0 0 0-1307 {}} {258 0 0 0-1308 {}} {258 0 0 0-1309 {}} {258 0 0 0-1313 {}} {258 0 0 0-1314 {}} {258 0 0 0-1315 {}} {258 0 0 0-1319 {}} {258 0 0 0-1320 {}} {258 0 0 0-1321 {}} {258 0 0 0-1325 {}} {258 0 0 0-1326 {}} {258 0 0 0-1327 {}} {258 0 0 0-1331 {}} {258 0 0 0-1332 {}} {258 0 0 0-1333 {}} {258 0 0 0-1337 {}} {258 0 0 0-1338 {}} {258 0 0 0-1339 {}} {258 0 0 0-1343 {}} {258 0 0 0-1344 {}} {258 0 0 0-1345 {}}} CYCLES {}}
set a(0-1210) {AREA_SCORE {} NAME for:for:b:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-258 LOC {0 1.0 0 1.0 0 1.0 0 1.0 4 0.8875899179487335} PREDS {} SUCCS {{259 0 0 0-1211 {}}} CYCLES {}}
set a(0-1211) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-259 LOC {0 1.0 0 1.0 0 1.0 4 0.8875899179487335} PREDS {{259 0 0 0-1210 {}}} SUCCS {{146 0 0 0-1212 {}} {130 0 0 0-1213 {}} {146 0 0 0-1230 {}} {130 0 0 0-1231 {}}} CYCLES {}}
set a(0-1212) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-260 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1211 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1213 {}}} CYCLES {}}
set a(0-1213) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-261 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{259 0 0 0-1212 {}} {130 0 0 0-1211 {}}} SUCCS {{146 0 0 0-1214 {}} {130 0 0 0-1215 {}} {146 0 0 0-1216 {}} {130 0 0 0-1217 {}} {146 0 0 0-1218 {}} {130 0 0 0-1219 {}} {146 0 0 0-1220 {}} {130 0 0 0-1221 {}} {146 0 0 0-1222 {}} {130 0 0 0-1223 {}} {146 0 0 0-1224 {}} {130 0 0 0-1225 {}} {146 0 0 0-1226 {}} {130 0 0 0-1227 {}} {146 0 0 0-1228 {}} {130 0 0 0-1229 {}}} CYCLES {}}
set a(0-1214) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-262 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-263 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1214 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {256 0 0 0-1380 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {256 0 0 0-1446 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1216) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#3 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-264 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1217 {}}} CYCLES {}}
set a(0-1217) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-265 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1216 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {256 0 0 0-1382 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {256 0 0 0-1448 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1218) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#4 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-266 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1219 {}}} CYCLES {}}
set a(0-1219) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-267 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1218 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {256 0 0 0-1384 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {256 0 0 0-1450 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1220) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#5 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-268 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1221 {}}} CYCLES {}}
set a(0-1221) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-269 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1220 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {256 0 0 0-1386 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {256 0 0 0-1452 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1222) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-270 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-271 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1222 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {256 0 0 0-1388 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {256 0 0 0-1454 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1224) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-272 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1225 {}}} CYCLES {}}
set a(0-1225) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-273 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1224 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {256 0 0 0-1390 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {256 0 0 0-1456 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1226) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-274 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1227 {}}} CYCLES {}}
set a(0-1227) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-275 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1226 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1229 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {256 0 0 0-1392 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {256 0 0 0-1458 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1228) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-276 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1213 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1229 {}}} CYCLES {}}
set a(0-1229) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-277 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1228 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {130 0 0 0-1213 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {258 0 0 0-1348 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {256 0 0 0-1394 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {256 0 0 0-1460 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1230) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-278 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1211 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1231 {}}} CYCLES {}}
set a(0-1231) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-279 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{259 0 0 0-1230 {}} {130 0 0 0-1211 {}}} SUCCS {{146 0 0 0-1232 {}} {130 0 0 0-1233 {}} {146 0 0 0-1234 {}} {130 0 0 0-1235 {}} {146 0 0 0-1236 {}} {130 0 0 0-1237 {}} {146 0 0 0-1238 {}} {130 0 0 0-1239 {}} {146 0 0 0-1240 {}} {130 0 0 0-1241 {}} {146 0 0 0-1242 {}} {130 0 0 0-1243 {}} {146 0 0 0-1244 {}} {130 0 0 0-1245 {}} {146 0 0 0-1246 {}} {130 0 0 0-1247 {}}} CYCLES {}}
set a(0-1232) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-280 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1233 {}}} CYCLES {}}
set a(0-1233) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-281 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1232 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1398 {}} {256 0 0 0-1464 {}}} CYCLES {}}
set a(0-1234) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#10 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-282 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1235 {}}} CYCLES {}}
set a(0-1235) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-283 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1234 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1400 {}} {256 0 0 0-1466 {}}} CYCLES {}}
set a(0-1236) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-284 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1237 {}}} CYCLES {}}
set a(0-1237) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-285 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1236 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1402 {}} {256 0 0 0-1468 {}}} CYCLES {}}
set a(0-1238) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#12 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-286 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1239 {}}} CYCLES {}}
set a(0-1239) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-287 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1238 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1404 {}} {256 0 0 0-1470 {}}} CYCLES {}}
set a(0-1240) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-288 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1241 {}}} CYCLES {}}
set a(0-1241) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-289 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1240 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1406 {}} {256 0 0 0-1472 {}}} CYCLES {}}
set a(0-1242) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-290 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1243 {}}} CYCLES {}}
set a(0-1243) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-291 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1242 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1408 {}} {256 0 0 0-1474 {}}} CYCLES {}}
set a(0-1244) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-292 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1245 {}}} CYCLES {}}
set a(0-1245) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-293 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1244 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1410 {}} {256 0 0 0-1476 {}}} CYCLES {}}
set a(0-1246) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-294 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 4 0.8875899179487335} PREDS {{146 0 0 0-1231 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1247 {}}} CYCLES {}}
set a(0-1247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-295 LOC {1 1.0 1 0.9100719424460432 1 1.0 2 0.5395681690259144 5 0.5395681690259144} PREDS {{259 0 0 0-1246 {}} {130 0 0 0-1231 {}} {132 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1348 {}} {256 0 0 0-1412 {}} {256 0 0 0-1478 {}}} CYCLES {}}
set a(0-1248) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#4 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-296 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1252 {}}} CYCLES {}}
set a(0-1249) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#5 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-297 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1252 {}}} CYCLES {}}
set a(0-1250) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-298 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1252 {}}} CYCLES {}}
set a(0-1251) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-299 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1252 {}}} CYCLES {}}
set a(0-1252) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-300 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1251 {}} {258 0 0 0-1250 {}} {258 0 0 0-1249 {}} {258 0 0 0-1248 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1253) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-301 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1259 {}}} CYCLES {}}
set a(0-1254) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-302 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1256 {}}} CYCLES {}}
set a(0-1255) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-303 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1256 {}}} CYCLES {}}
set a(0-1256) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-304 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1255 {}} {258 0 0 0-1254 {}}} SUCCS {{258 0 0 0-1259 {}}} CYCLES {}}
set a(0-1257) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-305 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1258 {}}} CYCLES {}}
set a(0-1258) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-306 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1257 {}}} SUCCS {{259 0 0 0-1259 {}}} CYCLES {}}
set a(0-1259) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-307 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1258 {}} {258 0 0 0-1256 {}} {258 0 0 0-1253 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1260) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#10 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-308 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1266 {}}} CYCLES {}}
set a(0-1261) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-309 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1263 {}}} CYCLES {}}
set a(0-1262) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#12 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-310 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1263 {}}} CYCLES {}}
set a(0-1263) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-311 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1262 {}} {258 0 0 0-1261 {}}} SUCCS {{258 0 0 0-1266 {}}} CYCLES {}}
set a(0-1264) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-312 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1265 {}}} CYCLES {}}
set a(0-1265) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-313 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1264 {}}} SUCCS {{259 0 0 0-1266 {}}} CYCLES {}}
set a(0-1266) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-314 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1265 {}} {258 0 0 0-1263 {}} {258 0 0 0-1260 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1267) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-315 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1273 {}}} CYCLES {}}
set a(0-1268) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-316 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1273 {}}} CYCLES {}}
set a(0-1269) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-317 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1270 {}}} CYCLES {}}
set a(0-1270) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-318 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1269 {}}} SUCCS {{258 0 0 0-1273 {}}} CYCLES {}}
set a(0-1271) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-319 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-320 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1271 {}}} SUCCS {{259 0 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-321 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1272 {}} {258 0 0 0-1270 {}} {258 0 0 0-1268 {}} {258 0 0 0-1267 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1274) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#16 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-322 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1280 {}}} CYCLES {}}
set a(0-1275) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#17 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-323 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1277 {}}} CYCLES {}}
set a(0-1276) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#18 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-324 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1277 {}}} CYCLES {}}
set a(0-1277) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-325 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1276 {}} {258 0 0 0-1275 {}}} SUCCS {{258 0 0 0-1280 {}}} CYCLES {}}
set a(0-1278) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-326 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-327 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1278 {}}} SUCCS {{259 0 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-328 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1279 {}} {258 0 0 0-1277 {}} {258 0 0 0-1274 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1281) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#19 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-329 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1287 {}}} CYCLES {}}
set a(0-1282) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#20 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-330 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1287 {}}} CYCLES {}}
set a(0-1283) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#21 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-331 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1284 {}}} CYCLES {}}
set a(0-1284) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-332 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1283 {}}} SUCCS {{258 0 0 0-1287 {}}} CYCLES {}}
set a(0-1285) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-333 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1286 {}}} CYCLES {}}
set a(0-1286) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-334 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1285 {}}} SUCCS {{259 0 0 0-1287 {}}} CYCLES {}}
set a(0-1287) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-335 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1286 {}} {258 0 0 0-1284 {}} {258 0 0 0-1282 {}} {258 0 0 0-1281 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1288) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#22 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-336 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1294 {}}} CYCLES {}}
set a(0-1289) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#23 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-337 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1294 {}}} CYCLES {}}
set a(0-1290) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#24 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-338 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1291 {}}} CYCLES {}}
set a(0-1291) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-339 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1290 {}}} SUCCS {{258 0 0 0-1294 {}}} CYCLES {}}
set a(0-1292) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-340 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1293 {}}} CYCLES {}}
set a(0-1293) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-341 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1292 {}}} SUCCS {{259 0 0 0-1294 {}}} CYCLES {}}
set a(0-1294) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-342 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1293 {}} {258 0 0 0-1291 {}} {258 0 0 0-1289 {}} {258 0 0 0-1288 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1295) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#25 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-343 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1300 {}}} CYCLES {}}
set a(0-1296) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#26 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-344 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1300 {}}} CYCLES {}}
set a(0-1297) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#27 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-345 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1300 {}}} CYCLES {}}
set a(0-1298) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-346 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1299 {}}} CYCLES {}}
set a(0-1299) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-347 LOC {1 0.0 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1298 {}}} SUCCS {{259 0 0 0-1300 {}}} CYCLES {}}
set a(0-1300) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-348 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1299 {}} {258 0 0 0-1297 {}} {258 0 0 0-1296 {}} {258 0 0 0-1295 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1301) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#28 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-349 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1304 {}}} CYCLES {}}
set a(0-1302) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#29 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-350 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1304 {}}} CYCLES {}}
set a(0-1303) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#30 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-351 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1304 {}}} CYCLES {}}
set a(0-1304) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-352 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1303 {}} {258 0 0 0-1302 {}} {258 0 0 0-1301 {}}} SUCCS {{258 0 0 0-1306 {}}} CYCLES {}}
set a(0-1305) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-353 LOC {0 1.0 2 0.0 2 0.0 2 0.0 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1306 {}}} CYCLES {}}
set a(0-1306) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-354 LOC {1 0.8183453973332191 2 0.0 2 0.0 5 0.5420413257231408} PREDS {{259 0 0 0-1305 {}} {258 0 0 0-1304 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1307) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#31 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-355 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1312 {}}} CYCLES {}}
set a(0-1308) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#32 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-356 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1310 {}}} CYCLES {}}
set a(0-1309) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#33 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-357 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1310 {}}} CYCLES {}}
set a(0-1310) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-358 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1309 {}} {258 0 0 0-1308 {}}} SUCCS {{258 0 0 0-1312 {}}} CYCLES {}}
set a(0-1311) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-359 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1312 {}}} CYCLES {}}
set a(0-1312) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-360 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1311 {}} {258 0 0 0-1310 {}} {258 0 0 0-1307 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1313) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#34 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-361 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1318 {}}} CYCLES {}}
set a(0-1314) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#35 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-362 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1316 {}}} CYCLES {}}
set a(0-1315) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#36 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-363 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1316 {}}} CYCLES {}}
set a(0-1316) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-364 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1315 {}} {258 0 0 0-1314 {}}} SUCCS {{258 0 0 0-1318 {}}} CYCLES {}}
set a(0-1317) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-365 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1318 {}}} CYCLES {}}
set a(0-1318) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-366 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1317 {}} {258 0 0 0-1316 {}} {258 0 0 0-1313 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1319) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#37 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-367 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1324 {}}} CYCLES {}}
set a(0-1320) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#38 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-368 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1324 {}}} CYCLES {}}
set a(0-1321) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#39 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-369 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1322 {}}} CYCLES {}}
set a(0-1322) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-370 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1321 {}}} SUCCS {{258 0 0 0-1324 {}}} CYCLES {}}
set a(0-1323) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-371 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1324 {}}} CYCLES {}}
set a(0-1324) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-372 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1323 {}} {258 0 0 0-1322 {}} {258 0 0 0-1320 {}} {258 0 0 0-1319 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1325) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#40 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-373 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1330 {}}} CYCLES {}}
set a(0-1326) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#41 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-374 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1328 {}}} CYCLES {}}
set a(0-1327) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#42 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-375 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1328 {}}} CYCLES {}}
set a(0-1328) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-376 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1327 {}} {258 0 0 0-1326 {}}} SUCCS {{258 0 0 0-1330 {}}} CYCLES {}}
set a(0-1329) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-377 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1330 {}}} CYCLES {}}
set a(0-1330) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-378 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1329 {}} {258 0 0 0-1328 {}} {258 0 0 0-1325 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1331) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#43 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-379 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1336 {}}} CYCLES {}}
set a(0-1332) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#44 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-380 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1336 {}}} CYCLES {}}
set a(0-1333) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#45 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-381 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1334 {}}} CYCLES {}}
set a(0-1334) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-382 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1333 {}}} SUCCS {{258 0 0 0-1336 {}}} CYCLES {}}
set a(0-1335) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-383 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1336 {}}} CYCLES {}}
set a(0-1336) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-384 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1335 {}} {258 0 0 0-1334 {}} {258 0 0 0-1332 {}} {258 0 0 0-1331 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1337) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#46 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-385 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1342 {}}} CYCLES {}}
set a(0-1338) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#47 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-386 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1342 {}}} CYCLES {}}
set a(0-1339) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#48 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-387 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1340 {}}} CYCLES {}}
set a(0-1340) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-388 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1339 {}}} SUCCS {{258 0 0 0-1342 {}}} CYCLES {}}
set a(0-1341) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-389 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1342 {}}} CYCLES {}}
set a(0-1342) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-390 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1341 {}} {258 0 0 0-1340 {}} {258 0 0 0-1338 {}} {258 0 0 0-1337 {}}} SUCCS {{258 0 0 0-1348 {}}} CYCLES {}}
set a(0-1343) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#49 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-391 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1347 {}}} CYCLES {}}
set a(0-1344) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#50 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-392 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1347 {}}} CYCLES {}}
set a(0-1345) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#51 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-393 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1347 {}}} CYCLES {}}
set a(0-1346) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-394 LOC {0 1.0 1 0.8875899179487335 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {} SUCCS {{259 0 0 0-1347 {}}} CYCLES {}}
set a(0-1347) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-395 LOC {1 0.8183453973332191 1 0.8875899179487335 1 0.8875899179487335 5 0.5420413257231408} PREDS {{259 0 0 0-1346 {}} {258 0 0 0-1345 {}} {258 0 0 0-1344 {}} {258 0 0 0-1343 {}}} SUCCS {{259 0 0 0-1348 {}}} CYCLES {}}
set a(0-1348) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-396 LOC {2 0.5395683938460786 2 0.6627697538462008 2 0.6627697538462008 2 0.9999997751798358 5 0.8792713470567758} PREDS {{259 0 0 0-1347 {}} {258 0 0 0-1342 {}} {258 0 0 0-1336 {}} {258 0 0 0-1330 {}} {258 0 0 0-1324 {}} {258 0 0 0-1318 {}} {258 0 0 0-1312 {}} {258 0 0 0-1306 {}} {258 0 0 0-1300 {}} {258 0 0 0-1294 {}} {258 0 0 0-1287 {}} {258 0 0 0-1280 {}} {258 0 0 0-1273 {}} {258 0 0 0-1266 {}} {258 0 0 0-1259 {}} {258 0 0 0-1252 {}} {258 0 0 0-1247 {}} {258 0 0 0-1245 {}} {258 0 0 0-1243 {}} {258 0 0 0-1241 {}} {258 0 0 0-1239 {}} {258 0 0 0-1237 {}} {258 0 0 0-1235 {}} {258 0 0 0-1233 {}} {258 0 0 0-1229 {}} {258 0 0 0-1227 {}} {258 0 0 0-1225 {}} {258 0 0 0-1223 {}} {258 0 0 0-1221 {}} {258 0 0 0-1219 {}} {258 0 0 0-1217 {}} {258 0 0 0-1215 {}} {258 0 0 0-1030 {}} {258 0 0 0-1029 {}} {258 0 0 0-1028 {}} {258 0 0 0-1027 {}} {258 0 0 0-1026 {}} {258 0 0 0-1025 {}} {258 0 0 0-1024 {}} {258 0 0 0-1023 {}} {258 0 0 0-1022 {}} {258 0 0 0-1021 {}} {258 0 0 0-1020 {}} {258 0 0 0-1019 {}} {258 0 0 0-1018 {}} {258 0 0 0-1017 {}} {258 0 0 0-1016 {}} {258 0 0 0-1015 {}}} SUCCS {{258 0 0 0-1350 {}} {258 0 0 0-1352 {}}} CYCLES {}}
set a(0-1349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-397 LOC {2 1.0 2 0.9100719424460432 2 1.0 3 0.5395681690259144 7 0.5395681690259144} PREDS {{258 0 0 0-1057 {}} {80 -2 0 0-1351 {}}} SUCCS {{259 0 0 0-1350 {}} {80 -2 0 0-1351 {}}} CYCLES {}}
set a(0-1350) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-398 LOC {3 1.0 3 1.0 3 1.0 4 0.9999 9 0.9999} PREDS {{259 0 0 0-1349 {}} {258 0 0 0-1348 {}}} SUCCS {{258 0 0 0-1356 {}}} CYCLES {}}
set a(0-1351) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-399 LOC {2 1.0 2 0.9100719424460432 2 1.0 3 0.5395681690259144 5 0.5395681690259144} PREDS {{80 -2 0 0-1349 {}} {258 0 0 0-1057 {}}} SUCCS {{80 -2 0 0-1349 {}} {259 0 0 0-1352 {}}} CYCLES {}}
set a(0-1352) {AREA_SCORE 2604.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2) QUANTITY 1 MULTICYCLE mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2) MINCLKPRD 4.44 NAME mult:t:mul TYPE MUL DELAY {2cy+1.44 ns} INPUT_DELAY {0.54 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-400 LOC {3 1.0 3 0.9028776978417266 3 1.0 6 0.3237228213779515 8 0.3237228213779515} PREDS {{259 0 0 0-1351 {}} {258 0 0 0-1348 {}}} SUCCS {{259 0 0 0-1353 {}}} CYCLES {}}
set a(0-1353) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-401 LOC {6 0.32372296076645324 6 0.32372296076645324 6 0.32372296076645324 8 1.0} PREDS {{259 0 0 0-1352 {}}} SUCCS {{259 0 0 0-1354 {}}} CYCLES {}}
set a(0-1354) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-402 LOC {6 1.0 7 1.0 7 1.0 8 0.9999 9 0.9999} PREDS {{259 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1355 {}}} CYCLES {}}
set a(0-1355) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-403 LOC {8 0.0 9 0.0580035124103878 9 0.0580035124103878 10 0.07598912553859043} PREDS {{259 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1356 {}}} CYCLES {}}
set a(0-1356) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-404 LOC {8 0.0 9 0.0580035124103878 9 0.0580035124103878 9 0.36488281159018093 10 0.38286842471838356} PREDS {{259 0 0 0-1355 {}} {258 0 0 0-1350 {}}} SUCCS {{259 0 0 0-1357 {}} {258 0 0 0-1363 {}} {258 0 0 0-1364 {}}} CYCLES {}}
set a(0-1357) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-405 LOC {8 0.30687952399995716 9 0.364883036410345 9 0.364883036410345 10 0.38286864953854755} PREDS {{259 0 0 0-1356 {}}} SUCCS {{258 0 0 0-1359 {}}} CYCLES {}}
set a(0-1358) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-406 LOC {0 1.0 9 0.364883036410345 9 0.364883036410345 10 0.38286864953854755} PREDS {} SUCCS {{259 0 0 0-1359 {}}} CYCLES {}}
set a(0-1359) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-407 LOC {8 0.30687952399995716 9 0.364883036410345 9 0.364883036410345 9 0.6751346380516761 10 0.6931202511798786} PREDS {{259 0 0 0-1358 {}} {258 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1360 {}}} CYCLES {}}
set a(0-1360) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-408 LOC {8 0.6171313504614523 9 0.6751348628718401 9 0.6751348628718401 10 0.6931204760000428} PREDS {{259 0 0 0-1359 {}}} SUCCS {{259 0 0 0-1361 {}} {258 0 0 0-1364 {}}} CYCLES {}}
set a(0-1361) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-409 LOC {8 0.6171313504614523 9 0.6751348628718401 9 0.6751348628718401 10 0.6931204760000428} PREDS {{259 0 0 0-1360 {}}} SUCCS {{146 0 0 0-1362 {}} {146 0 0 0-1363 {}}} CYCLES {}}
set a(0-1362) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-410 LOC {8 0.6171313504614523 9 0.6751348628718401 9 0.6751348628718401 10 0.6931204760000428} PREDS {{146 0 0 0-1361 {}}} SUCCS {{259 0 0 0-1363 {}}} CYCLES {}}
set a(0-1363) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-411 LOC {8 0.6171313504614523 9 0.6751348628718401 9 0.6751348628718401 9 0.9820141620516332 10 0.999999775179836} PREDS {{259 0 0 0-1362 {}} {146 0 0 0-1361 {}} {258 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1364 {}}} CYCLES {}}
set a(0-1364) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-412 LOC {8 0.9240108744614094 9 0.9820143868717973 9 0.9820143868717973 9 0.9999997751798358 11 0.25247272953891453} PREDS {{259 0 0 0-1363 {}} {258 0 0 0-1360 {}} {258 0 0 0-1356 {}} {258 0 0 0-1014 {}}} SUCCS {{258 0 0 0-1366 {}} {258 0 0 0-1428 {}}} CYCLES {}}
set a(0-1365) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-413 LOC {1 0.3529676576409764 1 0.7706834326154165 1 0.7706834326154165 1 0.9999997751798358 11 0.8875896931285695} PREDS {{258 0 0 0-1060 {}} {258 0 0 0-1053 {}}} SUCCS {{258 0 0 0-1377 {}} {258 0 0 0-1379 {}} {258 0 0 0-1381 {}} {258 0 0 0-1383 {}} {258 0 0 0-1385 {}} {258 0 0 0-1387 {}} {258 0 0 0-1389 {}} {258 0 0 0-1391 {}} {258 0 0 0-1393 {}} {258 0 0 0-1395 {}} {258 0 0 0-1397 {}} {258 0 0 0-1399 {}} {258 0 0 0-1401 {}} {258 0 0 0-1403 {}} {258 0 0 0-1405 {}} {258 0 0 0-1407 {}} {258 0 0 0-1409 {}} {258 0 0 0-1411 {}}} CYCLES {}}
set a(0-1366) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-414 LOC {9 0.0 11 0.2524729543590786 11 0.2524729543590786 11 0.5593522535388717 11 0.5593522535388717} PREDS {{258 0 0 0-1364 {}} {258 0 0 0-1205 {}}} SUCCS {{258 0 0 0-1368 {}} {258 0 0 0-1373 {}} {258 0 0 0-1374 {}}} CYCLES {}}
set a(0-1367) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-415 LOC {0 1.0 11 0.5593524783590358 11 0.5593524783590358 11 0.5593524783590358} PREDS {} SUCCS {{258 0 0 0-1369 {}}} CYCLES {}}
set a(0-1368) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-416 LOC {9 0.30687952399995716 11 0.5593524783590358 11 0.5593524783590358 11 0.5593524783590358} PREDS {{258 0 0 0-1366 {}}} SUCCS {{259 0 0 0-1369 {}}} CYCLES {}}
set a(0-1369) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-417 LOC {9 0.30687952399995716 11 0.5593524783590358 11 0.5593524783590358 11 0.8696040800003669 11 0.8696040800003669} PREDS {{259 0 0 0-1368 {}} {258 0 0 0-1367 {}}} SUCCS {{259 0 0 0-1370 {}}} CYCLES {}}
set a(0-1370) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-418 LOC {9 0.6171313504614523 11 0.8696043048205309 11 0.8696043048205309 11 0.8696043048205309} PREDS {{259 0 0 0-1369 {}}} SUCCS {{259 0 0 0-1371 {}} {258 0 0 0-1374 {}}} CYCLES {}}
set a(0-1371) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-419 LOC {9 0.6171313504614523 11 1.0 11 1.0 12 1.0} PREDS {{259 0 0 0-1370 {}}} SUCCS {{658 0 0 0-1372 {}} {658 0 0 0-1373 {}}} CYCLES {}}
set a(0-1372) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-420 LOC {0 1.0 11 0.5627247808205738 11 0.5627247808205738 11 0.5627247808205738} PREDS {{658 0 0 0-1371 {}}} SUCCS {{259 0 0 0-1373 {}}} CYCLES {}}
set a(0-1373) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-421 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.8696040800003668 11 0.8696040800003668} PREDS {{259 0 0 0-1372 {}} {658 0 0 0-1371 {}} {258 0 0 0-1366 {}}} SUCCS {{259 0 0 0-1374 {}}} CYCLES {}}
set a(0-1374) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-422 LOC {9 0.6171313504614523 11 0.8696043048205309 11 0.8696043048205309 11 0.8875896931285694 11 0.8875896931285694} PREDS {{259 0 0 0-1373 {}} {258 0 0 0-1370 {}} {258 0 0 0-1366 {}} {258 0 0 0-1013 {}}} SUCCS {{258 0 0 0-1380 {}} {258 0 0 0-1382 {}} {258 0 0 0-1384 {}} {258 0 0 0-1386 {}} {258 0 0 0-1388 {}} {258 0 0 0-1390 {}} {258 0 0 0-1392 {}} {258 0 0 0-1394 {}} {258 0 0 0-1398 {}} {258 0 0 0-1400 {}} {258 0 0 0-1402 {}} {258 0 0 0-1404 {}} {258 0 0 0-1406 {}} {258 0 0 0-1408 {}} {258 0 0 0-1410 {}} {258 0 0 0-1412 {}}} CYCLES {}}
set a(0-1375) {AREA_SCORE {} NAME for:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-423 LOC {0 1.0 0 1.0 0 1.0 0 1.0 11 0.8875899179487335} PREDS {} SUCCS {{259 0 0 0-1376 {}}} CYCLES {}}
set a(0-1376) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-424 LOC {0 1.0 0 1.0 0 1.0 11 0.8875899179487335} PREDS {{259 0 0 0-1375 {}}} SUCCS {{146 0 0 0-1377 {}} {130 0 0 0-1378 {}} {146 0 0 0-1395 {}} {130 0 0 0-1396 {}}} CYCLES {}}
set a(0-1377) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(9:0))(2-0)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-425 LOC {1 0.5822842250255598 1 1.0 1 1.0 11 0.8875899179487335} PREDS {{146 0 0 0-1376 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1378 {}}} CYCLES {}}
set a(0-1378) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-426 LOC {1 0.5822842250255598 1 1.0 1 1.0 11 0.8875899179487335} PREDS {{259 0 0 0-1377 {}} {130 0 0 0-1376 {}}} SUCCS {{146 0 0 0-1379 {}} {130 0 0 0-1380 {}} {146 0 0 0-1381 {}} {130 0 0 0-1382 {}} {146 0 0 0-1383 {}} {130 0 0 0-1384 {}} {146 0 0 0-1385 {}} {130 0 0 0-1386 {}} {146 0 0 0-1387 {}} {130 0 0 0-1388 {}} {146 0 0 0-1389 {}} {130 0 0 0-1390 {}} {146 0 0 0-1391 {}} {130 0 0 0-1392 {}} {146 0 0 0-1393 {}} {130 0 0 0-1394 {}}} CYCLES {}}
set a(0-1379) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-427 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1380 {}}} CYCLES {}}
set a(0-1380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-428 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1380 {}} {259 0 0 0-1379 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {80 -2 0 0-1229 {}} {80 -2 0 0-1227 {}} {80 -2 0 0-1225 {}} {80 -2 0 0-1223 {}} {80 -2 0 0-1221 {}} {80 -2 0 0-1219 {}} {80 -2 0 0-1217 {}} {256 0 0 0-1215 {}} {80 -2 0 0-1215 {}} {80 -2 0 0-1084 {}} {80 -2 0 0-1082 {}} {80 -2 0 0-1080 {}} {80 -2 0 0-1078 {}} {80 -2 0 0-1076 {}} {80 -2 0 0-1074 {}} {80 -2 0 0-1072 {}} {256 0 0 0-1070 {}} {80 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {80 -2 0 0-1460 {}} {80 -2 0 0-1458 {}} {80 -2 0 0-1456 {}} {80 -2 0 0-1454 {}} {80 -2 0 0-1452 {}} {80 -2 0 0-1450 {}} {80 -2 0 0-1448 {}} {80 -2 0 0-1446 {}} {80 -2 0 0-1394 {}} {80 -2 0 0-1392 {}} {80 -2 0 0-1390 {}} {80 -2 0 0-1388 {}} {80 -2 0 0-1386 {}} {80 -2 0 0-1384 {}} {80 -2 0 0-1382 {}}} SUCCS {{262 0 0 0-1070 {}} {592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {262 0 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1381) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#3 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-429 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1382 {}}} CYCLES {}}
set a(0-1382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-430 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1382 {}} {259 0 0 0-1381 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {256 0 0 0-1217 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {256 0 0 0-1072 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {262 0 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1383) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#4 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-431 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1384 {}}} CYCLES {}}
set a(0-1384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-432 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1384 {}} {259 0 0 0-1383 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {256 0 0 0-1219 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {256 0 0 0-1074 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {262 0 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1385) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#5 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-433 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1386 {}}} CYCLES {}}
set a(0-1386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-434 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1386 {}} {259 0 0 0-1385 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {256 0 0 0-1221 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {256 0 0 0-1076 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {262 0 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1387) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-435 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1388 {}}} CYCLES {}}
set a(0-1388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-436 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1388 {}} {259 0 0 0-1387 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {256 0 0 0-1223 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {256 0 0 0-1078 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {262 0 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1389) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-437 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1390 {}}} CYCLES {}}
set a(0-1390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-438 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1390 {}} {259 0 0 0-1389 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {256 0 0 0-1225 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {256 0 0 0-1080 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {262 0 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1391) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-439 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1392 {}}} CYCLES {}}
set a(0-1392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-440 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1392 {}} {259 0 0 0-1391 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {592 -2 0 0-1229 {}} {256 0 0 0-1227 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {256 0 0 0-1082 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1394 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {262 0 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1393) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-441 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1378 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1394 {}}} CYCLES {}}
set a(0-1394) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-442 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1394 {}} {259 0 0 0-1393 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {130 0 0 0-1378 {}} {258 0 0 0-1374 {}} {256 0 0 0-1229 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {256 0 0 0-1084 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {262 0 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1395) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(9:0))(2-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-443 LOC {1 0.5822842250255598 1 1.0 1 1.0 11 0.8875899179487335} PREDS {{146 0 0 0-1376 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1396 {}}} CYCLES {}}
set a(0-1396) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-444 LOC {1 0.5822842250255598 1 1.0 1 1.0 11 0.8875899179487335} PREDS {{259 0 0 0-1395 {}} {130 0 0 0-1376 {}}} SUCCS {{146 0 0 0-1397 {}} {130 0 0 0-1398 {}} {146 0 0 0-1399 {}} {130 0 0 0-1400 {}} {146 0 0 0-1401 {}} {130 0 0 0-1402 {}} {146 0 0 0-1403 {}} {130 0 0 0-1404 {}} {146 0 0 0-1405 {}} {130 0 0 0-1406 {}} {146 0 0 0-1407 {}} {130 0 0 0-1408 {}} {146 0 0 0-1409 {}} {130 0 0 0-1410 {}} {146 0 0 0-1411 {}} {130 0 0 0-1412 {}}} CYCLES {}}
set a(0-1397) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-445 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1398 {}}} CYCLES {}}
set a(0-1398) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-446 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1398 {}} {259 0 0 0-1397 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1233 {}} {256 0 0 0-1090 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1398 {}}} CYCLES {}}
set a(0-1399) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#10 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-447 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1400 {}}} CYCLES {}}
set a(0-1400) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-448 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1400 {}} {259 0 0 0-1399 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1235 {}} {256 0 0 0-1092 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1400 {}}} CYCLES {}}
set a(0-1401) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-449 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1402 {}}} CYCLES {}}
set a(0-1402) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-450 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1402 {}} {259 0 0 0-1401 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1237 {}} {256 0 0 0-1094 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1402 {}}} CYCLES {}}
set a(0-1403) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#12 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-451 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1404 {}}} CYCLES {}}
set a(0-1404) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-452 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1404 {}} {259 0 0 0-1403 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1239 {}} {256 0 0 0-1096 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1404 {}}} CYCLES {}}
set a(0-1405) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-453 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1406 {}}} CYCLES {}}
set a(0-1406) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-454 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1406 {}} {259 0 0 0-1405 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1241 {}} {256 0 0 0-1098 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1406 {}}} CYCLES {}}
set a(0-1407) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-455 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1408 {}}} CYCLES {}}
set a(0-1408) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-456 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1408 {}} {259 0 0 0-1407 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1243 {}} {256 0 0 0-1100 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1408 {}}} CYCLES {}}
set a(0-1409) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-457 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1410 {}}} CYCLES {}}
set a(0-1410) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-458 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1410 {}} {259 0 0 0-1409 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1245 {}} {256 0 0 0-1102 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1410 {}}} CYCLES {}}
set a(0-1411) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-459 LOC {1 0.5822842250255598 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1396 {}} {258 0 0 0-1365 {}}} SUCCS {{259 0 0 0-1412 {}}} CYCLES {}}
set a(0-1412) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-460 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1412 {}} {259 0 0 0-1411 {}} {130 0 0 0-1396 {}} {258 0 0 0-1374 {}} {256 0 0 0-1247 {}} {256 0 0 0-1104 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1412 {}}} CYCLES {}}
set a(0-1413) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-461 LOC {1 0.3529676576409764 1 0.7706834326154165 1 0.7706834326154165 1 0.9999997751798358 11 0.6549008232824481} PREDS {{258 0 0 0-1060 {}} {258 0 0 0-1053 {}}} SUCCS {{258 0 0 0-1427 {}}} CYCLES {}}
set a(0-1414) {AREA_SCORE {} NAME for:for:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-462 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1426 {}}} CYCLES {}}
set a(0-1415) {AREA_SCORE {} NAME for:nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-463 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1416) {AREA_SCORE {} NAME for:nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-464 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1417) {AREA_SCORE {} NAME for:nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-465 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1418) {AREA_SCORE {} NAME for:nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-466 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1419) {AREA_SCORE {} NAME for:nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-467 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1420) {AREA_SCORE {} NAME for:nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-468 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1421) {AREA_SCORE {} NAME for:nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-469 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1422) {AREA_SCORE {} NAME for:nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-470 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1423) {AREA_SCORE {} NAME for:nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-471 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{258 0 0 0-1425 {}}} CYCLES {}}
set a(0-1424) {AREA_SCORE {} NAME for:nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-472 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {} SUCCS {{259 0 0 0-1425 {}}} CYCLES {}}
set a(0-1425) {AREA_SCORE {} NAME for:nn:conc TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-473 LOC {0 1.0 1 0.16534956522927743 1 0.16534956522927743 10 0.16534956522927743} PREDS {{259 0 0 0-1424 {}} {258 0 0 0-1423 {}} {258 0 0 0-1422 {}} {258 0 0 0-1421 {}} {258 0 0 0-1420 {}} {258 0 0 0-1419 {}} {258 0 0 0-1418 {}} {258 0 0 0-1417 {}} {258 0 0 0-1416 {}} {258 0 0 0-1415 {}}} SUCCS {{259 0 0 0-1426 {}}} CYCLES {}}
set a(0-1426) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {3.71 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-474 LOC {1 0.0 1 0.16534956522927743 1 0.16534956522927743 1 0.9999997796762391 10 0.9999997796762391} PREDS {{259 0 0 0-1425 {}} {258 0 0 0-1414 {}}} SUCCS {{259 0 0 0-1427 {}}} CYCLES {}}
set a(0-1427) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-475 LOC {2 0.0 2 0.7673111301538786 2 0.7673111301538786 2 0.999999775179836 11 0.8875896931285695} PREDS {{259 0 0 0-1426 {}} {258 0 0 0-1413 {}}} SUCCS {{258 0 0 0-1443 {}} {258 0 0 0-1445 {}} {258 0 0 0-1447 {}} {258 0 0 0-1449 {}} {258 0 0 0-1451 {}} {258 0 0 0-1453 {}} {258 0 0 0-1455 {}} {258 0 0 0-1457 {}} {258 0 0 0-1459 {}} {258 0 0 0-1461 {}} {258 0 0 0-1463 {}} {258 0 0 0-1465 {}} {258 0 0 0-1467 {}} {258 0 0 0-1469 {}} {258 0 0 0-1471 {}} {258 0 0 0-1473 {}} {258 0 0 0-1475 {}} {258 0 0 0-1477 {}}} CYCLES {}}
set a(0-1428) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-476 LOC {8 0.9419964875896121 11 0.2558452568206166 11 0.2558452568206166 11 0.2558452568206166} PREDS {{258 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1429 {}}} CYCLES {}}
set a(0-1429) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-477 LOC {9 0.0 11 0.2558452568206166 11 0.2558452568206166 11 0.5627245560004097 11 0.5627245560004097} PREDS {{259 0 0 0-1428 {}} {258 0 0 0-1205 {}}} SUCCS {{259 0 0 0-1430 {}} {258 0 0 0-1432 {}} {258 0 0 0-1435 {}} {258 0 0 0-1439 {}}} CYCLES {}}
set a(0-1430) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-478 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.5627247808205738} PREDS {{259 0 0 0-1429 {}}} SUCCS {{259 0 0 0-1431 {}}} CYCLES {}}
set a(0-1431) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-479 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.5627247808205738} PREDS {{259 0 0 0-1430 {}}} SUCCS {{146 0 0 0-1432 {}} {146 0 0 0-1433 {}} {146 0 0 0-1434 {}} {146 0 0 0-1435 {}} {146 0 0 0-1436 {}}} CYCLES {}}
set a(0-1432) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-480 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.5627247808205738} PREDS {{146 0 0 0-1431 {}} {258 0 0 0-1429 {}}} SUCCS {{259 0 0 0-1433 {}}} CYCLES {}}
set a(0-1433) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-481 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.5627247808205738} PREDS {{259 0 0 0-1432 {}} {146 0 0 0-1431 {}}} SUCCS {{259 0 0 0-1434 {}}} CYCLES {}}
set a(0-1434) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-482 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.8696040800003668 11 0.8696040800003668} PREDS {{259 0 0 0-1433 {}} {146 0 0 0-1431 {}}} SUCCS {{258 0 0 0-1440 {}}} CYCLES {}}
set a(0-1435) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-483 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.8696043048205309} PREDS {{146 0 0 0-1431 {}} {258 0 0 0-1429 {}}} SUCCS {{259 0 0 0-1436 {}}} CYCLES {}}
set a(0-1436) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-484 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.8696043048205309} PREDS {{259 0 0 0-1435 {}} {146 0 0 0-1431 {}}} SUCCS {{259 0 0 0-1437 {}}} CYCLES {}}
set a(0-1437) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-485 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.8696043048205309} PREDS {{259 0 0 0-1436 {}} {258 0 0 0-1011 {}}} SUCCS {{259 0 0 0-1438 {}}} CYCLES {}}
set a(0-1438) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-486 LOC {9 0.30687952399995716 11 0.8696043048205309 11 0.8696043048205309 11 0.8696043048205309} PREDS {{259 0 0 0-1437 {}}} SUCCS {{258 0 0 0-1440 {}}} CYCLES {}}
set a(0-1439) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-487 LOC {9 0.30687952399995716 11 0.5627247808205738 11 0.5627247808205738 11 0.8696043048205309} PREDS {{258 0 0 0-1429 {}}} SUCCS {{259 0 0 0-1440 {}}} CYCLES {}}
set a(0-1440) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-488 LOC {9 0.6137590479999143 11 0.8696043048205309 11 0.8696043048205309 11 0.8875896931285694 11 0.8875896931285694} PREDS {{259 0 0 0-1439 {}} {258 0 0 0-1438 {}} {258 0 0 0-1434 {}} {258 0 0 0-1012 {}}} SUCCS {{258 0 0 0-1446 {}} {258 0 0 0-1448 {}} {258 0 0 0-1450 {}} {258 0 0 0-1452 {}} {258 0 0 0-1454 {}} {258 0 0 0-1456 {}} {258 0 0 0-1458 {}} {258 0 0 0-1460 {}} {258 0 0 0-1464 {}} {258 0 0 0-1466 {}} {258 0 0 0-1468 {}} {258 0 0 0-1470 {}} {258 0 0 0-1472 {}} {258 0 0 0-1474 {}} {258 0 0 0-1476 {}} {258 0 0 0-1478 {}}} CYCLES {}}
set a(0-1441) {AREA_SCORE {} NAME for:for:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-489 LOC {0 1.0 0 1.0 0 1.0 0 1.0 11 0.8875899179487335} PREDS {} SUCCS {{259 0 0 0-1442 {}}} CYCLES {}}
set a(0-1442) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-490 LOC {0 1.0 0 1.0 0 1.0 11 0.8875899179487335} PREDS {{259 0 0 0-1441 {}}} SUCCS {{146 0 0 0-1443 {}} {130 0 0 0-1444 {}} {146 0 0 0-1461 {}} {130 0 0 0-1462 {}}} CYCLES {}}
set a(0-1443) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-491 LOC {2 0.23268886984612136 2 1.0 2 1.0 11 0.8875899179487335} PREDS {{146 0 0 0-1442 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1444 {}}} CYCLES {}}
set a(0-1444) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-492 LOC {2 0.23268886984612136 2 1.0 2 1.0 11 0.8875899179487335} PREDS {{259 0 0 0-1443 {}} {130 0 0 0-1442 {}}} SUCCS {{146 0 0 0-1445 {}} {130 0 0 0-1446 {}} {146 0 0 0-1447 {}} {130 0 0 0-1448 {}} {146 0 0 0-1449 {}} {130 0 0 0-1450 {}} {146 0 0 0-1451 {}} {130 0 0 0-1452 {}} {146 0 0 0-1453 {}} {130 0 0 0-1454 {}} {146 0 0 0-1455 {}} {130 0 0 0-1456 {}} {146 0 0 0-1457 {}} {130 0 0 0-1458 {}} {146 0 0 0-1459 {}} {130 0 0 0-1460 {}}} CYCLES {}}
set a(0-1445) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#2 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-493 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1446 {}}} CYCLES {}}
set a(0-1446) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-494 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1446 {}} {259 0 0 0-1445 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {256 0 0 0-1215 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {256 0 0 0-1070 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}}} SUCCS {{262 0 0 0-1070 {}} {592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {262 0 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1447) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#3 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-495 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1448 {}}} CYCLES {}}
set a(0-1448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-496 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1448 {}} {259 0 0 0-1447 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {256 0 0 0-1217 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {256 0 0 0-1072 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {262 0 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1449) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#4 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-497 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1450 {}}} CYCLES {}}
set a(0-1450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-498 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1450 {}} {259 0 0 0-1449 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {256 0 0 0-1219 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {256 0 0 0-1074 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {262 0 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1451) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#5 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-499 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1452 {}}} CYCLES {}}
set a(0-1452) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-500 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1452 {}} {259 0 0 0-1451 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {256 0 0 0-1221 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {256 0 0 0-1076 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {262 0 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1453) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#6 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-501 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1454 {}}} CYCLES {}}
set a(0-1454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-502 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1454 {}} {259 0 0 0-1453 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {256 0 0 0-1223 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {256 0 0 0-1078 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {262 0 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1455) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#7 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-503 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1456 {}}} CYCLES {}}
set a(0-1456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-504 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1456 {}} {259 0 0 0-1455 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {256 0 0 0-1225 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {256 0 0 0-1080 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}} {592 -2 0 0-1458 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {262 0 0 0-1456 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1457) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#8 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-505 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1458 {}}} CYCLES {}}
set a(0-1458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-506 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1458 {}} {259 0 0 0-1457 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {592 -2 0 0-1229 {}} {256 0 0 0-1227 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1084 {}} {256 0 0 0-1082 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}} {592 -2 0 0-1460 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {262 0 0 0-1458 {}} {592 -2 0 0-1460 {}}} CYCLES {}}
set a(0-1459) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-507 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1460 {}}} CYCLES {}}
set a(0-1460) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-508 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1460 {}} {259 0 0 0-1459 {}} {592 -2 0 0-1458 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1446 {}} {130 0 0 0-1444 {}} {258 0 0 0-1440 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1380 {}} {256 0 0 0-1229 {}} {592 -2 0 0-1229 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1215 {}} {256 0 0 0-1084 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1070 {}} {132 0 0 0-1488 {}}} SUCCS {{592 -2 0 0-1070 {}} {592 -2 0 0-1072 {}} {592 -2 0 0-1074 {}} {592 -2 0 0-1076 {}} {592 -2 0 0-1078 {}} {592 -2 0 0-1080 {}} {592 -2 0 0-1082 {}} {592 -2 0 0-1084 {}} {592 -2 0 0-1215 {}} {592 -2 0 0-1217 {}} {592 -2 0 0-1219 {}} {592 -2 0 0-1221 {}} {592 -2 0 0-1223 {}} {592 -2 0 0-1225 {}} {592 -2 0 0-1227 {}} {592 -2 0 0-1229 {}} {80 -2 0 0-1380 {}} {592 -2 0 0-1382 {}} {592 -2 0 0-1384 {}} {592 -2 0 0-1386 {}} {592 -2 0 0-1388 {}} {592 -2 0 0-1390 {}} {592 -2 0 0-1392 {}} {592 -2 0 0-1394 {}} {592 -2 0 0-1446 {}} {592 -2 0 0-1448 {}} {592 -2 0 0-1450 {}} {592 -2 0 0-1452 {}} {592 -2 0 0-1454 {}} {592 -2 0 0-1456 {}} {592 -2 0 0-1458 {}} {262 0 0 0-1460 {}}} CYCLES {}}
set a(0-1461) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(9:0))(2-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-509 LOC {2 0.23268886984612136 2 1.0 2 1.0 11 0.8875899179487335} PREDS {{146 0 0 0-1442 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1462 {}}} CYCLES {}}
set a(0-1462) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-510 LOC {2 0.23268886984612136 2 1.0 2 1.0 11 0.8875899179487335} PREDS {{259 0 0 0-1461 {}} {130 0 0 0-1442 {}}} SUCCS {{146 0 0 0-1463 {}} {130 0 0 0-1464 {}} {146 0 0 0-1465 {}} {130 0 0 0-1466 {}} {146 0 0 0-1467 {}} {130 0 0 0-1468 {}} {146 0 0 0-1469 {}} {130 0 0 0-1470 {}} {146 0 0 0-1471 {}} {130 0 0 0-1472 {}} {146 0 0 0-1473 {}} {130 0 0 0-1474 {}} {146 0 0 0-1475 {}} {130 0 0 0-1476 {}} {146 0 0 0-1477 {}} {130 0 0 0-1478 {}}} CYCLES {}}
set a(0-1463) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#9 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-511 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1464 {}}} CYCLES {}}
set a(0-1464) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-512 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1464 {}} {259 0 0 0-1463 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1233 {}} {256 0 0 0-1090 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1464 {}}} CYCLES {}}
set a(0-1465) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#10 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-513 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1466 {}}} CYCLES {}}
set a(0-1466) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-514 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1466 {}} {259 0 0 0-1465 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1235 {}} {256 0 0 0-1092 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1466 {}}} CYCLES {}}
set a(0-1467) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#11 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-515 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-516 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1468 {}} {259 0 0 0-1467 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1237 {}} {256 0 0 0-1094 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1468 {}}} CYCLES {}}
set a(0-1469) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#12 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-517 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1470 {}}} CYCLES {}}
set a(0-1470) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-518 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1470 {}} {259 0 0 0-1469 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1239 {}} {256 0 0 0-1096 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1470 {}}} CYCLES {}}
set a(0-1471) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#13 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-519 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1472 {}}} CYCLES {}}
set a(0-1472) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-520 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1472 {}} {259 0 0 0-1471 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1241 {}} {256 0 0 0-1098 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1472 {}}} CYCLES {}}
set a(0-1473) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#14 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-521 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1474 {}}} CYCLES {}}
set a(0-1474) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-522 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1474 {}} {259 0 0 0-1473 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1243 {}} {256 0 0 0-1100 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1474 {}}} CYCLES {}}
set a(0-1475) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#15 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-523 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1476 {}}} CYCLES {}}
set a(0-1476) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-524 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1476 {}} {259 0 0 0-1475 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1245 {}} {256 0 0 0-1102 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1476 {}}} CYCLES {}}
set a(0-1477) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#1 TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-525 LOC {2 0.23268886984612136 11 0.0 11 0.0 11 0.8875899179487335} PREDS {{146 0 0 0-1462 {}} {258 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1478 {}}} CYCLES {}}
set a(0-1478) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-526 LOC {9 1.0 11 0.9100719424460432 11 1.0 12 0.02248179159008923 12 0.02248179159008923} PREDS {{262 0 0 0-1478 {}} {259 0 0 0-1477 {}} {130 0 0 0-1462 {}} {258 0 0 0-1440 {}} {256 0 0 0-1247 {}} {256 0 0 0-1104 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1478 {}}} CYCLES {}}
set a(0-1479) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-527 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.006294874666805276} PREDS {{262 0 0 0-1486 {}}} SUCCS {{259 0 0 0-1480 {}} {256 0 0 0-1486 {}}} CYCLES {}}
set a(0-1480) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-528 LOC {0 1.0 1 0.0 1 0.0 6 0.006294874666805276} PREDS {{259 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1481 {}}} CYCLES {}}
set a(0-1481) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-529 LOC {1 0.0 1 0.7706834326154165 1 0.7706834326154165 1 0.9999997751798358 6 0.2356112172312246} PREDS {{259 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1482 {}} {258 0 0 0-1486 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(9) TYPE READSLICE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-530 LOC {1 0.2293165673845834 1 1.0 1 1.0 6 0.23561144205138868} PREDS {{259 0 0 0-1481 {}}} SUCCS {{259 0 0 0-1483 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-531 LOC {1 0.2293165673845834 1 1.0 1 1.0 1 1.0 6 0.23561144205138868} PREDS {{259 0 0 0-1482 {}} {256 0 0 0-1010 {}} {132 0 0 0-1488 {}}} SUCCS {{260 0 0 0-1010 {}} {259 0 0 0-1484 {}} {258 0 0 0-1487 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-532 LOC {1 0.2293165673845834 1 1.0 1 1.0 1 1.0 6 0.23561144205138868} PREDS {{259 0 0 0-1483 {}}} SUCCS {{260 0 0 0-1010 {}} {259 0 0 0-1485 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-533 LOC {1 0.2293165673845834 1 1.0 1 1.0 6 0.23561144205138868} PREDS {{259 0 0 0-1484 {}}} SUCCS {{131 0 0 0-1486 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE {} NAME asn(for:for:t(9:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 LOC {1 0.2293165673845834 1 1.0 1 1.0 1 1.0 6 0.23561144205138868} PREDS {{260 0 0 0-1486 {}} {131 0 0 0-1485 {}} {258 0 0 0-1481 {}} {256 0 0 0-1479 {}} {256 0 0 0-1058 {}} {256 0 0 0-1051 {}} {132 0 0 0-1488 {}}} SUCCS {{262 0 0 0-1051 {}} {262 0 0 0-1058 {}} {262 0 0 0-1479 {}} {260 0 0 0-1486 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE {} NAME for:for:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-534 LOC {1 0.2293165673845834 1 1.0 1 1.0 1 1.0 7 1.0} PREDS {{258 0 0 0-1483 {}}} SUCCS {{260 0 0 0-1010 {}} {259 0 0 0-1488 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-973 XREFS 468df341-823e-432a-909d-642c48f71953-535 LOC {1 0.2293165673845834 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-1487 {}}} SUCCS {{132 0 0 0-1010 {}} {132 0 0 0-1070 {}} {132 0 0 0-1072 {}} {132 0 0 0-1074 {}} {132 0 0 0-1076 {}} {132 0 0 0-1078 {}} {132 0 0 0-1080 {}} {132 0 0 0-1082 {}} {132 0 0 0-1084 {}} {132 0 0 0-1090 {}} {132 0 0 0-1092 {}} {132 0 0 0-1094 {}} {132 0 0 0-1096 {}} {132 0 0 0-1098 {}} {132 0 0 0-1100 {}} {132 0 0 0-1102 {}} {132 0 0 0-1104 {}} {132 0 0 0-1215 {}} {132 0 0 0-1217 {}} {132 0 0 0-1219 {}} {132 0 0 0-1221 {}} {132 0 0 0-1223 {}} {132 0 0 0-1225 {}} {132 0 0 0-1227 {}} {132 0 0 0-1229 {}} {132 0 0 0-1233 {}} {132 0 0 0-1235 {}} {132 0 0 0-1237 {}} {132 0 0 0-1239 {}} {132 0 0 0-1241 {}} {132 0 0 0-1243 {}} {132 0 0 0-1245 {}} {132 0 0 0-1247 {}} {132 0 0 0-1380 {}} {132 0 0 0-1382 {}} {132 0 0 0-1384 {}} {132 0 0 0-1386 {}} {132 0 0 0-1388 {}} {132 0 0 0-1390 {}} {132 0 0 0-1392 {}} {132 0 0 0-1394 {}} {132 0 0 0-1398 {}} {132 0 0 0-1400 {}} {132 0 0 0-1402 {}} {132 0 0 0-1404 {}} {132 0 0 0-1406 {}} {132 0 0 0-1408 {}} {132 0 0 0-1410 {}} {132 0 0 0-1412 {}} {132 0 0 0-1446 {}} {132 0 0 0-1448 {}} {132 0 0 0-1450 {}} {132 0 0 0-1452 {}} {132 0 0 0-1454 {}} {132 0 0 0-1456 {}} {132 0 0 0-1458 {}} {132 0 0 0-1460 {}} {132 0 0 0-1464 {}} {132 0 0 0-1466 {}} {132 0 0 0-1468 {}} {132 0 0 0-1470 {}} {132 0 0 0-1472 {}} {132 0 0 0-1474 {}} {132 0 0 0-1476 {}} {132 0 0 0-1478 {}} {132 0 0 0-1483 {}} {132 0 0 0-1486 {}}} CYCLES {}}
set a(0-973) {CHI {0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303 0-1304 0-1305 0-1306 0-1307 0-1308 0-1309 0-1310 0-1311 0-1312 0-1313 0-1314 0-1315 0-1316 0-1317 0-1318 0-1319 0-1320 0-1321 0-1322 0-1323 0-1324 0-1325 0-1326 0-1327 0-1328 0-1329 0-1330 0-1331 0-1332 0-1333 0-1334 0-1335 0-1336 0-1337 0-1338 0-1339 0-1340 0-1341 0-1342 0-1343 0-1344 0-1345 0-1346 0-1347 0-1348 0-1349 0-1350 0-1351 0-1352 0-1353 0-1354 0-1355 0-1356 0-1357 0-1358 0-1359 0-1360 0-1361 0-1362 0-1363 0-1364 0-1365 0-1366 0-1367 0-1368 0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 12 UNROLL 0 PERIOD {5.56 ns} FULL_PERIOD {5.56 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.000007194244596 %} PIPELINED Yes INITIATION 3 STAGES 4.0 CYCLES_IN 1545 TOTAL_CYCLES_IN 1545 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1545 NAME for:for TYPE LOOP DELAY {8595.76 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-536 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-973 {}} {259 0 0 0-1009 {}} {774 0 0 0-1622 {}} {774 0 0 0-1621 {}} {774 0 0 0-1619 {}} {774 0 0 0-1618 {}} {774 0 0 0-1616 {}} {774 0 0 0-1614 {}} {774 0 0 0-1612 {}} {774 0 0 0-1610 {}} {774 0 0 0-1608 {}} {774 0 0 0-1606 {}} {774 0 0 0-1604 {}} {774 0 0 0-1602 {}} {774 0 0 0-1560 {}} {774 0 0 0-1556 {}}} SUCCS {{772 0 0 0-1009 {}} {774 0 0 0-973 {}} {131 0 0 0-1489 {}} {130 0 0 0-1490 {}} {130 0 0 0-1491 {}} {130 0 0 0-1492 {}} {130 0 0 0-1493 {}} {130 0 0 0-1494 {}} {130 0 0 0-1495 {}} {130 0 0 0-1496 {}} {130 0 0 0-1497 {}} {130 0 0 0-1498 {}} {130 0 0 0-1499 {}} {130 0 0 0-1500 {}} {130 0 0 0-1501 {}} {130 0 0 0-1502 {}} {130 0 0 0-1503 {}} {130 0 0 0-1504 {}} {130 0 0 0-1505 {}} {130 0 0 0-1506 {}} {130 0 0 0-1507 {}} {130 0 0 0-1508 {}} {130 0 0 0-1509 {}} {130 0 0 0-1510 {}} {130 0 0 0-1511 {}} {130 0 0 0-1512 {}} {130 0 0 0-1513 {}} {130 0 0 0-1514 {}} {130 0 0 0-1515 {}} {130 0 0 0-1516 {}} {130 0 0 0-1517 {}} {130 0 0 0-1518 {}} {130 0 0 0-1519 {}} {130 0 0 0-1520 {}} {130 0 0 0-1521 {}} {130 0 0 0-1522 {}} {130 0 0 0-1523 {}} {130 0 0 0-1524 {}} {130 0 0 0-1525 {}} {130 0 0 0-1526 {}} {130 0 0 0-1527 {}} {130 0 0 0-1528 {}} {130 0 0 0-1529 {}} {130 0 0 0-1530 {}} {130 0 0 0-1531 {}} {130 0 0 0-1532 {}} {130 0 0 0-1533 {}} {130 0 0 0-1534 {}} {130 0 0 0-1535 {}} {130 0 0 0-1536 {}} {130 0 0 0-1537 {}} {130 0 0 0-1538 {}} {130 0 0 0-1539 {}} {130 0 0 0-1540 {}} {130 0 0 0-1541 {}} {130 0 0 0-1542 {}} {130 0 0 0-1543 {}} {130 0 0 0-1544 {}} {130 0 0 0-1545 {}} {130 0 0 0-1546 {}} {130 0 0 0-1547 {}} {130 0 0 0-1548 {}} {130 0 0 0-1549 {}} {130 0 0 0-1550 {}} {130 0 0 0-1551 {}} {130 0 0 0-1552 {}} {130 0 0 0-1553 {}} {256 0 0 0-1556 {}} {256 0 0 0-1560 {}} {256 0 0 0-1602 {}} {256 0 0 0-1604 {}} {256 0 0 0-1606 {}} {256 0 0 0-1608 {}} {256 0 0 0-1610 {}} {256 0 0 0-1612 {}} {256 0 0 0-1614 {}} {256 0 0 0-1616 {}} {256 0 0 0-1618 {}} {256 0 0 0-1619 {}} {256 0 0 0-1621 {}} {256 0 0 0-1622 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-537 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{131 0 0 0-973 {}} {774 0 0 0-1621 {}}} SUCCS {{130 0 0 0-1553 {}} {256 0 0 0-1621 {}} {258 0 0 0-1622 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE {} NAME operator<=<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-538 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1562 {}}} SUCCS {{259 0 0 0-1491 {}} {130 0 0 0-1553 {}} {256 0 0 0-1562 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE {} NAME operator<=<32,false>:not#1 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-539 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1490 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE {} NAME operator<=<32,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-540 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1564 {}}} SUCCS {{259 0 0 0-1493 {}} {130 0 0 0-1553 {}} {256 0 0 0-1564 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME operator<=<32,false>:not#2 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-541 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1492 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE {} NAME operator<=<32,false>:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-542 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1566 {}}} SUCCS {{259 0 0 0-1495 {}} {130 0 0 0-1553 {}} {256 0 0 0-1566 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE {} NAME operator<=<32,false>:not#3 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-543 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1494 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE {} NAME operator<=<32,false>:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-544 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1568 {}}} SUCCS {{259 0 0 0-1497 {}} {130 0 0 0-1553 {}} {256 0 0 0-1568 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE {} NAME operator<=<32,false>:not#4 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-545 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1496 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE {} NAME operator<=<32,false>:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-546 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1570 {}}} SUCCS {{259 0 0 0-1499 {}} {130 0 0 0-1553 {}} {256 0 0 0-1570 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE {} NAME operator<=<32,false>:not#5 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-547 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1498 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE {} NAME operator<=<32,false>:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-548 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1572 {}}} SUCCS {{259 0 0 0-1501 {}} {130 0 0 0-1553 {}} {256 0 0 0-1572 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE {} NAME operator<=<32,false>:not#6 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-549 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1500 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE {} NAME operator<=<32,false>:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-550 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1574 {}}} SUCCS {{259 0 0 0-1503 {}} {130 0 0 0-1553 {}} {256 0 0 0-1574 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME operator<=<32,false>:not#7 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-551 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1502 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE {} NAME operator<=<32,false>:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-552 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1576 {}}} SUCCS {{259 0 0 0-1505 {}} {130 0 0 0-1553 {}} {256 0 0 0-1576 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE {} NAME operator<=<32,false>:not#8 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-553 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1504 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME operator<=<32,false>:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-554 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1578 {}}} SUCCS {{259 0 0 0-1507 {}} {130 0 0 0-1553 {}} {256 0 0 0-1578 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE {} NAME operator<=<32,false>:not#9 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-555 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1506 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME operator<=<32,false>:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-556 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1580 {}}} SUCCS {{259 0 0 0-1509 {}} {130 0 0 0-1553 {}} {256 0 0 0-1580 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME operator<=<32,false>:not#10 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-557 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1508 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE {} NAME operator<=<32,false>:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-558 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1582 {}}} SUCCS {{259 0 0 0-1511 {}} {130 0 0 0-1553 {}} {256 0 0 0-1582 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME operator<=<32,false>:not#11 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-559 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1510 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME operator<=<32,false>:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-560 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1584 {}}} SUCCS {{259 0 0 0-1513 {}} {130 0 0 0-1553 {}} {256 0 0 0-1584 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE {} NAME operator<=<32,false>:not#12 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-561 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1512 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE {} NAME operator<=<32,false>:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-562 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1586 {}}} SUCCS {{259 0 0 0-1515 {}} {130 0 0 0-1553 {}} {256 0 0 0-1586 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE {} NAME operator<=<32,false>:not#13 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-563 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1514 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE {} NAME operator<=<32,false>:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-564 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1588 {}}} SUCCS {{259 0 0 0-1517 {}} {130 0 0 0-1553 {}} {256 0 0 0-1588 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME operator<=<32,false>:not#14 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-565 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1516 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE {} NAME operator<=<32,false>:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-566 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1590 {}}} SUCCS {{259 0 0 0-1519 {}} {130 0 0 0-1553 {}} {256 0 0 0-1590 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE {} NAME operator<=<32,false>:not#15 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-567 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1518 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME operator<=<32,false>:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-568 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1592 {}}} SUCCS {{259 0 0 0-1521 {}} {130 0 0 0-1553 {}} {256 0 0 0-1592 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME operator<=<32,false>:not#16 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-569 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1520 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE {} NAME operator<=<32,false>:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-570 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1594 {}}} SUCCS {{259 0 0 0-1523 {}} {130 0 0 0-1553 {}} {256 0 0 0-1594 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME operator<=<32,false>:not#17 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-571 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1522 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE {} NAME operator<=<32,false>:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-572 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1596 {}}} SUCCS {{259 0 0 0-1525 {}} {130 0 0 0-1553 {}} {256 0 0 0-1596 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME operator<=<32,false>:not#18 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-573 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1524 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE {} NAME operator<=<32,false>:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-574 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1598 {}}} SUCCS {{259 0 0 0-1527 {}} {130 0 0 0-1553 {}} {256 0 0 0-1598 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE {} NAME operator<=<32,false>:not#19 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-575 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1526 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE {} NAME operator<=<32,false>:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-576 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1600 {}}} SUCCS {{259 0 0 0-1529 {}} {130 0 0 0-1553 {}} {256 0 0 0-1600 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME operator<=<32,false>:not#20 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-577 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1528 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE {} NAME operator<=<32,false>:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-578 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1602 {}}} SUCCS {{259 0 0 0-1531 {}} {130 0 0 0-1553 {}} {256 0 0 0-1602 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME operator<=<32,false>:not#21 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-579 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1530 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE {} NAME operator<=<32,false>:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-580 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1604 {}}} SUCCS {{259 0 0 0-1533 {}} {130 0 0 0-1553 {}} {256 0 0 0-1604 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE {} NAME operator<=<32,false>:not#22 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-581 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1532 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE {} NAME operator<=<32,false>:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-582 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1606 {}}} SUCCS {{259 0 0 0-1535 {}} {130 0 0 0-1553 {}} {256 0 0 0-1606 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME operator<=<32,false>:not#23 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-583 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1534 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME operator<=<32,false>:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-584 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1608 {}}} SUCCS {{259 0 0 0-1537 {}} {130 0 0 0-1553 {}} {256 0 0 0-1608 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE {} NAME operator<=<32,false>:not#24 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-585 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1536 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE {} NAME operator<=<32,false>:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-586 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1610 {}}} SUCCS {{259 0 0 0-1539 {}} {130 0 0 0-1553 {}} {256 0 0 0-1610 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME operator<=<32,false>:not#25 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-587 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1538 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE {} NAME operator<=<32,false>:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-588 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1612 {}}} SUCCS {{259 0 0 0-1541 {}} {130 0 0 0-1553 {}} {256 0 0 0-1612 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME operator<=<32,false>:not#26 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-589 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1540 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME operator<=<32,false>:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-590 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1614 {}}} SUCCS {{259 0 0 0-1543 {}} {130 0 0 0-1553 {}} {256 0 0 0-1614 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE {} NAME operator<=<32,false>:not#27 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-591 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1542 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME operator<=<32,false>:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-592 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1616 {}}} SUCCS {{259 0 0 0-1545 {}} {130 0 0 0-1553 {}} {256 0 0 0-1616 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME operator<=<32,false>:not#28 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-593 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1544 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE {} NAME operator<=<32,false>:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-594 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1618 {}}} SUCCS {{259 0 0 0-1547 {}} {130 0 0 0-1553 {}} {256 0 0 0-1618 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE {} NAME operator<=<32,false>:not#29 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-595 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1546 {}} {130 0 0 0-973 {}}} SUCCS {{258 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE {} NAME operator<=<32,false>:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-596 LOC {0 1.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{130 0 0 0-973 {}} {774 0 0 0-1619 {}}} SUCCS {{259 0 0 0-1549 {}} {130 0 0 0-1553 {}} {256 0 0 0-1619 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE {} NAME operator<=<32,false>:not#30 TYPE NOT PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-597 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1548 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1550 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME operator<=<32,false>:conc TYPE CONCATENATE PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-598 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.6964928683896464} PREDS {{259 0 0 0-1549 {}} {258 0 0 0-1547 {}} {258 0 0 0-1545 {}} {258 0 0 0-1543 {}} {258 0 0 0-1541 {}} {258 0 0 0-1539 {}} {258 0 0 0-1537 {}} {258 0 0 0-1535 {}} {258 0 0 0-1533 {}} {258 0 0 0-1531 {}} {258 0 0 0-1529 {}} {258 0 0 0-1527 {}} {258 0 0 0-1525 {}} {258 0 0 0-1523 {}} {258 0 0 0-1521 {}} {258 0 0 0-1519 {}} {258 0 0 0-1517 {}} {258 0 0 0-1515 {}} {258 0 0 0-1513 {}} {258 0 0 0-1511 {}} {258 0 0 0-1509 {}} {258 0 0 0-1507 {}} {258 0 0 0-1505 {}} {258 0 0 0-1503 {}} {258 0 0 0-1501 {}} {258 0 0 0-1499 {}} {258 0 0 0-1497 {}} {258 0 0 0-1495 {}} {258 0 0 0-1493 {}} {258 0 0 0-1491 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1551 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE 31.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(31,0,10,1,31) QUANTITY 1 NAME operator<=<32,false>:acc TYPE ACCU DELAY {1.35 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-599 LOC {1 0.0 1 0.6964928683896464 1 0.6964928683896464 1 0.9999998651079015 1 0.9999998651079015} PREDS {{259 0 0 0-1550 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1552 {}} {130 0 0 0-1553 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE {} NAME operator<=<32,false>:slc(operator<=<32,false>:acc)(30) TYPE READSLICE PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-600 LOC {1 0.30350713161035353 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1551 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-601 LOC {1 0.30350713161035353 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1552 {}} {130 0 0 0-1551 {}} {130 0 0 0-1550 {}} {130 0 0 0-1549 {}} {130 0 0 0-1548 {}} {130 0 0 0-1547 {}} {130 0 0 0-1546 {}} {130 0 0 0-1545 {}} {130 0 0 0-1544 {}} {130 0 0 0-1543 {}} {130 0 0 0-1542 {}} {130 0 0 0-1541 {}} {130 0 0 0-1540 {}} {130 0 0 0-1539 {}} {130 0 0 0-1538 {}} {130 0 0 0-1537 {}} {130 0 0 0-1536 {}} {130 0 0 0-1535 {}} {130 0 0 0-1534 {}} {130 0 0 0-1533 {}} {130 0 0 0-1532 {}} {130 0 0 0-1531 {}} {130 0 0 0-1530 {}} {130 0 0 0-1529 {}} {130 0 0 0-1528 {}} {130 0 0 0-1527 {}} {130 0 0 0-1526 {}} {130 0 0 0-1525 {}} {130 0 0 0-1524 {}} {130 0 0 0-1523 {}} {130 0 0 0-1522 {}} {130 0 0 0-1521 {}} {130 0 0 0-1520 {}} {130 0 0 0-1519 {}} {130 0 0 0-1518 {}} {130 0 0 0-1517 {}} {130 0 0 0-1516 {}} {130 0 0 0-1515 {}} {130 0 0 0-1514 {}} {130 0 0 0-1513 {}} {130 0 0 0-1512 {}} {130 0 0 0-1511 {}} {130 0 0 0-1510 {}} {130 0 0 0-1509 {}} {130 0 0 0-1508 {}} {130 0 0 0-1507 {}} {130 0 0 0-1506 {}} {130 0 0 0-1505 {}} {130 0 0 0-1504 {}} {130 0 0 0-1503 {}} {130 0 0 0-1502 {}} {130 0 0 0-1501 {}} {130 0 0 0-1500 {}} {130 0 0 0-1499 {}} {130 0 0 0-1498 {}} {130 0 0 0-1497 {}} {130 0 0 0-1496 {}} {130 0 0 0-1495 {}} {130 0 0 0-1494 {}} {130 0 0 0-1493 {}} {130 0 0 0-1492 {}} {130 0 0 0-1491 {}} {130 0 0 0-1490 {}} {130 0 0 0-1489 {}} {130 0 0 0-973 {}}} SUCCS {{128 0 0 0-1556 {}} {128 0 0 0-1560 {}} {128 0 0 0-1562 {}} {128 0 0 0-1564 {}} {128 0 0 0-1566 {}} {128 0 0 0-1568 {}} {128 0 0 0-1570 {}} {128 0 0 0-1572 {}} {128 0 0 0-1574 {}} {128 0 0 0-1576 {}} {128 0 0 0-1578 {}} {128 0 0 0-1580 {}} {128 0 0 0-1582 {}} {128 0 0 0-1584 {}} {128 0 0 0-1586 {}} {128 0 0 0-1588 {}} {128 0 0 0-1590 {}} {128 0 0 0-1592 {}} {128 0 0 0-1594 {}} {128 0 0 0-1596 {}} {128 0 0 0-1598 {}} {128 0 0 0-1600 {}} {128 0 0 0-1602 {}} {128 0 0 0-1604 {}} {128 0 0 0-1606 {}} {128 0 0 0-1608 {}} {128 0 0 0-1610 {}} {128 0 0 0-1612 {}} {128 0 0 0-1614 {}} {128 0 0 0-1616 {}} {128 0 0 0-1618 {}} {128 0 0 0-1619 {}} {128 0 0 0-1621 {}} {128 0 0 0-1622 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-602 LOC {0 1.0 1 0.6931204760000428 1 0.6931204760000428 1 0.6931204760000428 1 0.6931204760000428} PREDS {{774 0 0 0-1556 {}}} SUCCS {{259 0 0 0-1555 {}} {256 0 0 0-1556 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,1,1,32) QUANTITY 1 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {1.36 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-603 LOC {1 0.0 1 0.6931204760000428 1 0.6931204760000428 1 0.999999775179836 1 0.999999775179836} PREDS {{259 0 0 0-1554 {}}} SUCCS {{259 0 0 0-1556 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-604 LOC {1 0.30687952399995716 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1556 {}} {259 0 0 0-1555 {}} {256 0 0 0-1554 {}} {128 0 0 0-1553 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1554 {}} {772 0 0 0-1556 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-605 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-1560 {}}} SUCCS {{259 0 0 0-1558 {}} {256 0 0 0-1560 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE {} NAME s:slc(s(9:0))(9-1) TYPE READSLICE PAR 0-972 XREFS 468df341-823e-432a-909d-642c48f71953-606 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1557 {}}} SUCCS {{259 0 0 0-1559 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-1558 {}}} SUCCS {{259 0 0 0-1560 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1560 {}} {259 0 0 0-1559 {}} {256 0 0 0-1557 {}} {128 0 0 0-1553 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1557 {}} {772 0 0 0-1560 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE {} NAME asn(for:nn(30).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1564 {}}} SUCCS {{259 0 0 0-1562 {}} {256 0 0 0-1564 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1562 {}} {259 0 0 0-1561 {}} {128 0 0 0-1553 {}} {256 0 0 0-1490 {}}} SUCCS {{774 0 0 0-1490 {}} {772 0 0 0-1562 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE {} NAME asn(for:nn(29).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1566 {}}} SUCCS {{259 0 0 0-1564 {}} {256 0 0 0-1566 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1564 {}} {259 0 0 0-1563 {}} {256 0 0 0-1561 {}} {128 0 0 0-1553 {}} {256 0 0 0-1492 {}}} SUCCS {{774 0 0 0-1492 {}} {774 0 0 0-1561 {}} {772 0 0 0-1564 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME asn(for:nn(28).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1568 {}}} SUCCS {{259 0 0 0-1566 {}} {256 0 0 0-1568 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1566 {}} {259 0 0 0-1565 {}} {256 0 0 0-1563 {}} {128 0 0 0-1553 {}} {256 0 0 0-1494 {}}} SUCCS {{774 0 0 0-1494 {}} {774 0 0 0-1563 {}} {772 0 0 0-1566 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE {} NAME asn(for:nn(27).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1570 {}}} SUCCS {{259 0 0 0-1568 {}} {256 0 0 0-1570 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1568 {}} {259 0 0 0-1567 {}} {256 0 0 0-1565 {}} {128 0 0 0-1553 {}} {256 0 0 0-1496 {}}} SUCCS {{774 0 0 0-1496 {}} {774 0 0 0-1565 {}} {772 0 0 0-1568 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME asn(for:nn(26).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1572 {}}} SUCCS {{259 0 0 0-1570 {}} {256 0 0 0-1572 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1570 {}} {259 0 0 0-1569 {}} {256 0 0 0-1567 {}} {128 0 0 0-1553 {}} {256 0 0 0-1498 {}}} SUCCS {{774 0 0 0-1498 {}} {774 0 0 0-1567 {}} {772 0 0 0-1570 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME asn(for:nn(25).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1574 {}}} SUCCS {{259 0 0 0-1572 {}} {256 0 0 0-1574 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1572 {}} {259 0 0 0-1571 {}} {256 0 0 0-1569 {}} {128 0 0 0-1553 {}} {256 0 0 0-1500 {}}} SUCCS {{774 0 0 0-1500 {}} {774 0 0 0-1569 {}} {772 0 0 0-1572 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE {} NAME asn(for:nn(24).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1576 {}}} SUCCS {{259 0 0 0-1574 {}} {256 0 0 0-1576 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1574 {}} {259 0 0 0-1573 {}} {256 0 0 0-1571 {}} {128 0 0 0-1553 {}} {256 0 0 0-1502 {}}} SUCCS {{774 0 0 0-1502 {}} {774 0 0 0-1571 {}} {772 0 0 0-1574 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE {} NAME asn(for:nn(23).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1578 {}}} SUCCS {{259 0 0 0-1576 {}} {256 0 0 0-1578 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1576 {}} {259 0 0 0-1575 {}} {256 0 0 0-1573 {}} {128 0 0 0-1553 {}} {256 0 0 0-1504 {}}} SUCCS {{774 0 0 0-1504 {}} {774 0 0 0-1573 {}} {772 0 0 0-1576 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE {} NAME asn(for:nn(22).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1580 {}}} SUCCS {{259 0 0 0-1578 {}} {256 0 0 0-1580 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1578 {}} {259 0 0 0-1577 {}} {256 0 0 0-1575 {}} {128 0 0 0-1553 {}} {256 0 0 0-1506 {}}} SUCCS {{774 0 0 0-1506 {}} {774 0 0 0-1575 {}} {772 0 0 0-1578 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME asn(for:nn(21).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1582 {}}} SUCCS {{259 0 0 0-1580 {}} {256 0 0 0-1582 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1580 {}} {259 0 0 0-1579 {}} {256 0 0 0-1577 {}} {128 0 0 0-1553 {}} {256 0 0 0-1508 {}}} SUCCS {{774 0 0 0-1508 {}} {774 0 0 0-1577 {}} {772 0 0 0-1580 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE {} NAME asn(for:nn(20).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1584 {}}} SUCCS {{259 0 0 0-1582 {}} {256 0 0 0-1584 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1582 {}} {259 0 0 0-1581 {}} {256 0 0 0-1579 {}} {128 0 0 0-1553 {}} {256 0 0 0-1510 {}}} SUCCS {{774 0 0 0-1510 {}} {774 0 0 0-1579 {}} {772 0 0 0-1582 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME asn(for:nn(19).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1586 {}}} SUCCS {{259 0 0 0-1584 {}} {256 0 0 0-1586 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1584 {}} {259 0 0 0-1583 {}} {256 0 0 0-1581 {}} {128 0 0 0-1553 {}} {256 0 0 0-1512 {}}} SUCCS {{774 0 0 0-1512 {}} {774 0 0 0-1581 {}} {772 0 0 0-1584 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE {} NAME asn(for:nn(18).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1588 {}}} SUCCS {{259 0 0 0-1586 {}} {256 0 0 0-1588 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE {} NAME asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1586 {}} {259 0 0 0-1585 {}} {256 0 0 0-1583 {}} {128 0 0 0-1553 {}} {256 0 0 0-1514 {}}} SUCCS {{774 0 0 0-1514 {}} {774 0 0 0-1583 {}} {772 0 0 0-1586 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME asn(for:nn(17).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1590 {}}} SUCCS {{259 0 0 0-1588 {}} {256 0 0 0-1590 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1588 {}} {259 0 0 0-1587 {}} {256 0 0 0-1585 {}} {128 0 0 0-1553 {}} {256 0 0 0-1516 {}}} SUCCS {{774 0 0 0-1516 {}} {774 0 0 0-1585 {}} {772 0 0 0-1588 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE {} NAME asn(for:nn(16).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1592 {}}} SUCCS {{259 0 0 0-1590 {}} {256 0 0 0-1592 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE {} NAME asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1590 {}} {259 0 0 0-1589 {}} {256 0 0 0-1587 {}} {128 0 0 0-1553 {}} {256 0 0 0-1518 {}}} SUCCS {{774 0 0 0-1518 {}} {774 0 0 0-1587 {}} {772 0 0 0-1590 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE {} NAME asn(for:nn(15).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1594 {}}} SUCCS {{259 0 0 0-1592 {}} {256 0 0 0-1594 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE {} NAME asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1592 {}} {259 0 0 0-1591 {}} {256 0 0 0-1589 {}} {128 0 0 0-1553 {}} {256 0 0 0-1520 {}}} SUCCS {{774 0 0 0-1520 {}} {774 0 0 0-1589 {}} {772 0 0 0-1592 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE {} NAME asn(for:nn(14).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1596 {}}} SUCCS {{259 0 0 0-1594 {}} {256 0 0 0-1596 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE {} NAME asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1594 {}} {259 0 0 0-1593 {}} {256 0 0 0-1591 {}} {128 0 0 0-1553 {}} {256 0 0 0-1522 {}}} SUCCS {{774 0 0 0-1522 {}} {774 0 0 0-1591 {}} {772 0 0 0-1594 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE {} NAME asn(for:nn(13).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1598 {}}} SUCCS {{259 0 0 0-1596 {}} {256 0 0 0-1598 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE {} NAME asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1596 {}} {259 0 0 0-1595 {}} {256 0 0 0-1593 {}} {128 0 0 0-1553 {}} {256 0 0 0-1524 {}}} SUCCS {{774 0 0 0-1524 {}} {774 0 0 0-1593 {}} {772 0 0 0-1596 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE {} NAME asn(for:nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1600 {}}} SUCCS {{259 0 0 0-1598 {}} {256 0 0 0-1600 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE {} NAME asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1598 {}} {259 0 0 0-1597 {}} {256 0 0 0-1595 {}} {128 0 0 0-1553 {}} {256 0 0 0-1526 {}}} SUCCS {{774 0 0 0-1526 {}} {774 0 0 0-1595 {}} {772 0 0 0-1598 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE {} NAME asn(for:nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1602 {}}} SUCCS {{259 0 0 0-1600 {}} {256 0 0 0-1602 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE {} NAME asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1600 {}} {259 0 0 0-1599 {}} {256 0 0 0-1597 {}} {128 0 0 0-1553 {}} {256 0 0 0-1528 {}}} SUCCS {{774 0 0 0-1528 {}} {774 0 0 0-1597 {}} {772 0 0 0-1600 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME asn(for:nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1604 {}}} SUCCS {{259 0 0 0-1602 {}} {256 0 0 0-1604 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE {} NAME asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1602 {}} {259 0 0 0-1601 {}} {256 0 0 0-1599 {}} {128 0 0 0-1553 {}} {256 0 0 0-1530 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1530 {}} {774 0 0 0-1599 {}} {772 0 0 0-1602 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME asn(for:nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1606 {}}} SUCCS {{259 0 0 0-1604 {}} {256 0 0 0-1606 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE {} NAME asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1604 {}} {259 0 0 0-1603 {}} {256 0 0 0-1601 {}} {128 0 0 0-1553 {}} {256 0 0 0-1532 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1532 {}} {774 0 0 0-1601 {}} {772 0 0 0-1604 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE {} NAME asn(for:nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1608 {}}} SUCCS {{259 0 0 0-1606 {}} {256 0 0 0-1608 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE {} NAME asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1606 {}} {259 0 0 0-1605 {}} {256 0 0 0-1603 {}} {128 0 0 0-1553 {}} {256 0 0 0-1534 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1534 {}} {774 0 0 0-1603 {}} {772 0 0 0-1606 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE {} NAME asn(for:nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1610 {}}} SUCCS {{259 0 0 0-1608 {}} {256 0 0 0-1610 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE {} NAME asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1608 {}} {259 0 0 0-1607 {}} {256 0 0 0-1605 {}} {128 0 0 0-1553 {}} {256 0 0 0-1536 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1536 {}} {774 0 0 0-1605 {}} {772 0 0 0-1608 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME asn(for:nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1612 {}}} SUCCS {{259 0 0 0-1610 {}} {256 0 0 0-1612 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE {} NAME asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1610 {}} {259 0 0 0-1609 {}} {256 0 0 0-1607 {}} {128 0 0 0-1553 {}} {256 0 0 0-1538 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1538 {}} {774 0 0 0-1607 {}} {772 0 0 0-1610 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE {} NAME asn(for:nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1614 {}}} SUCCS {{259 0 0 0-1612 {}} {256 0 0 0-1614 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE {} NAME asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1612 {}} {259 0 0 0-1611 {}} {256 0 0 0-1609 {}} {128 0 0 0-1553 {}} {256 0 0 0-1540 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1540 {}} {774 0 0 0-1609 {}} {772 0 0 0-1612 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME asn(for:nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1616 {}}} SUCCS {{259 0 0 0-1614 {}} {256 0 0 0-1616 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1614 {}} {259 0 0 0-1613 {}} {256 0 0 0-1611 {}} {128 0 0 0-1553 {}} {256 0 0 0-1542 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1542 {}} {774 0 0 0-1611 {}} {772 0 0 0-1614 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE {} NAME asn(for:nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1618 {}}} SUCCS {{259 0 0 0-1616 {}} {256 0 0 0-1618 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE {} NAME asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1616 {}} {259 0 0 0-1615 {}} {256 0 0 0-1613 {}} {128 0 0 0-1553 {}} {256 0 0 0-1544 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1544 {}} {774 0 0 0-1613 {}} {772 0 0 0-1616 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE {} NAME asn(for:nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1619 {}}} SUCCS {{259 0 0 0-1618 {}} {256 0 0 0-1619 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE {} NAME asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1618 {}} {259 0 0 0-1617 {}} {256 0 0 0-1615 {}} {128 0 0 0-1553 {}} {256 0 0 0-1546 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1546 {}} {774 0 0 0-1615 {}} {772 0 0 0-1618 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE {} NAME asn(for:nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1619 {}} {256 0 0 0-1617 {}} {128 0 0 0-1553 {}} {256 0 0 0-1548 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1548 {}} {774 0 0 0-1617 {}} {772 0 0 0-1619 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-1622 {}}} SUCCS {{259 0 0 0-1621 {}} {256 0 0 0-1622 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE {} NAME asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1621 {}} {259 0 0 0-1620 {}} {128 0 0 0-1553 {}} {256 0 0 0-1489 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1489 {}} {772 0 0 0-1621 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-1622 {}} {256 0 0 0-1620 {}} {128 0 0 0-1553 {}} {258 0 0 0-1489 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1620 {}} {772 0 0 0-1622 {}}} CYCLES {}}
set a(0-972) {CHI {0-1009 0-973 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {5.56 ns} FULL_PERIOD {5.56 ns} THROUGHPUT_PERIOD {1546 ?} %_SHARING_ALLOC {20.000007194244596 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 1545 TOTAL_CYCLES 1546 NAME for TYPE LOOP DELAY {8601.32 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-607 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-972 {}} {259 0 0 0-1008 {}} {258 0 0 0-1007 {}} {258 0 0 0-1006 {}} {258 0 0 0-1005 {}} {258 0 0 0-1004 {}} {258 0 0 0-1003 {}} {258 0 0 0-1002 {}} {258 0 0 0-1001 {}} {258 0 0 0-1000 {}} {258 0 0 0-999 {}} {258 0 0 0-998 {}} {258 0 0 0-997 {}} {258 0 0 0-996 {}} {258 0 0 0-995 {}} {258 0 0 0-994 {}} {258 0 0 0-993 {}} {258 0 0 0-992 {}} {258 0 0 0-991 {}} {258 0 0 0-990 {}} {258 0 0 0-989 {}} {258 0 0 0-988 {}} {258 0 0 0-987 {}} {258 0 0 0-986 {}} {258 0 0 0-985 {}} {258 0 0 0-984 {}} {258 0 0 0-983 {}} {258 0 0 0-982 {}} {258 0 0 0-981 {}} {258 0 0 0-980 {}} {258 0 0 0-979 {}} {258 0 0 0-978 {}} {258 0 0 0-977 {}} {258 0 0 0-976 {}} {258 0 0 0-975 {}} {258 0 0 0-974 {}}} SUCCS {{772 0 0 0-975 {}} {772 0 0 0-976 {}} {772 0 0 0-977 {}} {772 0 0 0-978 {}} {772 0 0 0-979 {}} {772 0 0 0-980 {}} {772 0 0 0-981 {}} {772 0 0 0-982 {}} {772 0 0 0-983 {}} {772 0 0 0-984 {}} {772 0 0 0-985 {}} {772 0 0 0-986 {}} {772 0 0 0-987 {}} {772 0 0 0-988 {}} {772 0 0 0-989 {}} {772 0 0 0-990 {}} {772 0 0 0-991 {}} {772 0 0 0-992 {}} {772 0 0 0-993 {}} {772 0 0 0-994 {}} {772 0 0 0-995 {}} {772 0 0 0-996 {}} {772 0 0 0-997 {}} {772 0 0 0-998 {}} {772 0 0 0-999 {}} {772 0 0 0-1000 {}} {772 0 0 0-1001 {}} {772 0 0 0-1002 {}} {772 0 0 0-1003 {}} {772 0 0 0-1004 {}} {772 0 0 0-1005 {}} {772 0 0 0-1006 {}} {772 0 0 0-1007 {}} {772 0 0 0-1008 {}} {774 0 0 0-972 {}} {131 0 0 0-1623 {}} {130 0 0 0-1624 {}} {130 0 0 0-1625 {}} {130 0 0 0-1626 {}} {130 0 0 0-1627 {}} {130 0 0 0-1628 {}} {130 0 0 0-1629 {}} {130 0 0 0-1630 {}} {130 0 0 0-1631 {}} {130 0 0 0-1632 {}} {130 0 0 0-1633 {}} {130 0 0 0-1634 {}} {130 0 0 0-1635 {}} {130 0 0 0-1636 {}} {130 0 0 0-1637 {}} {130 0 0 0-1638 {}} {130 0 0 0-1639 {}} {130 0 0 0-1640 {}} {130 0 0 0-1641 {}} {130 0 0 0-1642 {}} {130 0 0 0-1643 {}} {130 0 0 0-1644 {}} {130 0 0 0-1645 {}} {130 0 0 0-1646 {}} {130 0 0 0-1647 {}} {130 0 0 0-1648 {}} {130 0 0 0-1649 {}} {130 0 0 0-1650 {}} {130 0 0 0-1651 {}} {130 0 0 0-1652 {}} {130 0 0 0-1653 {}} {130 0 0 0-1654 {}} {130 0 0 0-1655 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-608 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-972 {}} {128 0 0 0-1624 {}}} SUCCS {{259 0 0 0-1624 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-609 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1624 {}} {259 0 0 0-1623 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1623 {}} {772 0 0 0-1624 {}} {259 0 0 0-1625 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-610 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1624 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1626) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-611 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1627 {}}} SUCCS {{259 0 0 0-1627 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-612 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1627 {}} {259 0 0 0-1626 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1626 {}} {772 0 0 0-1627 {}} {259 0 0 0-1628 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-613 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1627 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1629) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-614 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1630 {}}} SUCCS {{259 0 0 0-1630 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-615 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1630 {}} {259 0 0 0-1629 {}} {130 0 0 0-972 {}} {256 0 0 0-974 {}}} SUCCS {{774 0 0 0-974 {}} {128 0 0 0-1629 {}} {772 0 0 0-1630 {}} {259 0 0 0-1631 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-616 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1630 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1632) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-617 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1633 {}}} SUCCS {{259 0 0 0-1633 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-618 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1633 {}} {259 0 0 0-1632 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1632 {}} {772 0 0 0-1633 {}} {259 0 0 0-1634 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-619 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1633 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1635) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-620 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1636 {}}} SUCCS {{259 0 0 0-1636 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-621 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1636 {}} {259 0 0 0-1635 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1635 {}} {772 0 0 0-1636 {}} {259 0 0 0-1637 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-622 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1636 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1638) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-623 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1639 {}}} SUCCS {{259 0 0 0-1639 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-624 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1639 {}} {259 0 0 0-1638 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1638 {}} {772 0 0 0-1639 {}} {259 0 0 0-1640 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-625 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1639 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1641) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-626 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1642 {}}} SUCCS {{259 0 0 0-1642 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-627 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1642 {}} {259 0 0 0-1641 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1641 {}} {772 0 0 0-1642 {}} {259 0 0 0-1643 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-628 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1642 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1644) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-629 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1645 {}}} SUCCS {{259 0 0 0-1645 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-630 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1645 {}} {259 0 0 0-1644 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1644 {}} {772 0 0 0-1645 {}} {259 0 0 0-1646 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-631 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1645 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-632 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1648 {}}} SUCCS {{259 0 0 0-1648 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-633 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1648 {}} {259 0 0 0-1647 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1647 {}} {772 0 0 0-1648 {}} {259 0 0 0-1649 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-634 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1648 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1650) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-635 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1651 {}}} SUCCS {{259 0 0 0-1651 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-636 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1651 {}} {259 0 0 0-1650 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1650 {}} {772 0 0 0-1651 {}} {259 0 0 0-1652 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-637 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1651 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-1653) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-638 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-972 {}} {128 0 0 0-1654 {}}} SUCCS {{259 0 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-639 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1654 {}} {259 0 0 0-1653 {}} {130 0 0 0-972 {}}} SUCCS {{128 0 0 0-1653 {}} {772 0 0 0-1654 {}} {259 0 0 0-1655 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-971 XREFS 468df341-823e-432a-909d-642c48f71953-640 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1654 {}} {130 0 0 0-972 {}}} SUCCS {} CYCLES {}}
set a(0-971) {CHI {0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-972 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655} ITERATIONS Infinite LATENCY {1543 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {5.56 ns} FULL_PERIOD {5.56 ns} THROUGHPUT_PERIOD {1548 ?} %_SHARING_ALLOC {20.000007194244596 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 1546 TOTAL_CYCLES 1548 NAME main TYPE LOOP DELAY {8612.44 ns} PAR 0-970 XREFS 468df341-823e-432a-909d-642c48f71953-641 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-971 {}}} SUCCS {{774 0 0 0-971 {}}} CYCLES {}}
set a(0-970) {CHI 0-971 ITERATIONS Infinite LATENCY {1543 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {5.56 ns} FULL_PERIOD {5.56 ns} THROUGHPUT_PERIOD {1548 ?} %_SHARING_ALLOC {20.000007194244596 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1548 TOTAL_CYCLES 1548 NAME core:rlp TYPE LOOP DELAY {8612.44 ns} PAR {} XREFS 468df341-823e-432a-909d-642c48f71953-642 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-970-TOTALCYCLES) {1548}
set a(0-970-QMOD) {ccs_in(2,32) 0-974 mgc_add(9,0,1,1,9) 0-1049 mgc_and(9,2) {0-1053 0-1060} mgc_shift_br(9,0,33,32) 0-1055 mgc_shift_bl(32,0,33,10) 0-1057 mgc_add(9,0,8,0,9) 0-1062 BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) {0-1070 0-1215 0-1380 0-1446} BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) {0-1072 0-1217 0-1382 0-1448} BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) {0-1074 0-1219 0-1384 0-1450} BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) {0-1076 0-1221 0-1386 0-1452} BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) {0-1078 0-1223 0-1388 0-1454} BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) {0-1080 0-1225 0-1390 0-1456} BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) {0-1082 0-1227 0-1392 0-1458} BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) {0-1084 0-1229 0-1394 0-1460} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) {0-1090 0-1233 0-1398 0-1464} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) {0-1092 0-1235 0-1400 0-1466} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) {0-1094 0-1237 0-1402 0-1468} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) {0-1096 0-1239 0-1404 0-1470} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) {0-1098 0-1241 0-1406 0-1472} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) {0-1100 0-1243 0-1408 0-1474} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) {0-1102 0-1245 0-1410 0-1476} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) {0-1104 0-1247 0-1412 0-1478} mgc_mux1hot(32,16) {0-1205 0-1348} mgc_add(10,0,10,0,10) {0-1207 0-1209 0-1427} BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1) 0-1349 mgc_mul(32,0,32,0,32) {0-1350 0-1354} BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1) 0-1351 mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2) 0-1352 mgc_add(32,0,32,0,32) {0-1356 0-1363 0-1366 0-1373 0-1429 0-1434} mgc_add(33,0,32,0,33) {0-1359 0-1369} mgc_mux(32,1,2) {0-1364 0-1374 0-1440} mgc_add(9,0,9,0,10) {0-1365 0-1413} mgc_mul(10,0,10,0,10) 0-1426 mgc_add(9,0,2,1,10) 0-1481 mgc_add(31,0,10,1,31) 0-1551 mgc_add(32,0,1,1,32) 0-1555 mgc_io_sync(0) {0-1624 0-1627 0-1630 0-1633 0-1636 0-1639 0-1642 0-1645 0-1648 0-1651 0-1654}}
set a(0-970-PROC_NAME) {core}
set a(0-970-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-970}

