# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_ECE3710_RegFile_and_ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:08 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 08:00:08 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:08 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 08:00:08 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:08 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 08:00:08 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:08 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 08:00:08 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:08 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 08:00:08 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:08 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 08:00:08 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:09 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 08:00:09 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:09 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 08:00:09 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:09 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 08:00:09 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:09 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:00:09 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:09 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:00:09 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:09 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 08:00:09 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:40 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:00:40 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# vsim work.Everything 
# Start time: 08:00:46 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# ** Error: (vsim-3033) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(14): Instantiation of 'InstructionRegister' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Everything/cpu File: C:/Users/kenne/Documents/ECE 3710/Project/CPU.v
#         Searched libraries:
#             C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/rtl_work
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
# Error loading design
# End time: 08:00:46 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:17 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 08:01:17 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:18 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 08:01:18 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# vsim work.Everything 
# Start time: 08:01:22 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1050 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:58 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:01:59 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:02:01 on Nov 12,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:02:01 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:57 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:02:57 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:02:59 on Nov 12,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:02:59 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:18 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:03:18 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:03:20 on Nov 12,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:03:20 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
restart -f
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
add wave -position insertpoint  \
sim:/Everything/cpu/psr
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Alex  Hostname: ALEXS_PC  ProcessID: 4204
#           Attempting to use alternate WLF file "./wlftszgxd9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftszgxd9
restart -f
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:05:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:06:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:07 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:06:07 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:06:09 on Nov 12,2019, Elapsed time: 0:02:49
# Errors: 0, Warnings: 2
# vsim work.Everything 
# Start time: 08:06:09 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
# ** Error (suppressible): (vsim-3053) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(25): Illegal output or inout port connection for port 'carry'.
#    Time: 0 ns  Iteration: 0  Instance: /Everything/cpu/alu File: C:/Users/kenne/Documents/ECE 3710/Project/ALU.v
# ** Error (suppressible): (vsim-3053) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(25): Illegal output or inout port connection for port 'low'.
#    Time: 0 ns  Iteration: 0  Instance: /Everything/cpu/alu File: C:/Users/kenne/Documents/ECE 3710/Project/ALU.v
# ** Error (suppressible): (vsim-3053) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(25): Illegal output or inout port connection for port 'overflow'.
#    Time: 0 ns  Iteration: 0  Instance: /Everything/cpu/alu File: C:/Users/kenne/Documents/ECE 3710/Project/ALU.v
# ** Error (suppressible): (vsim-3053) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(25): Illegal output or inout port connection for port 'zero'.
#    Time: 0 ns  Iteration: 0  Instance: /Everything/cpu/alu File: C:/Users/kenne/Documents/ECE 3710/Project/ALU.v
# ** Error (suppressible): (vsim-3053) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(25): Illegal output or inout port connection for port 'negative'.
#    Time: 0 ns  Iteration: 0  Instance: /Everything/cpu/alu File: C:/Users/kenne/Documents/ECE 3710/Project/ALU.v
# Error loading design
# End time: 08:06:10 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:08:06 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# ** Error: (vlog-13069) C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(27): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(27): (vlog-13205) Syntax error found in the scope following 'psr'. Is there a missing '::'?
# End time: 08:08:06 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:08:30 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# ** Error: C:/Users/kenne/Documents/ECE 3710/Project/CPU.v(26): Initializer must be a constant value or constant expression.
# End time: 08:08:30 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:10:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# vsim work.Everything 
# Start time: 08:10:07 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
vsim work.Everything
# End time: 08:10:10 on Nov 12,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:10:10 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:23 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:10:23 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:10:26 on Nov 12,2019, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:10:26 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
restart -f
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:38 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:12:38 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:12:40 on Nov 12,2019, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:12:40 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:14:11 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:14:11 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:14:14 on Nov 12,2019, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:14:14 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:16:33 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:16:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:16:36 on Nov 12,2019, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:16:36 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:21:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 08:21:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:22:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:22:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:22:06 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:22:06 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:22:09 on Nov 12,2019, Elapsed time: 0:05:33
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:22:09 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:23:43 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:23:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:23:45 on Nov 12,2019, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:23:46 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1190 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:53 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:25:53 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:25:56 on Nov 12,2019, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:25:56 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1190 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:27:16 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:27:16 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:27:18 on Nov 12,2019, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:27:18 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1170 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
run
run
run
run
run
run
restart -f
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1170 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:47 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:32:47 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:51 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:32:51 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU
# End time: 08:32:54 on Nov 12,2019, Elapsed time: 0:05:36
# Errors: 0, Warnings: 0
# vsim work.CPU 
# Start time: 08:32:54 on Nov 12,2019
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:01 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:33:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:33:04 on Nov 12,2019, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:33:04 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1170 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
run
run
run
run
run
run
restart -f
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# LOAD DETECTED!
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1170 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:14 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:36:14 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:17 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:36:17 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:19 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:36:19 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:36:22 on Nov 12,2019, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:36:22 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1170 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:00 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:37:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:37:02 on Nov 12,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:37:02 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1160 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:37:48 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:37:51 on Nov 12,2019, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:37:51 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1180 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:18 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:39:18 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:23 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 08:39:23 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:23 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 08:39:23 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:23 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 08:39:23 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 08:39:24 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:24 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 08:39:25 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:25 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 08:39:25 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:25 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 08:39:25 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:39:31 on Nov 12,2019, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:39:31 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# COMPARING INTEGERS!
# CMPI!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# CMPI!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1180 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:18 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:41:18 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:41:20 on Nov 12,2019, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:41:20 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# COMPARING INTEGERS!
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
# CMPI!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# CMPI!
run
# COMPARING INTEGERS!
# COMPARING INTEGERS!
run
run
run
# Here
run
run
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:46:07 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:46:08 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:46:11 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:46:11 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:46:15 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:46:15 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:46:18 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:46:18 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:46:22 on Nov 12,2019, Elapsed time: 0:05:02
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:46:22 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1160 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:41 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 08:54:41 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 08:54:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:46 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:54:46 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 08:54:49 on Nov 12,2019, Elapsed time: 0:08:27
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 08:54:49 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1190 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:59:56 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 08:59:56 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:04 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 09:00:04 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 09:00:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 09:00:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:00:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:00:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 09:00:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:05 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 09:00:05 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:00:11 on Nov 12,2019, Elapsed time: 0:05:22
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:00:11 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1190 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:01:33 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:01:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:02:12 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:02:12 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:02:14 on Nov 12,2019, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:02:15 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# COMPARING INTEGERS!
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1160 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:04:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 09:04:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 09:04:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 09:04:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 09:04:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:04:59 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:59 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:00 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 09:05:00 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:05:04 on Nov 12,2019, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:05:04 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1160 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:31 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:07:31 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:07:40 on Nov 12,2019, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:07:40 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1190 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
run
run
run
# Jumping since values are equal
run
run
run
run
# Here
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:09:33 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:09:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:09:40 on Nov 12,2019, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:09:41 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ANDING!
# ANDING!
# Here
# ANDING!
# Here
# Here
# Here
# Here
# Here
# Here
# NEG
# NEG
# NEG
# Here
# NEG
# NEG
# NEG
# Here
# Here
# Here
# Here
# STORE WB
# Here
# ALU LOAD HIT
# ALU LOAD HIT
# LOAD WB
# ALU LOAD HIT
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:10 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:22:10 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:22:13 on Nov 12,2019, Elapsed time: 0:12:32
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:22:13 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# STORE WB
# STORE WB
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
restart -f
run -all
# Here
# Here
# Here
# Here
# STORE WB
# STORE WB
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:22 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:32:22 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:32:24 on Nov 12,2019, Elapsed time: 0:10:11
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:32:25 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# STORE WB
# STORE WB
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 1210 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:32 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:33:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:33:34 on Nov 12,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:33:34 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 170 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
# Here
# STORE WB
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:53 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:34:53 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.Everything
run -all
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 09:38:32 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:32 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 09:38:33 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:33 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 09:38:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:33 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:38:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:33 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:38:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:33 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 09:38:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:33 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 09:38:33 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:38:41 on Nov 12,2019, Elapsed time: 0:05:07
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:38:41 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
# Here
restart -f
run -all
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 130 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
run
# Here
run
# Here
run
# Here
run
# STORE WB
run
# STORE WB
run
# Here
run
# Here
run
# Here
run
# Here
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:01 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 09:43:01 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:02 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 09:43:02 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:43:08 on Nov 12,2019, Elapsed time: 0:04:27
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:43:08 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 250 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
restart -f
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 250 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vsim work.ALU work.ALUControl work.BlockRam work.CPU work.Decoder work.Everything work.FSM work.InstructionRegister work.mux2to1 work.mux4to1 work.ProgramCounter work.RegisterFile work.SignExtender work.ZeroExtender
# End time: 09:46:36 on Nov 12,2019, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
# vsim work.ALU work.ALUControl work.BlockRam work.CPU work.Decoder work.Everything work.FSM work.InstructionRegister work.mux2to1 work.mux4to1 work.ProgramCounter work.RegisterFile work.SignExtender work.ZeroExtender 
# Start time: 09:46:36 on Nov 12,2019
# Loading work.ALU
# Loading work.ALUControl
# Loading work.BlockRam
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.FSM
# Loading work.Everything
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 09:46:43 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 09:46:44 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:44 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 09:46:44 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:44 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:46:44 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:44 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:46:44 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:44 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 09:46:44 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:44 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 09:46:44 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:46:56 on Nov 12,2019, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:46:56 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 250 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:48:34 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 09:48:34 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 09:48:34 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 09:48:34 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 09:48:34 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:35 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 09:48:35 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:49:03 on Nov 12,2019, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:49:03 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 250 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:56 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 09:49:56 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 09:49:59 on Nov 12,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim work.Everything 
# Start time: 09:49:59 on Nov 12,2019
# Loading work.Everything
# Loading work.CPU
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.InstructionRegister
# Loading work.Decoder
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUControl
# Loading work.ALU
# Loading work.FSM
run -all
# Here
# Here
# Here
# Here
# Here
# Here
# STORE WB
# STORE WB
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(11)
#    Time: 330 ns  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 11
