<stg><name>AWGN</name>


<trans_list>

<trans id="407" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="4" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="61" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:2 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
:3 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:4 %p_Val2_150 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_150"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5 %rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:6 %rngMT19937ICN_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:7 %rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:8 %rngMT19937ICN_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6">
<![CDATA[
:9 %call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 20

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %store_ln17 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6">
<![CDATA[
:9 %call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 20

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="128">
<![CDATA[
:10 %rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_0_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="128">
<![CDATA[
:11 %rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_1_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="128">
<![CDATA[
:12 %rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="128">
<![CDATA[
:13 %rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_m_V"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %p_Val2_150

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln17 = br void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %j_6 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln17 = icmp_eq  i4 %j_6, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln17 = add i4 %j_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln17 = br i1 %icmp_ln17, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
.split:3 %p_cast13 = zext i4 %j_6

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4">
<![CDATA[
.split:5 %trunc_ln229 = trunc i4 %j_6

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:6 %addr_head_p_3_V = add i4 %j_6, i4 3

]]></Node>
<StgValue><ssdm name="addr_head_p_3_V"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:7 %addr_head_p_m_p_1_V = add i8 %p_cast13, i8 142

]]></Node>
<StgValue><ssdm name="addr_head_p_m_p_1_V"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:16 %r_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %addr_head_p_3_V, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:17 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="3">
<![CDATA[
.split:20 %zext_ln587 = zext i3 %r_s

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="7">
<![CDATA[
.split:21 %sext_ln587 = sext i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln587"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
.split:22 %zext_ln587_6 = zext i8 %sext_ln587

]]></Node>
<StgValue><ssdm name="zext_ln587_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:24 %br_ln734 = br i1 %trunc_ln229, void, void

]]></Node>
<StgValue><ssdm name="br_ln734"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %this_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
:1 %this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_6

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
:3 %this_uniformRNG_mt_even_0_V_load_1 = load i9 %this_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %this_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
:1 %this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_6

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="9">
<![CDATA[
:3 %this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:215 %store_ln17 = store i4 %add_ln17, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %p_Val2_151 = load i32 %p_Val2_150

]]></Node>
<StgValue><ssdm name="p_Val2_151"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %lhs_V_load = load i32 %lhs_V

]]></Node>
<StgValue><ssdm name="lhs_V_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:1 %p_Val2_load = load i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:8 %tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32">
<![CDATA[
.split:9 %p_Result_269 = trunc i32 %p_Val2_151

]]></Node>
<StgValue><ssdm name="p_Result_269"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_151, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
.split:11 %tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_423, i30 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="31">
<![CDATA[
.split:12 %zext_ln1043 = zext i31 %tmp_V

]]></Node>
<StgValue><ssdm name="zext_ln1043"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:13 %select_ln722 = select i1 %p_Result_269, i32 2567483615, i32 0

]]></Node>
<StgValue><ssdm name="select_ln722"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln722

]]></Node>
<StgValue><ssdm name="xor_ln1544"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:15 %ret_15 = xor i32 %xor_ln1544, i32 %zext_ln1043

]]></Node>
<StgValue><ssdm name="ret_15"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:18 %tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j_6, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.split:19 %r_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 39, i3 %tmp_45

]]></Node>
<StgValue><ssdm name="r_16"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
.split:23 %zext_ln587_7 = zext i10 %r_16

]]></Node>
<StgValue><ssdm name="zext_ln587_7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
:1 %this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
:3 %this_uniformRNG_mt_even_0_V_load_1 = load i9 %this_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_load_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %this_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_7

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:5 %store_ln741 = store i32 %ret_15, i9 %this_uniformRNG_mt_even_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %fpga_resource_hint..40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
:1 %this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="9">
<![CDATA[
:3 %this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %this_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_7

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:5 %store_ln737 = store i32 %ret_15, i9 %this_uniformRNG_mt_odd_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln737"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln738 = br void %fpga_resource_hint..40

]]></Node>
<StgValue><ssdm name="br_ln738"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:0 %p_0_0_0616 = phi i32 %this_uniformRNG_mt_odd_0_V_load_1, void, i32 %this_uniformRNG_mt_even_0_V_load, void

]]></Node>
<StgValue><ssdm name="p_0_0_0616"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:1 %p_0_0_0604 = phi i32 %this_uniformRNG_mt_even_0_V_load_1, void, i32 %this_uniformRNG_mt_odd_0_V_load, void

]]></Node>
<StgValue><ssdm name="p_0_0_0604"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:2 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load = load i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:3 %r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_15, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="21">
<![CDATA[
fpga_resource_hint..40:4 %zext_ln1691 = zext i21 %r

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:5 %pre_result_V_15 = xor i32 %zext_ln1691, i32 %ret_15

]]></Node>
<StgValue><ssdm name="pre_result_V_15"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:6 %tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:7 %tmp_46 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_15, i32 19, i32 21

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:8 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:9 %tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 14

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:10 %tmp_47 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_15, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:11 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:12 %tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 5

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:13 %tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_15, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:14 %trunc_ln1542 = trunc i32 %pre_result_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln1542"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="2" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="2" op_16_bw="1" op_17_bw="1" op_18_bw="7">
<![CDATA[
fpga_resource_hint..40:15 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_424, i2 0, i3 %tmp_46, i1 0, i1 %tmp_425, i2 0, i1 %tmp_426, i1 0, i2 %tmp_47, i3 0, i1 %tmp_427, i1 0, i1 %tmp_428, i1 0, i2 %tmp_48, i1 0, i1 %trunc_ln1542, i7 0

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:16 %pre_result_V_16 = xor i32 %ret, i32 %pre_result_V_15

]]></Node>
<StgValue><ssdm name="pre_result_V_16"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:17 %tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_16, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:18 %tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_16, i32 7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:19 %tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_16, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="1" op_3_bw="6" op_4_bw="3" op_5_bw="2" op_6_bw="17">
<![CDATA[
fpga_resource_hint..40:20 %ret_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_49, i1 0, i6 %tmp_50, i3 0, i2 %tmp_51, i17 0

]]></Node>
<StgValue><ssdm name="ret_13"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:21 %pre_result_V_17 = xor i32 %ret_13, i32 %pre_result_V_16

]]></Node>
<StgValue><ssdm name="pre_result_V_17"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:22 %r_12 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_17, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="r_12"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="14">
<![CDATA[
fpga_resource_hint..40:23 %zext_ln1691_4 = zext i14 %r_12

]]></Node>
<StgValue><ssdm name="zext_ln1691_4"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:24 %pre_result_V = xor i32 %zext_ln1691_4, i32 %pre_result_V_17

]]></Node>
<StgValue><ssdm name="pre_result_V"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:25 %icmp_ln938 = icmp_eq  i32 %zext_ln1691_4, i32 %pre_result_V_17

]]></Node>
<StgValue><ssdm name="icmp_ln938"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:26 %p_Result_270 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_270"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:27 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_270, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:28 %trunc_ln946 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln946"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:29 %sub_ln947 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:30 %lsb_index = add i32 %sub_ln947, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:31 %tmp_429 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint..40:32 %icmp_ln949 = icmp_sgt  i31 %tmp_429, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:33 %zext_ln960 = zext i32 %pre_result_V

]]></Node>
<StgValue><ssdm name="zext_ln960"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:34 %trunc_ln950 = trunc i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="trunc_ln950"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:35 %sub_ln950 = sub i6 22, i6 %trunc_ln950

]]></Node>
<StgValue><ssdm name="sub_ln950"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:36 %zext_ln950 = zext i6 %sub_ln950

]]></Node>
<StgValue><ssdm name="zext_ln950"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:37 %lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950

]]></Node>
<StgValue><ssdm name="lshr_ln950"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:38 %shl_ln952 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln952"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:39 %or_ln952_5 = or i32 %lshr_ln950, i32 %shl_ln952

]]></Node>
<StgValue><ssdm name="or_ln952_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:40 %and_ln952 = and i32 %pre_result_V, i32 %or_ln952_5

]]></Node>
<StgValue><ssdm name="and_ln952"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:41 %icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln952"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:42 %tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:43 %xor_ln952 = xor i1 %tmp_430, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln952"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:44 %p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_271"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:45 %icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln961"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:46 %and_ln952_8 = and i1 %p_Result_271, i1 %xor_ln952

]]></Node>
<StgValue><ssdm name="and_ln952_8"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:47 %sub_ln962 = sub i32 54, i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="sub_ln962"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:48 %zext_ln962 = zext i32 %sub_ln962

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:49 %shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962

]]></Node>
<StgValue><ssdm name="shl_ln962"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:50 %select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_271

]]></Node>
<StgValue><ssdm name="select_ln949"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:51 %add_ln961 = add i32 %sub_ln947, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln961"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:52 %zext_ln961 = zext i32 %add_ln961

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:53 %lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="lshr_ln961"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:54 %select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_8

]]></Node>
<StgValue><ssdm name="select_ln961"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:55 %m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1">
<![CDATA[
fpga_resource_hint..40:56 %zext_ln964 = zext i1 %select_ln961

]]></Node>
<StgValue><ssdm name="zext_ln964"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:57 %m_33 = add i64 %m, i64 %zext_ln964

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:58 %m_36 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_33, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_36"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="63">
<![CDATA[
fpga_resource_hint..40:59 %zext_ln965 = zext i63 %m_36

]]></Node>
<StgValue><ssdm name="zext_ln965"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:60 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_33, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:61 %sub_ln969 = sub i11 1022, i11 %trunc_ln946

]]></Node>
<StgValue><ssdm name="sub_ln969"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:62 %add_ln968 = add i11 %sub_ln969, i11 1

]]></Node>
<StgValue><ssdm name="add_ln968"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:63 %select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969

]]></Node>
<StgValue><ssdm name="select_ln968"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:64 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint..40:65 %p_Result_272 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_272"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:66 %bitcast_ln746 = bitcast i64 %p_Result_272

]]></Node>
<StgValue><ssdm name="bitcast_ln746"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:67 %tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746

]]></Node>
<StgValue><ssdm name="tmp_uniform"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:68 %bitcast_ln443 = bitcast i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="bitcast_ln443"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:69 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:70 %trunc_ln443 = trunc i64 %bitcast_ln443

]]></Node>
<StgValue><ssdm name="trunc_ln443"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:71 %icmp_ln443 = icmp_ne  i11 %tmp_17, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint..40:72 %icmp_ln443_4 = icmp_eq  i52 %trunc_ln443, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln443_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:73 %or_ln443 = or i1 %icmp_ln443_4, i1 %icmp_ln443

]]></Node>
<StgValue><ssdm name="or_ln443"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:74 %tmp_18 = fcmp_olt  i64 %tmp_uniform, i64 0.02425

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:75 %and_ln443 = and i1 %or_ln443, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln443"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:214 %store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load, i32 %p_Val2_150

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:216 %store_ln414 = store i32 %p_Val2_151, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:217 %store_ln740 = store i32 %p_0_0_0604, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:218 %store_ln739 = store i32 %p_0_0_0616, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln739"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="213" st_id="5" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:88 %tmp_21 = dsub i64 1, i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="214" st_id="6" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:88 %tmp_21 = dsub i64 1, i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:89 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_21, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="216" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:91 %tmp_432 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="6" lat="6">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="218" st_id="8" stage="5" lat="6">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="4" lat="6">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="3" lat="6">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="2" lat="6">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="1" lat="6">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_432

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:94 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="224" st_id="13" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:97 %t2 = dmul i64 %t1, i64 2

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="225" st_id="14" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:97 %t2 = dmul i64 %t1, i64 2

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:98 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:100 %bitcast_ln456 = bitcast i64 %t2

]]></Node>
<StgValue><ssdm name="bitcast_ln456"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:101 %xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln456"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:102 %t3 = bitcast i64 %xor_ln456

]]></Node>
<StgValue><ssdm name="t3"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="7" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="231" st_id="16" stage="6" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="232" st_id="17" stage="5" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="233" st_id="18" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:76 %tmp_20 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:77 %and_ln443_4 = and i1 %or_ln443, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln443_4"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:78 %or_ln443_4 = or i1 %and_ln443, i1 %and_ln443_4

]]></Node>
<StgValue><ssdm name="or_ln443_4"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:80 %z = dadd i64 %tmp_uniform, i64 -0.5

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="4" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="238" st_id="19" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:80 %z = dadd i64 %tmp_uniform, i64 -0.5

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:81 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="3" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="241" st_id="20" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:84 %r_13 = dmul i64 %z, i64 %z

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="2" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="243" st_id="21" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:84 %r_13 = dmul i64 %z, i64 %z

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:85 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_13, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="246" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:104 %z_9 = select i1 %or_ln443_4, i64 %z_10, i64 %z

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:105 %r_15 = select i1 %or_ln443_4, i64 %z_10, i64 %r_13

]]></Node>
<StgValue><ssdm name="r_15"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:106 %p1 = select i1 %or_ln443_4, i64 -0.00778489, i64 -39.6968

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:112 %q1 = select i1 %or_ln443_4, i64 0.0077847, i64 -54.4761

]]></Node>
<StgValue><ssdm name="q1"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:117 %t4 = dmul i64 %p1, i64 %r_15

]]></Node>
<StgValue><ssdm name="t4"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:162 %t13 = dmul i64 %q1, i64 %r_15

]]></Node>
<StgValue><ssdm name="t13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="252" st_id="23" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:117 %t4 = dmul i64 %p1, i64 %r_15

]]></Node>
<StgValue><ssdm name="t4"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:118 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:162 %t13 = dmul i64 %q1, i64 %r_15

]]></Node>
<StgValue><ssdm name="t13"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:163 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="256" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:107 %p2 = select i1 %or_ln443_4, i64 -0.322396, i64 220.946

]]></Node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:113 %q2 = select i1 %or_ln443_4, i64 0.322467, i64 161.586

]]></Node>
<StgValue><ssdm name="q2"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t5 = dadd i64 %t4, i64 %p2

]]></Node>
<StgValue><ssdm name="t5"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:166 %t14 = dadd i64 %t13, i64 %q2

]]></Node>
<StgValue><ssdm name="t14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="260" st_id="25" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t5 = dadd i64 %t4, i64 %p2

]]></Node>
<StgValue><ssdm name="t5"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:122 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:166 %t14 = dadd i64 %t13, i64 %q2

]]></Node>
<StgValue><ssdm name="t14"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:167 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="264" st_id="26" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:125 %t6 = dmul i64 %t5, i64 %r_15

]]></Node>
<StgValue><ssdm name="t6"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:170 %t15 = dmul i64 %t14, i64 %r_15

]]></Node>
<StgValue><ssdm name="t15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="266" st_id="27" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:125 %t6 = dmul i64 %t5, i64 %r_15

]]></Node>
<StgValue><ssdm name="t6"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:126 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:170 %t15 = dmul i64 %t14, i64 %r_15

]]></Node>
<StgValue><ssdm name="t15"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:171 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="270" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:108 %p3 = select i1 %or_ln443_4, i64 -2.40076, i64 -275.929

]]></Node>
<StgValue><ssdm name="p3"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:114 %q3 = select i1 %or_ln443_4, i64 2.44513, i64 -155.699

]]></Node>
<StgValue><ssdm name="q3"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:129 %t7 = dadd i64 %t6, i64 %p3

]]></Node>
<StgValue><ssdm name="t7"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:174 %t16 = dadd i64 %t15, i64 %q3

]]></Node>
<StgValue><ssdm name="t16"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="274" st_id="29" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:129 %t7 = dadd i64 %t6, i64 %p3

]]></Node>
<StgValue><ssdm name="t7"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:130 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:174 %t16 = dadd i64 %t15, i64 %q3

]]></Node>
<StgValue><ssdm name="t16"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:175 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="278" st_id="30" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:133 %t8 = dmul i64 %t7, i64 %r_15

]]></Node>
<StgValue><ssdm name="t8"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:178 %t17 = dmul i64 %t16, i64 %r_15

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="280" st_id="31" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:133 %t8 = dmul i64 %t7, i64 %r_15

]]></Node>
<StgValue><ssdm name="t8"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:134 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:178 %t17 = dmul i64 %t16, i64 %r_15

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:179 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:109 %p4 = select i1 %or_ln443_4, i64 -2.54973, i64 138.358

]]></Node>
<StgValue><ssdm name="p4"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:115 %q4 = select i1 %or_ln443_4, i64 3.75441, i64 66.8013

]]></Node>
<StgValue><ssdm name="q4"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:137 %t9 = dadd i64 %t8, i64 %p4

]]></Node>
<StgValue><ssdm name="t9"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:182 %f2 = dadd i64 %t17, i64 %q4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="288" st_id="33" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:137 %t9 = dadd i64 %t8, i64 %p4

]]></Node>
<StgValue><ssdm name="t9"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:138 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:182 %f2 = dadd i64 %t17, i64 %q4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:183 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="292" st_id="34" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:141 %t10 = dmul i64 %t9, i64 %r_15

]]></Node>
<StgValue><ssdm name="t10"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:186 %t18 = dmul i64 %f2, i64 %r_15

]]></Node>
<StgValue><ssdm name="t18"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="294" st_id="35" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:141 %t10 = dmul i64 %t9, i64 %r_15

]]></Node>
<StgValue><ssdm name="t10"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:142 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:186 %t18 = dmul i64 %f2, i64 %r_15

]]></Node>
<StgValue><ssdm name="t18"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:187 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="298" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:110 %p5 = select i1 %or_ln443_4, i64 4.37466, i64 -30.6648

]]></Node>
<StgValue><ssdm name="p5"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:145 %t11 = dadd i64 %t10, i64 %p5

]]></Node>
<StgValue><ssdm name="t11"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:190 %f2_8 = dadd i64 %t18, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="301" st_id="37" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:145 %t11 = dadd i64 %t10, i64 %p5

]]></Node>
<StgValue><ssdm name="t11"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:146 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:190 %f2_8 = dadd i64 %t18, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_8"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:191 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_8, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:193 %f2_9 = select i1 %or_ln443_4, i64 %f2, i64 %f2_8

]]></Node>
<StgValue><ssdm name="f2_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="306" st_id="38" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:149 %t12 = dmul i64 %t11, i64 %r_15

]]></Node>
<StgValue><ssdm name="t12"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:195 %t19 = dmul i64 %f2_9, i64 %r_15

]]></Node>
<StgValue><ssdm name="t19"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="308" st_id="39" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:149 %t12 = dmul i64 %t11, i64 %r_15

]]></Node>
<StgValue><ssdm name="t12"/></StgValue>
</operation>

<operation id="309" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:150 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="310" st_id="39" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:195 %t19 = dmul i64 %f2_9, i64 %r_15

]]></Node>
<StgValue><ssdm name="t19"/></StgValue>
</operation>

<operation id="311" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:196 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="312" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:111 %p6 = select i1 %or_ln443_4, i64 2.93816, i64 2.50663

]]></Node>
<StgValue><ssdm name="p6"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:153 %f1_1 = dadd i64 %t12, i64 %p6

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="314" st_id="41" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:153 %f1_1 = dadd i64 %t12, i64 %p6

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="315" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:154 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="316" st_id="42" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:157 %f1 = dmul i64 %f1_1, i64 %z_9

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="317" st_id="42" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:199 %f2_10 = dadd i64 %t19, i64 1

]]></Node>
<StgValue><ssdm name="f2_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="318" st_id="43" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:157 %f1 = dmul i64 %f1_1, i64 %z_9

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:158 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:160 %f1_4 = select i1 %or_ln443_4, i64 %f1_1, i64 %f1

]]></Node>
<StgValue><ssdm name="f1_4"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:199 %f2_10 = dadd i64 %t19, i64 1

]]></Node>
<StgValue><ssdm name="f2_10"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:200 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_10, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="323" st_id="44" stage="8" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="324" st_id="45" stage="7" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="325" st_id="46" stage="6" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="326" st_id="47" stage="5" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="327" st_id="48" stage="4" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="328" st_id="49" stage="3" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="329" st_id="50" stage="2" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="330" st_id="51" stage="1" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="331" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:203 %bitcast_ln541 = bitcast i64 %standard_value

]]></Node>
<StgValue><ssdm name="bitcast_ln541"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:204 %xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln541"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:205 %bitcast_ln541_4 = bitcast i64 %xor_ln541

]]></Node>
<StgValue><ssdm name="bitcast_ln541_4"/></StgValue>
</operation>

<operation id="334" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:206 %select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_4

]]></Node>
<StgValue><ssdm name="select_ln540"/></StgValue>
</operation>

<operation id="335" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:207 %result = select i1 %or_ln443_4, i64 %select_ln540, i64 %standard_value

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="336" st_id="52" stage="8" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="337" st_id="53" stage="7" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="338" st_id="54" stage="6" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="339" st_id="55" stage="5" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="340" st_id="56" stage="4" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="341" st_id="57" stage="3" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="342" st_id="58" stage="2" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="343" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
.split:2 %j_cast = zext i4 %j_6

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="344" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="345" st_id="59" stage="1" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %div = ddiv i64 %result, i64 4.47214

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="346" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:209 %din_addr = getelementptr i64 %din, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="din_addr"/></StgValue>
</operation>

<operation id="347" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint..40:210 %din_load = load i3 %din_addr

]]></Node>
<StgValue><ssdm name="din_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="348" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint..40:210 %din_load = load i3 %din_addr

]]></Node>
<StgValue><ssdm name="din_load"/></StgValue>
</operation>

<operation id="349" st_id="60" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:211 %add = dadd i64 %div, i64 %din_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="350" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:79 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="351" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:82 %rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend72_i"/></StgValue>
</operation>

<operation id="352" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:83 %rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin4_i"/></StgValue>
</operation>

<operation id="353" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:86 %rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i

]]></Node>
<StgValue><ssdm name="rend68_i"/></StgValue>
</operation>

<operation id="354" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:87 %rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin8_i"/></StgValue>
</operation>

<operation id="355" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:90 %rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i

]]></Node>
<StgValue><ssdm name="rend80_i"/></StgValue>
</operation>

<operation id="356" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:92 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="357" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:95 %rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend78_i"/></StgValue>
</operation>

<operation id="358" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:96 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="359" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:99 %rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend76_i"/></StgValue>
</operation>

<operation id="360" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:116 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="361" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:119 %rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend66_i"/></StgValue>
</operation>

<operation id="362" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:120 %rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin6_i"/></StgValue>
</operation>

<operation id="363" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:123 %rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6_i

]]></Node>
<StgValue><ssdm name="rend62_i"/></StgValue>
</operation>

<operation id="364" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:124 %rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin10_i"/></StgValue>
</operation>

<operation id="365" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:127 %rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10_i

]]></Node>
<StgValue><ssdm name="rend60_i"/></StgValue>
</operation>

<operation id="366" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:128 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="367" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:131 %rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend56_i"/></StgValue>
</operation>

<operation id="368" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:132 %rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin12_i"/></StgValue>
</operation>

<operation id="369" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:135 %rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin12_i

]]></Node>
<StgValue><ssdm name="rend54_i"/></StgValue>
</operation>

<operation id="370" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:136 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="371" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:139 %rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend50_i"/></StgValue>
</operation>

<operation id="372" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:140 %rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin14_i"/></StgValue>
</operation>

<operation id="373" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:143 %rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin14_i

]]></Node>
<StgValue><ssdm name="rend46_i"/></StgValue>
</operation>

<operation id="374" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:144 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="375" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:147 %rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend42_i"/></StgValue>
</operation>

<operation id="376" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:148 %rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin16_i"/></StgValue>
</operation>

<operation id="377" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:151 %rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i

]]></Node>
<StgValue><ssdm name="rend40_i"/></StgValue>
</operation>

<operation id="378" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:152 %rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin18_i"/></StgValue>
</operation>

<operation id="379" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:155 %rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin18_i

]]></Node>
<StgValue><ssdm name="rend36_i"/></StgValue>
</operation>

<operation id="380" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:156 %rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin20_i"/></StgValue>
</operation>

<operation id="381" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:159 %rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin20_i

]]></Node>
<StgValue><ssdm name="rend34_i"/></StgValue>
</operation>

<operation id="382" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:161 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="383" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:164 %rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend32_i"/></StgValue>
</operation>

<operation id="384" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:165 %rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin22_i"/></StgValue>
</operation>

<operation id="385" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:168 %rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin22_i

]]></Node>
<StgValue><ssdm name="rend28_i"/></StgValue>
</operation>

<operation id="386" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:169 %rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin23_i"/></StgValue>
</operation>

<operation id="387" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:172 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin23_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:173 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="389" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:176 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="390" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:177 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="391" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:180 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="392" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:181 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="393" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:184 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="394" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:185 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="395" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:188 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="396" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:189 %rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:192 %rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin24_i

]]></Node>
<StgValue><ssdm name="rend84_i"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:194 %rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin25_i"/></StgValue>
</operation>

<operation id="399" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:197 %rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin25_i

]]></Node>
<StgValue><ssdm name="rend70_i"/></StgValue>
</operation>

<operation id="400" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:198 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="401" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:201 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="402" st_id="61" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:211 %add = dadd i64 %div, i64 %din_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="403" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:212 %dout_addr = getelementptr i64 %dout, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="dout_addr"/></StgValue>
</operation>

<operation id="404" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint..40:213 %store_ln19 = store i64 %add, i3 %dout_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="405" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint..40:219 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="406" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0">
<![CDATA[
:0 %ret_ln22 = ret

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
