# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../miniMIPS.srcs/sources_1/new/RegParallel.vhd" \
"../../../../miniMIPS.srcs/sim_1/new/RegParallel_tb.vhd" \

# Do not sort compile order
nosort
