//----------------------------------------------------Design-------------------------------------------------------------
module priority_encoder(input [3:0] D,output reg [1:0]y);
  always @(*) begin
    if (D[2]) y=2'b11;
    else if (D[3]) y=2'b10;
    else if (D[1]) y=2'b01;
    else if (D[0]) y=2'b00;
    else  y=2'bxx;            
end
endmodule 

//--------------------------------------------------Test_bench------------------------------------------------------------
module tb; 
  reg [3:0] D;
  wire [1:0]y ;

  priority_encoder  pe(D,y);
initial begin 
  $monitor ("D=%b-->y%b",D,y);
#1;
  D=4'b0001; #1;
  D=4'b0010; #1;
  D=4'b0100; #1;
  D=4'b1000; #1;
end
  endmodule
