
*** Running vivado
    with args -log Core.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Core.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Core.tcl -notrace
Command: link_design -top Core -part xc7z010iclg225-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Netlist 29-17] Analyzing 472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Core' is not ideal for floorplanning, since the cellview 'Control' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 628.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 656.965 ; gain = 366.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 675.895 ; gain = 18.930

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12b9e097d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1212.648 ; gain = 536.754

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b9e097d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12b9e097d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dd950d97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dd950d97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dd950d97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dd950d97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1355.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11b7ba09e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1355.332 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11b7ba09e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1355.332 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11b7ba09e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.332 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1355.332 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11b7ba09e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.332 ; gain = 698.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1355.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asgei/Desktop/RSA/RSA/RSA.runs/impl_1/Core_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Core_drc_opted.rpt -pb Core_drc_opted.pb -rpx Core_drc_opted.rpx
Command: report_drc -file Core_drc_opted.rpt -pb Core_drc_opted.pb -rpx Core_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/asgei/Desktop/RSA/RSA/RSA.runs/impl_1/Core_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.332 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1355.332 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac526879

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1355.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1355.332 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 1293 I/O ports
 while the target  device: 7z010i package: clg225, contains only 140 available user I/O. The target device has 140 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[100]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[101]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[102]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[103]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[104]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[105]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[106]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[107]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[108]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[109]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[110]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[111]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[112]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[113]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[114]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[115]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[116]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[117]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[118]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[119]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[120]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[121]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[122]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[123]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[124]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[125]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[126]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[127]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[128]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[129]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[130]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[131]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[132]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[133]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[134]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[135]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[136]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[137]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[138]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[139]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[140]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[141]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[142]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[143]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[144]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[145]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[146]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[147]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[148]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[149]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[150]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[151]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[152]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[153]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[154]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[155]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[156]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[157]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[158]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[159]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[160]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[161]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[162]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[163]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[164]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[165]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[166]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[167]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[168]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[169]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[170]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[171]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[172]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[173]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[174]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[175]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[176]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[177]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[178]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[179]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[180]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[181]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[182]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[183]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[184]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[185]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[186]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[187]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[188]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[189]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ALU_R_r_OBUF[18]_inst (OBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf66b4c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.332 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cf66b4c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.332 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: cf66b4c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 13:31:58 2019...
