// Seed: 381462754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7[1 : -1 'b0], id_8;
  logic id_9;
  ;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input wand id_1,
    output tri1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9
);
  logic id_11 = (1);
  wire  id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12
  );
  wire id_13;
  ;
endmodule
