// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_HH_
#define _pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_42_16_1_1.h"
#include "pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_signal< sc_lv<4> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s);

    ~pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_0_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_1_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_2_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_3_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_4_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_5_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_6_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde* line_buffer_Array_V_7_0_7_U;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U263;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U264;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U265;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U266;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U267;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U268;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U269;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U270;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<16> > kernel_data_V_7_8;
    sc_signal< sc_lv<16> > kernel_data_V_7_9;
    sc_signal< sc_lv<16> > kernel_data_V_7_10;
    sc_signal< sc_lv<16> > kernel_data_V_7_11;
    sc_signal< sc_lv<16> > kernel_data_V_7_12;
    sc_signal< sc_lv<16> > kernel_data_V_7_13;
    sc_signal< sc_lv<16> > kernel_data_V_7_14;
    sc_signal< sc_lv<16> > kernel_data_V_7_15;
    sc_signal< sc_lv<16> > kernel_data_V_7_24;
    sc_signal< sc_lv<16> > kernel_data_V_7_25;
    sc_signal< sc_lv<16> > kernel_data_V_7_26;
    sc_signal< sc_lv<16> > kernel_data_V_7_27;
    sc_signal< sc_lv<16> > kernel_data_V_7_28;
    sc_signal< sc_lv<16> > kernel_data_V_7_29;
    sc_signal< sc_lv<16> > kernel_data_V_7_30;
    sc_signal< sc_lv<16> > kernel_data_V_7_31;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_0_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_1_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_2_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_3_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_3_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_4_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_4_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_4_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_5_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_5_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_5_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_6_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_6_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_6_q0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_7_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_7_0_7_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_7_0_7_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1089;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > and_ln191_2_reg_1314;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<9> > indvar_flatten_reg_208;
    sc_signal< sc_lv<1> > icmp_ln241_fu_230_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op186;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1089_pp0_iter1_reg;
    sc_signal< sc_lv<9> > add_ln241_fu_236_p2;
    sc_signal< sc_lv<9> > add_ln241_reg_1093;
    sc_signal< sc_lv<16> > pool_window_3_V_reg_1098;
    sc_signal< sc_logic > io_acc_block_signal_op29;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > pool_window_3_V_reg_1098_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_1_reg_1107;
    sc_signal< sc_lv<16> > pool_window_3_V_1_reg_1107_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_2_reg_1116;
    sc_signal< sc_lv<16> > pool_window_3_V_2_reg_1116_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_3_reg_1125;
    sc_signal< sc_lv<16> > pool_window_3_V_3_reg_1125_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_4_reg_1134;
    sc_signal< sc_lv<16> > pool_window_3_V_4_reg_1134_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_5_reg_1143;
    sc_signal< sc_lv<16> > pool_window_3_V_5_reg_1143_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_6_reg_1152;
    sc_signal< sc_lv<16> > pool_window_3_V_6_reg_1152_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_3_V_7_reg_1161;
    sc_signal< sc_lv<16> > pool_window_3_V_7_reg_1161_pp0_iter1_reg;
    sc_signal< sc_lv<16> > pool_window_1_V_reg_1170;
    sc_signal< sc_lv<16> > pool_window_1_V_1_reg_1176;
    sc_signal< sc_lv<16> > pool_window_1_V_2_reg_1182;
    sc_signal< sc_lv<16> > pool_window_1_V_3_reg_1188;
    sc_signal< sc_lv<16> > pool_window_1_V_4_reg_1194;
    sc_signal< sc_lv<16> > pool_window_1_V_5_reg_1200;
    sc_signal< sc_lv<16> > pool_window_1_V_6_reg_1206;
    sc_signal< sc_lv<16> > pool_window_1_V_7_reg_1212;
    sc_signal< sc_lv<16> > pool_window_0_V_reg_1218;
    sc_signal< sc_lv<16> > pool_window_0_V_1_reg_1224;
    sc_signal< sc_lv<16> > pool_window_0_V_2_reg_1230;
    sc_signal< sc_lv<16> > pool_window_0_V_3_reg_1236;
    sc_signal< sc_lv<16> > pool_window_0_V_4_reg_1242;
    sc_signal< sc_lv<16> > pool_window_0_V_5_reg_1248;
    sc_signal< sc_lv<16> > pool_window_0_V_6_reg_1254;
    sc_signal< sc_lv<16> > pool_window_0_V_7_reg_1260;
    sc_signal< sc_lv<16> > pool_window_2_V_reg_1266;
    sc_signal< sc_lv<16> > pool_window_2_V_1_reg_1272;
    sc_signal< sc_lv<16> > pool_window_2_V_2_reg_1278;
    sc_signal< sc_lv<16> > pool_window_2_V_3_reg_1284;
    sc_signal< sc_lv<16> > pool_window_2_V_4_reg_1290;
    sc_signal< sc_lv<16> > pool_window_2_V_5_reg_1296;
    sc_signal< sc_lv<16> > pool_window_2_V_6_reg_1302;
    sc_signal< sc_lv<16> > pool_window_2_V_7_reg_1308;
    sc_signal< sc_lv<1> > and_ln191_2_fu_550_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_556_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_1318;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_562_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1324;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_567_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_8_reg_1330;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_573_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_9_reg_1336;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_578_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_11_reg_1342;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_584_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_reg_1348;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_589_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_1354;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_595_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_14_reg_1360;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_600_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_reg_1366;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_606_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_reg_1372;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_611_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_5_reg_1378;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_617_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_reg_1384;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_622_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_6_reg_1390;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_628_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_20_reg_1396;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_633_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_reg_1402;
    sc_signal< sc_lv<1> > icmp_ln1496_22_fu_639_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_22_reg_1408;
    sc_signal< sc_lv<1> > icmp_ln212_fu_644_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1414;
    sc_signal< sc_lv<32> > select_ln227_fu_668_p3;
    sc_signal< sc_lv<32> > select_ln227_reg_1418;
    sc_signal< sc_lv<1> > icmp_ln216_fu_688_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1423;
    sc_signal< sc_lv<32> > select_ln222_fu_712_p3;
    sc_signal< sc_lv<32> > select_ln222_reg_1427;
    sc_signal< sc_lv<2> > select_ln66_3_fu_752_p3;
    sc_signal< sc_lv<2> > select_ln66_3_reg_1432;
    sc_signal< sc_lv<2> > select_ln66_7_fu_786_p3;
    sc_signal< sc_lv<2> > select_ln66_7_reg_1437;
    sc_signal< sc_lv<2> > select_ln66_11_fu_820_p3;
    sc_signal< sc_lv<2> > select_ln66_11_reg_1442;
    sc_signal< sc_lv<2> > select_ln66_15_fu_854_p3;
    sc_signal< sc_lv<2> > select_ln66_15_reg_1447;
    sc_signal< sc_lv<2> > select_ln66_19_fu_888_p3;
    sc_signal< sc_lv<2> > select_ln66_19_reg_1452;
    sc_signal< sc_lv<2> > select_ln66_23_fu_922_p3;
    sc_signal< sc_lv<2> > select_ln66_23_reg_1457;
    sc_signal< sc_lv<2> > select_ln66_27_fu_956_p3;
    sc_signal< sc_lv<2> > select_ln66_27_reg_1462;
    sc_signal< sc_lv<2> > select_ln66_31_fu_990_p3;
    sc_signal< sc_lv<2> > select_ln66_31_reg_1467;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten_phi_fu_212_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_219;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_219;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_219;
    sc_signal< sc_lv<32> > add_ln225_fu_650_p2;
    sc_signal< sc_lv<32> > add_ln220_fu_694_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< sc_lv<16> > tmp_data_0_V_fu_1003_p6;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > tmp_data_1_V_fu_1013_p6;
    sc_signal< sc_lv<16> > tmp_data_2_V_fu_1023_p6;
    sc_signal< sc_lv<16> > tmp_data_3_V_fu_1033_p6;
    sc_signal< sc_lv<16> > tmp_data_4_V_fu_1043_p6;
    sc_signal< sc_lv<16> > tmp_data_5_V_fu_1053_p6;
    sc_signal< sc_lv<16> > tmp_data_6_V_fu_1063_p6;
    sc_signal< sc_lv<16> > tmp_data_7_V_fu_1073_p6;
    sc_signal< sc_lv<1> > icmp_ln191_fu_502_p2;
    sc_signal< sc_lv<1> > icmp_ln191_1_fu_512_p2;
    sc_signal< sc_lv<1> > icmp_ln191_2_fu_522_p2;
    sc_signal< sc_lv<1> > icmp_ln191_3_fu_532_p2;
    sc_signal< sc_lv<1> > and_ln191_1_fu_544_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_538_p2;
    sc_signal< sc_lv<32> > add_ln227_fu_662_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_706_p2;
    sc_signal< sc_lv<16> > select_ln66_fu_726_p3;
    sc_signal< sc_lv<16> > select_ln66_2_fu_738_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_743_p2;
    sc_signal< sc_lv<2> > select_ln66_1_fu_731_p3;
    sc_signal< sc_lv<2> > zext_ln66_fu_749_p1;
    sc_signal< sc_lv<16> > select_ln66_4_fu_760_p3;
    sc_signal< sc_lv<16> > select_ln66_6_fu_772_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_777_p2;
    sc_signal< sc_lv<2> > select_ln66_5_fu_765_p3;
    sc_signal< sc_lv<2> > zext_ln66_1_fu_783_p1;
    sc_signal< sc_lv<16> > select_ln66_8_fu_794_p3;
    sc_signal< sc_lv<16> > select_ln66_10_fu_806_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_811_p2;
    sc_signal< sc_lv<2> > select_ln66_9_fu_799_p3;
    sc_signal< sc_lv<2> > zext_ln66_2_fu_817_p1;
    sc_signal< sc_lv<16> > select_ln66_12_fu_828_p3;
    sc_signal< sc_lv<16> > select_ln66_14_fu_840_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_845_p2;
    sc_signal< sc_lv<2> > select_ln66_13_fu_833_p3;
    sc_signal< sc_lv<2> > zext_ln66_3_fu_851_p1;
    sc_signal< sc_lv<16> > select_ln66_16_fu_862_p3;
    sc_signal< sc_lv<16> > select_ln66_18_fu_874_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_879_p2;
    sc_signal< sc_lv<2> > select_ln66_17_fu_867_p3;
    sc_signal< sc_lv<2> > zext_ln66_4_fu_885_p1;
    sc_signal< sc_lv<16> > select_ln66_20_fu_896_p3;
    sc_signal< sc_lv<16> > select_ln66_22_fu_908_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_913_p2;
    sc_signal< sc_lv<2> > select_ln66_21_fu_901_p3;
    sc_signal< sc_lv<2> > zext_ln66_5_fu_919_p1;
    sc_signal< sc_lv<16> > select_ln66_24_fu_930_p3;
    sc_signal< sc_lv<16> > select_ln66_26_fu_942_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_21_fu_947_p2;
    sc_signal< sc_lv<2> > select_ln66_25_fu_935_p3;
    sc_signal< sc_lv<2> > zext_ln66_6_fu_953_p1;
    sc_signal< sc_lv<16> > select_ln66_28_fu_964_p3;
    sc_signal< sc_lv<16> > select_ln66_30_fu_976_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_23_fu_981_p2;
    sc_signal< sc_lv<2> > select_ln66_29_fu_969_p3;
    sc_signal< sc_lv<2> > zext_ln66_7_fu_987_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_462;
    sc_signal< bool > ap_condition_457;
    sc_signal< bool > ap_condition_447;
    sc_signal< bool > ap_condition_1041;
    sc_signal< bool > ap_condition_399;
    sc_signal< bool > ap_condition_1046;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_694_p2();
    void thread_add_ln222_fu_706_p2();
    void thread_add_ln225_fu_650_p2();
    void thread_add_ln227_fu_662_p2();
    void thread_add_ln241_fu_236_p2();
    void thread_and_ln191_1_fu_544_p2();
    void thread_and_ln191_2_fu_550_p2();
    void thread_and_ln191_fu_538_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_condition_1041();
    void thread_ap_condition_1046();
    void thread_ap_condition_399();
    void thread_ap_condition_447();
    void thread_ap_condition_457();
    void thread_ap_condition_462();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_212_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_219();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_icmp_ln1496_10_fu_777_p2();
    void thread_icmp_ln1496_11_fu_578_p2();
    void thread_icmp_ln1496_12_fu_584_p2();
    void thread_icmp_ln1496_13_fu_811_p2();
    void thread_icmp_ln1496_14_fu_595_p2();
    void thread_icmp_ln1496_15_fu_845_p2();
    void thread_icmp_ln1496_16_fu_606_p2();
    void thread_icmp_ln1496_17_fu_879_p2();
    void thread_icmp_ln1496_18_fu_617_p2();
    void thread_icmp_ln1496_19_fu_913_p2();
    void thread_icmp_ln1496_1_fu_562_p2();
    void thread_icmp_ln1496_20_fu_628_p2();
    void thread_icmp_ln1496_21_fu_947_p2();
    void thread_icmp_ln1496_22_fu_639_p2();
    void thread_icmp_ln1496_23_fu_981_p2();
    void thread_icmp_ln1496_2_fu_743_p2();
    void thread_icmp_ln1496_3_fu_589_p2();
    void thread_icmp_ln1496_4_fu_600_p2();
    void thread_icmp_ln1496_5_fu_611_p2();
    void thread_icmp_ln1496_6_fu_622_p2();
    void thread_icmp_ln1496_7_fu_633_p2();
    void thread_icmp_ln1496_8_fu_567_p2();
    void thread_icmp_ln1496_9_fu_573_p2();
    void thread_icmp_ln1496_fu_556_p2();
    void thread_icmp_ln191_1_fu_512_p2();
    void thread_icmp_ln191_2_fu_522_p2();
    void thread_icmp_ln191_3_fu_532_p2();
    void thread_icmp_ln191_fu_502_p2();
    void thread_icmp_ln212_fu_644_p2();
    void thread_icmp_ln216_fu_688_p2();
    void thread_icmp_ln241_fu_230_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op186();
    void thread_io_acc_block_signal_op29();
    void thread_line_buffer_Array_V_7_0_0_ce0();
    void thread_line_buffer_Array_V_7_0_0_we0();
    void thread_line_buffer_Array_V_7_0_1_ce0();
    void thread_line_buffer_Array_V_7_0_1_we0();
    void thread_line_buffer_Array_V_7_0_2_ce0();
    void thread_line_buffer_Array_V_7_0_2_we0();
    void thread_line_buffer_Array_V_7_0_3_ce0();
    void thread_line_buffer_Array_V_7_0_3_we0();
    void thread_line_buffer_Array_V_7_0_4_ce0();
    void thread_line_buffer_Array_V_7_0_4_we0();
    void thread_line_buffer_Array_V_7_0_5_ce0();
    void thread_line_buffer_Array_V_7_0_5_we0();
    void thread_line_buffer_Array_V_7_0_6_ce0();
    void thread_line_buffer_Array_V_7_0_6_we0();
    void thread_line_buffer_Array_V_7_0_7_ce0();
    void thread_line_buffer_Array_V_7_0_7_we0();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln222_fu_712_p3();
    void thread_select_ln227_fu_668_p3();
    void thread_select_ln66_10_fu_806_p3();
    void thread_select_ln66_11_fu_820_p3();
    void thread_select_ln66_12_fu_828_p3();
    void thread_select_ln66_13_fu_833_p3();
    void thread_select_ln66_14_fu_840_p3();
    void thread_select_ln66_15_fu_854_p3();
    void thread_select_ln66_16_fu_862_p3();
    void thread_select_ln66_17_fu_867_p3();
    void thread_select_ln66_18_fu_874_p3();
    void thread_select_ln66_19_fu_888_p3();
    void thread_select_ln66_1_fu_731_p3();
    void thread_select_ln66_20_fu_896_p3();
    void thread_select_ln66_21_fu_901_p3();
    void thread_select_ln66_22_fu_908_p3();
    void thread_select_ln66_23_fu_922_p3();
    void thread_select_ln66_24_fu_930_p3();
    void thread_select_ln66_25_fu_935_p3();
    void thread_select_ln66_26_fu_942_p3();
    void thread_select_ln66_27_fu_956_p3();
    void thread_select_ln66_28_fu_964_p3();
    void thread_select_ln66_29_fu_969_p3();
    void thread_select_ln66_2_fu_738_p3();
    void thread_select_ln66_30_fu_976_p3();
    void thread_select_ln66_31_fu_990_p3();
    void thread_select_ln66_3_fu_752_p3();
    void thread_select_ln66_4_fu_760_p3();
    void thread_select_ln66_5_fu_765_p3();
    void thread_select_ln66_6_fu_772_p3();
    void thread_select_ln66_7_fu_786_p3();
    void thread_select_ln66_8_fu_794_p3();
    void thread_select_ln66_9_fu_799_p3();
    void thread_select_ln66_fu_726_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_zext_ln66_1_fu_783_p1();
    void thread_zext_ln66_2_fu_817_p1();
    void thread_zext_ln66_3_fu_851_p1();
    void thread_zext_ln66_4_fu_885_p1();
    void thread_zext_ln66_5_fu_919_p1();
    void thread_zext_ln66_6_fu_953_p1();
    void thread_zext_ln66_7_fu_987_p1();
    void thread_zext_ln66_fu_749_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
