Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 30 12:37:48 2023
| Host         : insa-12605 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
| Design       : processor
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 17         |
| TIMING-20 | Warning  | Non-clocked latch             | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RST relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on Qa[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Qa[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Qa[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Qa[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on Qa[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on Qa[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on Qa[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on Qa[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Qb[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Qb[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Qb[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Qb[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Qb[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Qb[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Qb[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Qb[7] relative to clock(s) CLK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[0][0] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[0][1] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[0][3] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[1][0] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[1][1] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[1][3] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[2][0] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[2][1] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[2][3] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[3][0] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[3][1] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch banc_registre/bancreg_reg[3][3] cannot be properly analyzed as its control pin banc_registre/bancreg_reg[3][3]/G is not reached by a timing clock
Related violations: <none>


