# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile E:/FiLe's/Maven_Silicon/Veriloggg_laaab/Extra_work/Clk/clock.v
