# ðŸ› ï¸ Hardware-Oriented Academic Projects

*A curated portfolio of digital hardware and IC design projects developed during my Ph.D. studies in Electrical & Computer Engineering at the University of Illinois Urbana-Champaign (UIUC).*

---

## ðŸ“ Repository Structure

| Folder | Domain | Key Topics / Features | Languages & Tools |
|--------|--------|------------------------|-------------------|
| [`Comp_Arch_works`](./Comp_Arch_works) | Computer Architecture | Pipelined RISC-V CPU, cache simulation, branch prediction | C++, SystemVerilog |
| [`Digital_IC_Design_works`](./Digital_IC_Design_works) | Digital IC / ASIC | CMOS standard cell design, Synopsys DC/ICC2 P&R flow, STA labs | SystemVerilog, Verilog |

> Each folder contains source code, technical reports, scripts, and simulation results where applicable.

---
