{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574684262839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574684262840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 09:17:42 2019 " "Processing started: Mon Nov 25 09:17:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574684262840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574684262840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_41 -c mux_41 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_41 -c mux_41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574684262841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1574684263031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_41-andre01 " "Found design unit 1: mux_41-andre01" {  } { { "mux_41.vhd" "" { Text "/home/aluno/DLP/P2/Mux/mux_41.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574684263476 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_41 " "Found entity 1: mux_41" {  } { { "mux_41.vhd" "" { Text "/home/aluno/DLP/P2/Mux/mux_41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574684263476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574684263476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4-andre01 " "Found design unit 1: reg_4-andre01" {  } { { "reg_4.vhd" "" { Text "/home/aluno/DLP/P2/Mux/reg_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574684263477 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "reg_4.vhd" "" { Text "/home/aluno/DLP/P2/Mux/reg_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574684263477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574684263477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao_02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file questao_02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 questao_02-andre01 " "Found design unit 1: questao_02-andre01" {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574684263478 ""} { "Info" "ISGN_ENTITY_NAME" "1 questao_02 " "Found entity 1: questao_02" {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574684263478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574684263478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "questao_02 " "Elaborating entity \"questao_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574684263537 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_out questao_02.vhd(12) " "VHDL Signal Declaration warning at questao_02.vhd(12): used implicit default value for signal \"mux_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574684263539 "|questao_02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41 mux_41:c_mux " "Elaborating entity \"mux_41\" for hierarchy \"mux_41:c_mux\"" {  } { { "questao_02.vhd" "c_mux" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574684263543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4 reg_4:c_reg " "Elaborating entity \"reg_4\" for hierarchy \"reg_4:c_reg\"" {  } { { "questao_02.vhd" "c_reg" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574684263545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[0\] GND " "Pin \"mux_out\[0\]\" is stuck at GND" {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574684263905 "|questao_02|mux_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[1\] GND " "Pin \"mux_out\[1\]\" is stuck at GND" {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574684263905 "|questao_02|mux_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[2\] GND " "Pin \"mux_out\[2\]\" is stuck at GND" {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574684263905 "|questao_02|mux_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_out\[3\] GND " "Pin \"mux_out\[3\]\" is stuck at GND" {  } { { "questao_02.vhd" "" { Text "/home/aluno/DLP/P2/Mux/questao_02.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574684263905 "|questao_02|mux_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574684263905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574684264046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574684264046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574684264105 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574684264105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574684264105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574684264105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574684264114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 09:17:44 2019 " "Processing ended: Mon Nov 25 09:17:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574684264114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574684264114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574684264114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574684264114 ""}
