// Seed: 576646139
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri0 id_5
);
  not primCall (id_2, id_4);
  module_0 modCall_1 ();
  assign id_2 = -1 == id_0;
  logic id_7;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output supply0 id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = id_4;
  assign id_3 = -1;
  assign id_8 = id_1 == ~-1'd0;
endprogram
