<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lora: ADC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Lora
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_a_d_c___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">ADC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f072xb.html">Stm32f072xb</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Analog to Digital Converter.  
 <a href="struct_a_d_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f072xb_8h_source.html">stm32f072xb.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:add06351bbb4cf771125247d62b145d75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a></td></tr>
<tr class="separator:add06351bbb4cf771125247d62b145d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d24b9deed83e90a2ff96c95ba94934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a></td></tr>
<tr class="separator:a78d24b9deed83e90a2ff96c95ba94934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6126350919b341bfb13c0b24b30dc22a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a></td></tr>
<tr class="separator:a6126350919b341bfb13c0b24b30dc22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb1a6623bedc6fc8a2b48bbfd82bbb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a></td></tr>
<tr class="separator:aaeb1a6623bedc6fc8a2b48bbfd82bbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4c0d337b0e546e549678b77ea63246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a></td></tr>
<tr class="separator:a0a4c0d337b0e546e549678b77ea63246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2ee020956d58aa315d6b8a8bc0b60e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">SMPR</a></td></tr>
<tr class="separator:acc2ee020956d58aa315d6b8a8bc0b60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d49ecc780f3fd305613ecf4f817f80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80">RESERVED1</a></td></tr>
<tr class="separator:a54d49ecc780f3fd305613ecf4f817f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30aca300e6a05f1afa16406770c0dd52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52">RESERVED2</a></td></tr>
<tr class="separator:a30aca300e6a05f1afa16406770c0dd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38d345f173abcb914c40d04a06ab468"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">TR</a></td></tr>
<tr class="separator:ab38d345f173abcb914c40d04a06ab468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ffd02fea1594fdd917132e217e466a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a">RESERVED3</a></td></tr>
<tr class="separator:ad4ffd02fea1594fdd917132e217e466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10e238d4a65578cae4a77332d54465a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a></td></tr>
<tr class="separator:af10e238d4a65578cae4a77332d54465a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27457de291227d5c51daa4081fe59c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#af27457de291227d5c51daa4081fe59c7">RESERVED4</a> [5]</td></tr>
<tr class="separator:af27457de291227d5c51daa4081fe59c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84114accead82bd11a0e12a429cdfed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a></td></tr>
<tr class="separator:a84114accead82bd11a0e12a429cdfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Analog to Digital Converter. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aaeb1a6623bedc6fc8a2b48bbfd82bbb8" name="aaeb1a6623bedc6fc8a2b48bbfd82bbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">&#9670;&#160;</a></span>CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC configuration register 1, Address offset: 0x0C </p>

</div>
</div>
<a id="a0a4c0d337b0e546e549678b77ea63246" name="a0a4c0d337b0e546e549678b77ea63246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4c0d337b0e546e549678b77ea63246">&#9670;&#160;</a></span>CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC configuration register 2, Address offset: 0x10 </p>

</div>
</div>
<a id="af10e238d4a65578cae4a77332d54465a" name="af10e238d4a65578cae4a77332d54465a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10e238d4a65578cae4a77332d54465a">&#9670;&#160;</a></span>CHSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CHSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer register, Address offset: 0x28 </p>

</div>
</div>
<a id="a6126350919b341bfb13c0b24b30dc22a" name="a6126350919b341bfb13c0b24b30dc22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6126350919b341bfb13c0b24b30dc22a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="a84114accead82bd11a0e12a429cdfed9" name="a84114accead82bd11a0e12a429cdfed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84114accead82bd11a0e12a429cdfed9">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular data register, Address offset: 0x40 </p>

</div>
</div>
<a id="a78d24b9deed83e90a2ff96c95ba94934" name="a78d24b9deed83e90a2ff96c95ba94934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d24b9deed83e90a2ff96c95ba94934">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC interrupt enable register, Address offset: 0x04 </p>

</div>
</div>
<a id="add06351bbb4cf771125247d62b145d75" name="add06351bbb4cf771125247d62b145d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add06351bbb4cf771125247d62b145d75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC interrupt and status register, Address offset: 0x00 </p>

</div>
</div>
<a id="a54d49ecc780f3fd305613ecf4f817f80" name="a54d49ecc780f3fd305613ecf4f817f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d49ecc780f3fd305613ecf4f817f80">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 </p>

</div>
</div>
<a id="a30aca300e6a05f1afa16406770c0dd52" name="a30aca300e6a05f1afa16406770c0dd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30aca300e6a05f1afa16406770c0dd52">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

</div>
</div>
<a id="ad4ffd02fea1594fdd917132e217e466a" name="ad4ffd02fea1594fdd917132e217e466a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ffd02fea1594fdd917132e217e466a">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x24 </p>

</div>
</div>
<a id="af27457de291227d5c51daa4081fe59c7" name="af27457de291227d5c51daa4081fe59c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27457de291227d5c51daa4081fe59c7">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED4[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2C </p>

</div>
</div>
<a id="acc2ee020956d58aa315d6b8a8bc0b60e" name="acc2ee020956d58aa315d6b8a8bc0b60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2ee020956d58aa315d6b8a8bc0b60e">&#9670;&#160;</a></span>SMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sampling time register, Address offset: 0x14 </p>

</div>
</div>
<a id="ab38d345f173abcb914c40d04a06ab468" name="ab38d345f173abcb914c40d04a06ab468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38d345f173abcb914c40d04a06ab468">&#9670;&#160;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 threshold register, Address offset: 0x20 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>STM32/cmsis/device/inc/<a class="el" href="stm32f072xb_8h_source.html">stm32f072xb.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7
</small></address>
</body>
</html>
