# Full-Adder-Verilog-Project
Clean Verilog implementation of a 1-bit Full Adder with Sum and Carry-out generation, including a structured testbench for functional verification. Ideal for learning and building larger arithmetic circuits.
