$date
	Thu Jul 24 14:56:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_det_1011_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 2 % cur_state [1:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#5
1"
#10
0"
1$
#15
1"
#20
0"
#25
1"
#30
b1 &
0"
1#
#35
b1 %
1"
#40
b10 &
0"
0#
#45
b0 &
b10 %
1"
#50
b11 &
0"
1#
#55
1!
b1 &
b11 %
1"
#60
0"
#65
0!
b1 %
1"
#70
b10 &
0"
0#
#75
b0 &
b10 %
1"
#80
0"
#85
b0 %
1"
#90
b1 &
0"
1#
#95
b1 %
1"
#100
b10 &
0"
0#
#105
b0 &
b10 %
1"
#110
b11 &
0"
1#
#115
1!
b1 &
b11 %
1"
#120
0!
b10 &
0"
0#
#125
b0 &
b10 %
1"
#130
b11 &
0"
1#
#135
1!
b1 &
b11 %
1"
#140
0!
b10 &
0"
0#
#145
b0 &
b10 %
1"
#150
b11 &
0"
1#
#155
1!
b1 &
b11 %
1"
#160
0"
#165
0!
b1 %
1"
#170
0"
#175
1"
#180
0"
