{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542267928155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542267928157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 02:45:27 2018 " "Processing started: Thu Nov 15 02:45:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542267928157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542267928157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu_v1 -c Alu_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu_v1 -c Alu_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542267928157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542267929353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu_v1-Alu_v1_arc " "Found design unit 1: Alu_v1-Alu_v1_arc" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542267930285 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu_v1 " "Found entity 1: Alu_v1" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542267930285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542267930285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu_v1 " "Elaborating entity \"Alu_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542267930506 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporary Alu_v1.vhd(46) " "VHDL Process Statement warning at Alu_v1.vhd(46): signal \"temporary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542267930531 "|Alu_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESUL Alu_v1.vhd(32) " "VHDL Process Statement warning at Alu_v1.vhd(32): inferring latch(es) for signal or variable \"RESUL\", which holds its previous value in one or more paths through the process" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542267930532 "|Alu_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temporary Alu_v1.vhd(32) " "VHDL Process Statement warning at Alu_v1.vhd(32): inferring latch(es) for signal or variable \"temporary\", which holds its previous value in one or more paths through the process" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542267930532 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[0\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[0\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930532 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[1\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[1\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930533 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[2\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[2\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[3\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[3\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[4\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[4\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[5\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[5\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[6\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[6\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[7\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[7\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[0\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[0\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[1\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[1\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[2\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[2\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[3\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[3\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930534 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[4\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[4\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930535 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[5\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[5\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930535 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[6\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[6\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930535 "|Alu_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[7\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[7\]\" at Alu_v1.vhd(32)" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542267930535 "|Alu_v1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Alu_v1.vhd" "Mult0" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542267930886 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542267930886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542267931077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542267931079 ""}  } { { "Alu_v1.vhd" "" { Text "C:/VHDL_Project/Alu_v1/Alu_v1.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542267931079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/VHDL_Project/Alu_v1/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542267931255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542267931255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542267932437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542267932437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542267932609 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542267932609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542267932609 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1542267932609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542267932609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542267932654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 02:45:32 2018 " "Processing ended: Thu Nov 15 02:45:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542267932654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542267932654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542267932654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542267932654 ""}
