`timescale 1ns/10ps

module Test1 ();
  reg clk, Reset, Run;
  reg [15:0] DIN;
  wire Done;
  wire Bus_out;
  parameter period=20;
  
  initial
  begin
    clk=0;
    Reset=0;
    Run=0;
    DIN=0;
  end
  
  Processor procssr (.Done(Done), .clk(clk), .Reset(Reset), .DIN(DIN), .Bus_out(Bus_out));
  
  initial
  begin
    #5 Reset=1;
    #10 Reset=0;
  end
  
  always #(period/2) clk=~clk;
	always #(period) DIN<=$urandom()%256;
	always
	begin
	  #(3*period) Run<=1;
	  #(period) Run<=0;
	 end
	 
	 initial #400 $stop;
endmodule