ALU:
ROM1 OUTPUT 8 register X latch
ROM1 OUTPUT 7 register Y latch
ROM1 OUTPUT 6 ALU F0 set
ROM1 OUTPUT 5 ALU F1 set
ROM1 OUTPUT 4 ALU F2 set
ROM1 OUTPUT 3 ALU F3 set
ROM1 OUTPUT 2 Acc latch
ROM1 OUTPUT 1 Acc output set
ROM2 OUTPUT 8 Flag Generate output set

FLAGS:
ROM2 OUTPUT 7 Flag Latch
ROM2 OUTPUT 6 Flag Output set
ROM2 OUTPUT 5 Check X>Y 
ROM2 OUTPUT 4 Check X<Y
ROM2 OUTPUT 3 Check X=Y
ROM2 OUTPUT 2 Check Overflow
ROM2 OUTPUT 1 Check Underflow

REGISTERS:
ROM3 OUTPUT 8 X jsr latch
ROM3 OUTPUT 7 X jsr output set
ROM3 OUTPUT 6 Y jsr latch
ROM3 OUTPUT 5 Y jsr output set
ROM3 OUTPUT 4 flag jsr latch
ROM3 OUTPUT 3 flag jsr output set
ROM3 OUTPUT 2 PC jsr latch
ROM3 OUTPUT 1 PC jsr output set

PC:
ROM4 OUTPUT 8 PC1 latch
ROM4 OUTPUT 7 PC2 latch
ROM4 OUTPUT 6 PC1 active
ROM4 OUTPUT 5 PC2 active
ROM4 OUTPUT 4 PC1 to databus set

IO BUFFER:
ROM4 OUTPUT 3 databus to ram set
ROM4 OUTPUT 2 IO buffer to internal databus set
ROM4 OUTPUT 1 microcode latch
ROM5 OUTPUT 5 microcode ram read set
ROM5 OUTPUT 4 ram write 

MISC:
ROM5 OUTPUT 3 all latch reset
ROM5 OUTPUT 2 done
ROM5 OUTPUT 1 Stop


