Summary
Top-level Name,design195_5_10_top_post_synth

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled,58,,\clk,0.125,High
Enabled,222,,\clk,0.125,Very_High
Enabled,1186,,\clk,0.125,Typical
Enabled3,,1225,\clk,0.125,Typical,0.955918

BRAM
Enabled,5,36k SDP,\clk,\clk,36,36,0.500000,0.000000,0.000000,0.500000,0.125,0.125

DSP
Enabeld,2,DSP38,\clk,12,18,0.125
Enabeld,2,DSP38,\clk,20,14,0.125
Enabeld,5,DSP38,\clk,20,18,0.125

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\rst,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\in,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
