

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'
================================================================
* Date:           Mon Jul 14 02:16:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      683|      683|  6.830 us|  6.830 us|  673|  673|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_4_loop_for_channel_pad_4  |      681|      681|        11|          1|          1|   672|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     221|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     158|     137|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     252|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     410|     517|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |mul_7ns_9ns_15_1_1_U242   |mul_7ns_9ns_15_1_1   |        0|   0|    0|  50|    0|
    |urem_7ns_3ns_2_11_1_U241  |urem_7ns_3ns_2_11_1  |        0|   0|  158|  87|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |Total                     |                     |        0|   0|  158| 137|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_232_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln109_fu_168_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln111_fu_213_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln112_1_fu_343_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln112_2_fu_353_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln112_fu_337_p2       |         +|   0|  0|  19|           8|           8|
    |empty_fu_265_p2           |         +|   0|  0|  18|          10|          10|
    |sub_ln111_fu_295_p2       |         -|   0|  0|  19|           8|           8|
    |icmp_ln109_fu_162_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln111_fu_177_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln112_1_fu_304_p2    |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln112_fu_201_p2      |      icmp|   0|  0|  13|           6|           1|
    |or_ln112_fu_309_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln109_1_fu_238_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln109_fu_183_p3    |    select|   0|  0|   7|           1|           1|
    |storemerge583_fu_379_p3   |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 221|         100|          76|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten58_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    7|         14|
    |c_fu_84                                 |   9|          2|    4|          8|
    |indvar_flatten58_fu_88                  |   9|          2|   10|         20|
    |n_fu_80                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln112_reg_445                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |c_fu_84                           |   4|   0|    4|          0|
    |icmp_ln111_reg_422                |   1|   0|    1|          0|
    |icmp_ln112_reg_435                |   1|   0|    1|          0|
    |indvar_flatten58_fu_88            |  10|   0|   10|          0|
    |n_fu_80                           |   7|   0|    7|          0|
    |or_ln112_reg_440                  |   1|   0|    1|          0|
    |select_ln109_reg_427              |   7|   0|    7|          0|
    |icmp_ln111_reg_422                |  64|  32|    1|          0|
    |icmp_ln112_reg_435                |  64|  32|    1|          0|
    |select_ln109_reg_427              |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  96|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4|  return value|
|OutPadConv4_2_address0  |  out|    8|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_2_ce0       |  out|    1|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_2_we0       |  out|    1|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_2_d0        |  out|   16|   ap_memory|                                                 OutPadConv4_2|         array|
|OutPadConv4_1_address0  |  out|    8|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_1_ce0       |  out|    1|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_1_we0       |  out|    1|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_1_d0        |  out|   16|   ap_memory|                                                 OutPadConv4_1|         array|
|OutPadConv4_address0    |  out|    8|   ap_memory|                                                   OutPadConv4|         array|
|OutPadConv4_ce0         |  out|    1|   ap_memory|                                                   OutPadConv4|         array|
|OutPadConv4_we0         |  out|    1|   ap_memory|                                                   OutPadConv4|         array|
|OutPadConv4_d0          |  out|   16|   ap_memory|                                                   OutPadConv4|         array|
|OutPool1_address0       |  out|   10|   ap_memory|                                                      OutPool1|         array|
|OutPool1_ce0            |  out|    1|   ap_memory|                                                      OutPool1|         array|
|OutPool1_q0             |   in|   16|   ap_memory|                                                      OutPool1|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten58 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten58"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 0, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 18 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 0, i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 19 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i212"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten58_load = load i10 %indvar_flatten58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 21 'load' 'indvar_flatten58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten58_load, i10 672" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 22 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln109 = add i10 %indvar_flatten58_load, i10 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 23 'add' 'add_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15.i224, void %for.body4.i230.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 24 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_load = load i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 25 'load' 'n_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%icmp_ln111 = icmp_eq  i7 %n_load, i7 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 26 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln109 = select i1 %icmp_ln111, i7 0, i7 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 27 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln109, i32 1, i32 6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 28 'partselect' 'tmp_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i6 %tmp_14, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 29 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [11/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 30 'urem' 'urem_ln112' <Predicate = (!icmp_ln109)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %select_ln109, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 31 'add' 'add_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %indvar_flatten58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 32 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 %add_ln111, i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 33 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 34 [10/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 34 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 35 [9/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 35 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 36 [8/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 36 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 37 [7/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 37 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 38 [6/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 38 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 39 [5/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 39 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 40 [4/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 40 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 41 [3/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 41 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 42 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln109_1 = add i4 %c_load, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 43 'add' 'add_ln109_1' <Predicate = (icmp_ln111)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 44 [1/1] (0.39ns)   --->   "%select_ln109_1 = select i1 %icmp_ln111, i4 %add_ln109_1, i4 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 44 'select' 'select_ln109_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln109_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 45 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln109_1, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl8 = zext i8 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 47 'zext' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i10 %p_shl7, i10 %p_shl8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 48 'add' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i4 %select_ln109_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 49 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln111, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 50 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln109_1, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 51 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i6 %tmp_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 52 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln111 = sub i8 %p_shl, i8 %zext_ln111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 53 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i7 %select_ln109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 54 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.77ns)   --->   "%icmp_ln112_1 = icmp_ugt  i7 %select_ln109, i7 81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 55 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.28ns)   --->   "%or_ln112 = or i1 %icmp_ln112, i1 %icmp_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 56 'or' 'or_ln112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i7 %select_ln109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 57 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (1.74ns)   --->   "%mul_ln112 = mul i15 %zext_ln112_3, i15 171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 58 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln112, i32 9, i32 14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 59 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %tmp_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 60 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln112 = add i8 %zext_ln112, i8 %sub_ln111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 61 'add' 'add_ln112' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 62 [2/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 62 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln112_1 = add i8 %zext_ln111_1, i8 254" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 63 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i8 %add_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 64 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln112_2 = add i10 %sext_ln112, i10 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 65 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i10 %add_ln112_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 66 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%OutPool1_addr = getelementptr i16 %OutPool1, i64 0, i64 %zext_ln112_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 67 'getelementptr' 'OutPool1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (1.23ns)   --->   "%OutPool1_load = load i10 %OutPool1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 68 'load' 'OutPool1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_10 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 %select_ln109_1, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 69 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body4.i212" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 70 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_4_loop_for_channel_pad_4_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 672, i64 672, i64 672"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 73 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i8 %add_ln112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 74 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 75 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i2 %urem_ln112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 76 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 77 'getelementptr' 'OutPadConv4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 78 'getelementptr' 'OutPadConv4_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 79 'getelementptr' 'OutPadConv4_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPool1_load = load i10 %OutPool1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 80 'load' 'OutPool1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_11 : Operation 81 [1/1] (0.35ns)   --->   "%storemerge583 = select i1 %or_ln112, i16 0, i16 %OutPool1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 81 'select' 'storemerge583' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.54ns)   --->   "%switch_ln112 = switch i2 %trunc_ln112, void %arrayidx.i213581.case.2, i2 0, void %arrayidx.i213581.case.0, i2 1, void %arrayidx.i213581.case.1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 82 'switch' 'switch_ln112' <Predicate = true> <Delay = 0.54>
ST_11 : Operation 83 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln112 = store i16 %storemerge583, i8 %OutPadConv4_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 83 'store' 'store_ln112' <Predicate = (trunc_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i213581.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln112 == 1)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln112 = store i16 %storemerge583, i8 %OutPadConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 85 'store' 'store_ln112' <Predicate = (trunc_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i213581.exit"   --->   Operation 86 'br' 'br_ln0' <Predicate = (trunc_ln112 == 0)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln112 = store i16 %storemerge583, i8 %OutPadConv4_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 87 'store' 'store_ln112' <Predicate = (trunc_ln112 != 0 & trunc_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i213581.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (trunc_ln112 != 0 & trunc_ln112 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPadConv4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPadConv4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPool1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 010000000000]
c                     (alloca           ) [ 011111111110]
indvar_flatten58      (alloca           ) [ 010000000000]
store_ln0             (store            ) [ 000000000000]
store_ln109           (store            ) [ 000000000000]
store_ln111           (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
indvar_flatten58_load (load             ) [ 000000000000]
icmp_ln109            (icmp             ) [ 011111111110]
add_ln109             (add              ) [ 000000000000]
br_ln109              (br               ) [ 000000000000]
n_load                (load             ) [ 000000000000]
icmp_ln111            (icmp             ) [ 011111111110]
select_ln109          (select           ) [ 011111111111]
tmp_14                (partselect       ) [ 000000000000]
icmp_ln112            (icmp             ) [ 011111111110]
add_ln111             (add              ) [ 000000000000]
store_ln109           (store            ) [ 000000000000]
store_ln111           (store            ) [ 000000000000]
c_load                (load             ) [ 000000000000]
add_ln109_1           (add              ) [ 000000000000]
select_ln109_1        (select           ) [ 000000000000]
p_shl7                (bitconcatenate   ) [ 000000000000]
tmp                   (bitconcatenate   ) [ 000000000000]
p_shl8                (zext             ) [ 000000000000]
empty                 (add              ) [ 000000000000]
trunc_ln111           (trunc            ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
tmp_13                (bitconcatenate   ) [ 000000000000]
zext_ln111            (zext             ) [ 000000000000]
sub_ln111             (sub              ) [ 000000000000]
zext_ln111_1          (zext             ) [ 000000000000]
icmp_ln112_1          (icmp             ) [ 000000000000]
or_ln112              (or               ) [ 010000000001]
zext_ln112_3          (zext             ) [ 000000000000]
mul_ln112             (mul              ) [ 000000000000]
tmp_15                (partselect       ) [ 000000000000]
zext_ln112            (zext             ) [ 000000000000]
add_ln112             (add              ) [ 010000000001]
add_ln112_1           (add              ) [ 000000000000]
sext_ln112            (sext             ) [ 000000000000]
add_ln112_2           (add              ) [ 000000000000]
zext_ln112_2          (zext             ) [ 000000000000]
OutPool1_addr         (getelementptr    ) [ 010000000001]
store_ln109           (store            ) [ 000000000000]
br_ln111              (br               ) [ 000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specpipeline_ln111    (specpipeline     ) [ 000000000000]
zext_ln112_1          (zext             ) [ 000000000000]
urem_ln112            (urem             ) [ 000000000000]
trunc_ln112           (trunc            ) [ 010000000001]
OutPadConv4_addr      (getelementptr    ) [ 000000000000]
OutPadConv4_1_addr    (getelementptr    ) [ 000000000000]
OutPadConv4_2_addr    (getelementptr    ) [ 000000000000]
OutPool1_load         (load             ) [ 000000000000]
storemerge583         (select           ) [ 000000000000]
switch_ln112          (switch           ) [ 000000000000]
store_ln112           (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
store_ln112           (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
store_ln112           (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv4_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv4_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPadConv4_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv4_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutPadConv4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OutPool1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_4_loop_for_channel_pad_4_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="n_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten58_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten58/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="OutPool1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool1_addr/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPool1_load/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="OutPadConv4_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv4_addr/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="OutPadConv4_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv4_1_addr/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="OutPadConv4_2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv4_2_addr/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln112_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln112_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln112_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln109_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln111_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvar_flatten58_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten58_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln109_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln109_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="n_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln111_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln109_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_14_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="0" index="3" bw="4" slack="0"/>
<pin id="196" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln112_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln112/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln111_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln109_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln111_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="c_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="9"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln109_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln109_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="9"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln111_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_shl_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_13_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln111_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln111_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln111_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="9"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln112_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="9"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln112_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="9"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln112_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="9"/>
<pin id="316" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln112_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_15_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="15" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="0" index="3" bw="5" slack="0"/>
<pin id="328" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln112_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln112_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln112_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln112_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln112_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln112_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln109_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="9"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln112_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln112_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="storemerge583_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="0" index="2" bw="16" slack="0"/>
<pin id="383" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge583/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="switch_ln112_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln112/11 "/>
</bind>
</comp>

<comp id="397" class="1005" name="n_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="404" class="1005" name="c_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="411" class="1005" name="indvar_flatten58_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten58 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln109_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="9"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="422" class="1005" name="icmp_ln111_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="9"/>
<pin id="424" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="427" class="1005" name="select_ln109_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln109 "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln112_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="9"/>
<pin id="437" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="440" class="1005" name="or_ln112_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln112 "/>
</bind>
</comp>

<comp id="445" class="1005" name="add_ln112_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="450" class="1005" name="OutPool1_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPool1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="58" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="105" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="119" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="183" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="205"><net_src comp="191" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="183" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="183" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="168" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="213" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="229" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="238" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="238" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="245" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="238" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="238" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="275" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="295" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="301" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="265" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="368"><net_src comp="238" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="378"><net_src comp="207" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="99" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="388"><net_src comp="379" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="394"><net_src comp="375" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="78" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="80" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="407"><net_src comp="84" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="414"><net_src comp="88" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="421"><net_src comp="162" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="177" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="430"><net_src comp="183" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="438"><net_src comp="201" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="443"><net_src comp="309" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="448"><net_src comp="337" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="453"><net_src comp="92" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv4_2 | {11 }
	Port: OutPadConv4_1 | {11 }
	Port: OutPadConv4 | {11 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 : OutPool1 | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln111 : 1
		indvar_flatten58_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		n_load : 1
		icmp_ln111 : 2
		select_ln109 : 3
		tmp_14 : 4
		icmp_ln112 : 5
		urem_ln112 : 4
		add_ln111 : 4
		store_ln109 : 3
		store_ln111 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln109_1 : 1
		select_ln109_1 : 2
		p_shl7 : 3
		tmp : 3
		p_shl8 : 4
		empty : 5
		trunc_ln111 : 3
		p_shl : 4
		tmp_13 : 3
		zext_ln111 : 4
		sub_ln111 : 5
		or_ln112 : 1
		mul_ln112 : 1
		tmp_15 : 2
		zext_ln112 : 3
		add_ln112 : 6
		add_ln112_1 : 1
		sext_ln112 : 2
		add_ln112_2 : 6
		zext_ln112_2 : 7
		OutPool1_addr : 8
		OutPool1_load : 9
		store_ln109 : 3
	State 11
		trunc_ln112 : 1
		OutPadConv4_addr : 1
		OutPadConv4_1_addr : 1
		OutPadConv4_2_addr : 1
		storemerge583 : 1
		switch_ln112 : 2
		store_ln112 : 2
		store_ln112 : 2
		store_ln112 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   urem   |       grp_fu_207      |    0    |   158   |    87   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln109_fu_168   |    0    |    0    |    17   |
|          |    add_ln111_fu_213   |    0    |    0    |    14   |
|          |   add_ln109_1_fu_232  |    0    |    0    |    12   |
|    add   |      empty_fu_265     |    0    |    0    |    18   |
|          |    add_ln112_fu_337   |    0    |    0    |    19   |
|          |   add_ln112_1_fu_343  |    0    |    0    |    14   |
|          |   add_ln112_2_fu_353  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln109_fu_162   |    0    |    0    |    17   |
|   icmp   |   icmp_ln111_fu_177   |    0    |    0    |    14   |
|          |   icmp_ln112_fu_201   |    0    |    0    |    13   |
|          |  icmp_ln112_1_fu_304  |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln112_fu_317   |    0    |    0    |    50   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln109_fu_183  |    0    |    0    |    7    |
|  select  | select_ln109_1_fu_238 |    0    |    0    |    4    |
|          |  storemerge583_fu_379 |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln111_fu_295   |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln112_fu_309    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_14_fu_191     |    0    |    0    |    0    |
|          |     tmp_15_fu_323     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     p_shl7_fu_245     |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_253      |    0    |    0    |    0    |
|          |      p_shl_fu_275     |    0    |    0    |    0    |
|          |     tmp_13_fu_283     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     p_shl8_fu_261     |    0    |    0    |    0    |
|          |   zext_ln111_fu_291   |    0    |    0    |    0    |
|          |  zext_ln111_1_fu_301  |    0    |    0    |    0    |
|   zext   |  zext_ln112_3_fu_314  |    0    |    0    |    0    |
|          |   zext_ln112_fu_333   |    0    |    0    |    0    |
|          |  zext_ln112_2_fu_359  |    0    |    0    |    0    |
|          |  zext_ln112_1_fu_369  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln111_fu_271  |    0    |    0    |    0    |
|          |   trunc_ln112_fu_375  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln112_fu_349   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  switch  |  switch_ln112_fu_389  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |   158   |   355   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OutPool1_addr_reg_450 |   10   |
|    add_ln112_reg_445   |    8   |
|        c_reg_404       |    4   |
|   icmp_ln109_reg_418   |    1   |
|   icmp_ln111_reg_422   |    1   |
|   icmp_ln112_reg_435   |    1   |
|indvar_flatten58_reg_411|   10   |
|        n_reg_397       |    7   |
|    or_ln112_reg_440    |    1   |
|  select_ln109_reg_427  |    7   |
+------------------------+--------+
|          Total         |   50   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_99 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_207    |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   34   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   158  |   355  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   50   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   208  |   373  |
+-----------+--------+--------+--------+--------+
