
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
0        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49)

*******************************************************************
Modules that may have changed as a result of file changes: 45
MID:  lib.cell.view
0        work.TLC5957.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
1        work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
2        work.lscc_adder.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
3        work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
4        work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
5        work.lscc_dq_core.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
6        work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
7        work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
8        work.lscc_fifo_mem.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
9        work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
10       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
11       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
12       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
13       work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
14       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
15       work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
16       work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
17       work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
18       work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
19       work.lscc_rom.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
20       work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
21       work.pll.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
22       work.pll_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
23       work.pmi_add.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
24       work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
25       work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
26       work.pmi_counter.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
27       work.pmi_dsp.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
28       work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
29       work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
30       work.pmi_mac.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
31       work.pmi_mult.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
32       work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
33       work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
34       work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
35       work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
36       work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
37       work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
38       work.pmi_rom.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
39       work.pmi_sub.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
40       work.smi_fifo.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
41       work.smi_fifo_ipgen_lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
42       work.smi_fifo_ipgen_lscc_fifo_mem.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
43       work.smi_fifo_ipgen_lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)
44       work.top.verilog may have changed because the following files changed:
                        C:\development\FPGA\spin_clock_ice\TLC5957.sv (2019-09-03 03:54:44, 2019-09-03 03:57:49) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 41
FID:  path (timestamp)
44       C:\development\FPGA\spin_clock_ice\macros.sv (2019-09-02 22:11:05)
1        C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v (2019-09-01 05:48:01)
2        C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v (2019-09-01 07:14:32)
41       C:\development\FPGA\spin_clock_ice\top.sv (2019-09-02 22:09:02)
4        C:\lscc\radiant\1.1\ip\pmi\../common/adder/rtl/lscc_adder.v (2018-11-11 17:18:28)
5        C:\lscc\radiant\1.1\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2018-09-04 23:05:36)
6        C:\lscc\radiant\1.1\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2018-11-11 17:23:28)
7        C:\lscc\radiant\1.1\ip\pmi\../common/counter/rtl/lscc_cntr.v (2018-09-05 01:02:22)
8        C:\lscc\radiant\1.1\ip\pmi\../common/fifo/rtl/lscc_fifo.v (2018-09-27 00:27:42)
9        C:\lscc\radiant\1.1\ip\pmi\../common/fifo_dc/rtl/lscc_fifo_dc.v (2019-01-29 22:52:25)
10       C:\lscc\radiant\1.1\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2018-11-11 17:27:54)
11       C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2018-11-11 17:31:29)
12       C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2018-09-05 01:05:39)
13       C:\lscc\radiant\1.1\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2018-11-11 17:35:18)
14       C:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl/lscc_ram_dp.v (2018-09-25 19:14:05)
15       C:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl/lscc_ram_dq.v (2018-09-25 19:15:56)
16       C:\lscc\radiant\1.1\ip\pmi\../common/rom/rtl/lscc_rom.v (2018-12-12 18:25:33)
17       C:\lscc\radiant\1.1\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2018-11-11 17:38:55)
18       C:\lscc\radiant\1.1\ip\pmi\pmi_add.v (2018-09-07 02:14:24)
19       C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v (2018-09-12 18:07:59)
20       C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v (2018-09-06 21:04:55)
21       C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v (2018-09-06 21:04:55)
22       C:\lscc\radiant\1.1\ip\pmi\pmi_dsp.v (2018-09-06 21:04:55)
23       C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v (2018-09-24 03:34:31)
24       C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v (2018-09-24 03:34:31)
25       C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v (2018-09-24 17:25:35)
26       C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v (2018-09-06 21:04:55)
27       C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v (2018-09-06 21:04:55)
28       C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v (2018-09-06 21:04:55)
29       C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v (2018-09-06 21:04:55)
30       C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v (2018-09-24 03:34:31)
31       C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp_be.v (2018-10-12 16:29:26)
32       C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v (2018-09-24 03:34:31)
33       C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq_be.v (2018-09-24 03:34:31)
34       C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v (2018-10-15 19:22:16)
35       C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v (2018-09-07 02:14:34)
36       C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v (2018-11-16 08:38:06)
37       C:\lscc\radiant\1.1\synpbase\lib\vlog\hypermods.v (2018-11-16 08:38:18)
38       C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_objects.v (2018-11-16 08:38:18)
39       C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_pipes.svh (2018-11-16 08:38:18)
40       C:\lscc\radiant\1.1\synpbase\lib\vlog\umr_capim.v (2018-11-16 08:38:18)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
