// Seed: 39107981
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wand id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    output wand id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wor id_14,
    input tri id_15
);
  wire id_17, id_18;
  assign id_11 = 1;
  always id_1 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5
    , id_13,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8,
    input supply1 id_9,
    output wor id_10,
    output supply1 id_11
);
  assign id_11 = 1;
  module_0(
      id_11,
      id_11,
      id_2,
      id_11,
      id_8,
      id_9,
      id_10,
      id_9,
      id_6,
      id_11,
      id_2,
      id_0,
      id_2,
      id_8,
      id_8,
      id_7
  );
  wire id_14, id_15, id_16;
endmodule
