#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018bd5b90e90 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v0000018bd5f32e10_0 .var "clk", 0 0;
v0000018bd5f33bd0_0 .var "reset", 0 0;
S_0000018bd5b463c0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0000018bd5b90e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000018bd5b7d290 .functor OR 1, L_0000018bd5f32cd0, L_0000018bd5f329b0, C4<0>, C4<0>;
L_0000018bd5b7c9d0 .functor OR 1, L_0000018bd5b7d290, L_0000018bd5f32d70, C4<0>, C4<0>;
v0000018bd5bbd0c0_0 .var "Ex_Mem_ALU_Result", 31 0;
v0000018bd5bbc120_0 .var "Ex_Mem_Mem_Read", 0 0;
v0000018bd5bbcc60_0 .var "Ex_Mem_Mem_Write", 0 0;
v0000018bd5bbd200_0 .var "Ex_Mem_Mem_to_Reg", 0 0;
v0000018bd5bbd160_0 .var "Ex_Mem_Reg_Write", 0 0;
v0000018bd5bbb5e0_0 .var "Ex_Mem_rd_index", 4 0;
v0000018bd5bbc760_0 .var "Ex_Mem_rs2_data", 31 0;
v0000018bd5bbcee0_0 .var "ID_Ex_ALU_Control", 3 0;
v0000018bd5bbbf40_0 .var "ID_Ex_ALU_Src", 0 0;
v0000018bd5bbcf80_0 .var "ID_Ex_ALU_Src_A", 0 0;
v0000018bd5bbc8a0_0 .var "ID_Ex_Is_Link", 0 0;
v0000018bd5bbcda0_0 .var "ID_Ex_Mem_Read", 0 0;
v0000018bd5bbd2a0_0 .var "ID_Ex_Mem_Write", 0 0;
v0000018bd5bbb720_0 .var "ID_Ex_Mem_to_Reg", 0 0;
v0000018bd5bbb400_0 .var "ID_Ex_PC", 31 0;
v0000018bd5bbba40_0 .var "ID_Ex_Reg_Write", 0 0;
v0000018bd5bbb680_0 .var "ID_Ex_imm", 31 0;
v0000018bd5bbb7c0_0 .var "ID_Ex_rd_index", 4 0;
v0000018bd5bbb900_0 .var "ID_Ex_rs1_data", 31 0;
v0000018bd5bbbae0_0 .var "ID_Ex_rs1_index", 4 0;
v0000018bd5f30900_0 .var "ID_Ex_rs2_data", 31 0;
v0000018bd5f316c0_0 .var "ID_Ex_rs2_index", 4 0;
v0000018bd5f305e0_0 .var "IF_ID_Instruction", 31 0;
v0000018bd5f30180_0 .var "IF_ID_PC", 31 0;
v0000018bd5f318a0_0 .var "Mem_WB_ALU_Result", 31 0;
v0000018bd5f30680_0 .var "Mem_WB_Mem_to_Reg", 0 0;
v0000018bd5f30e00_0 .var "Mem_WB_Read_Data", 31 0;
v0000018bd5f30d60_0 .var "Mem_WB_Reg_Write", 0 0;
v0000018bd5f314e0_0 .var "Mem_WB_rd_index", 4 0;
v0000018bd5f31da0_0 .net *"_ivl_11", 0 0, L_0000018bd5b7d290;  1 drivers
L_0000018bd5f342b0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000018bd5f311c0_0 .net/2u *"_ivl_12", 6 0, L_0000018bd5f342b0;  1 drivers
v0000018bd5f31940_0 .net *"_ivl_14", 0 0, L_0000018bd5f32d70;  1 drivers
L_0000018bd5f34220 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000018bd5f30fe0_0 .net/2u *"_ivl_2", 6 0, L_0000018bd5f34220;  1 drivers
v0000018bd5f31120_0 .net *"_ivl_4", 0 0, L_0000018bd5f32cd0;  1 drivers
L_0000018bd5f34268 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000018bd5f31260_0 .net/2u *"_ivl_6", 6 0, L_0000018bd5f34268;  1 drivers
v0000018bd5f31b20_0 .net *"_ivl_8", 0 0, L_0000018bd5f329b0;  1 drivers
v0000018bd5f319e0_0 .net "alu_control", 3 0, v0000018bd5b75930_0;  1 drivers
v0000018bd5f31bc0_0 .var "alu_input1", 31 0;
v0000018bd5f30400_0 .var "alu_input2", 31 0;
v0000018bd5f31c60_0 .net "alu_result", 31 0, v0000018bd5b763d0_0;  1 drivers
v0000018bd5f31300_0 .var "alu_src_a_ctrl", 1 0;
v0000018bd5f30c20_0 .var "alu_src_ctrl", 0 0;
v0000018bd5f30cc0_0 .var "branch_op1", 31 0;
v0000018bd5f30ea0_0 .var "branch_op2", 31 0;
v0000018bd5f31ee0_0 .var "branch_taken", 0 0;
v0000018bd5f30540_0 .net "clk", 0 0, v0000018bd5f32e10_0;  1 drivers
v0000018bd5f31620_0 .net "current_pc", 31 0, v0000018bd5bbc1c0_0;  1 drivers
v0000018bd5f31a80_0 .var "forward_a", 1 0;
v0000018bd5f30b80_0 .var "forward_b", 1 0;
v0000018bd5f31e40_0 .var "forwarded_rs1_data", 31 0;
v0000018bd5f309a0_0 .var "forwarded_rs2_data", 31 0;
v0000018bd5f30720_0 .net "funct3", 2 0, L_0000018bd5f33d10;  1 drivers
v0000018bd5f31d00_0 .net "funct7", 6 0, L_0000018bd5f320f0;  1 drivers
v0000018bd5f31f80_0 .net "imm", 31 0, v0000018bd5b75ed0_0;  1 drivers
v0000018bd5f300e0_0 .net "instruction", 31 0, L_0000018bd5b7cff0;  1 drivers
v0000018bd5f30f40_0 .net "is_branch_instruction", 0 0, L_0000018bd5b7c9d0;  1 drivers
v0000018bd5f31760_0 .net "is_equal", 0 0, L_0000018bd5f32ff0;  1 drivers
v0000018bd5f30220_0 .net "is_less_signed", 0 0, L_0000018bd5f33950;  1 drivers
v0000018bd5f302c0_0 .net "is_less_unsigned", 0 0, L_0000018bd5f32a50;  1 drivers
v0000018bd5f31800_0 .var "is_link_control", 0 0;
v0000018bd5f30360_0 .net "mem_read_data", 31 0, L_0000018bd5f33130;  1 drivers
v0000018bd5f304a0_0 .var "mem_to_reg_ctrl", 0 0;
v0000018bd5f313a0_0 .var "next_pc", 31 0;
v0000018bd5f307c0_0 .var "next_pc_final", 31 0;
v0000018bd5f30860_0 .net "opcode", 6 0, L_0000018bd5f33590;  1 drivers
v0000018bd5f30a40_0 .var "pc_branch", 31 0;
v0000018bd5f30ae0_0 .var "pc_plus_4", 31 0;
v0000018bd5f31080_0 .net "rd", 4 0, L_0000018bd5f339f0;  1 drivers
v0000018bd5f31440_0 .net "reg_read_data1", 31 0, L_0000018bd5f32230;  1 drivers
v0000018bd5f31580_0 .net "reg_read_data2", 31 0, L_0000018bd5f33310;  1 drivers
v0000018bd5f32af0_0 .var "reg_write_ctrl", 0 0;
v0000018bd5f33450_0 .var "reg_write_data", 31 0;
v0000018bd5f32690_0 .net "reset", 0 0, v0000018bd5f33bd0_0;  1 drivers
v0000018bd5f33db0_0 .net "rs1", 4 0, L_0000018bd5f334f0;  1 drivers
v0000018bd5f33b30_0 .net "rs2", 4 0, L_0000018bd5f32c30;  1 drivers
v0000018bd5f33270_0 .net "stall", 0 0, L_0000018bd5b7cb20;  1 drivers
E_0000018bd5b83d50 .event anyedge, v0000018bd5f30680_0, v0000018bd5f30e00_0, v0000018bd5f318a0_0;
E_0000018bd5b83e10/0 .event anyedge, v0000018bd5f31a80_0, v0000018bd5bbb900_0, v0000018bd5b76970_0, v0000018bd5bbca80_0;
E_0000018bd5b83e10/1 .event anyedge, v0000018bd5f30b80_0, v0000018bd5f30900_0, v0000018bd5bbcf80_0, v0000018bd5f31e40_0;
E_0000018bd5b83e10/2 .event anyedge, v0000018bd5bbb400_0, v0000018bd5bbbf40_0, v0000018bd5bbb680_0, v0000018bd5f309a0_0;
E_0000018bd5b83e10 .event/or E_0000018bd5b83e10/0, E_0000018bd5b83e10/1, E_0000018bd5b83e10/2;
E_0000018bd5b840d0/0 .event anyedge, v0000018bd5bb6880_0, v0000018bd5bb61a0_0, v0000018bd5bbbae0_0, v0000018bd5bbd020_0;
E_0000018bd5b840d0/1 .event anyedge, v0000018bd5bbcbc0_0, v0000018bd5f316c0_0;
E_0000018bd5b840d0 .event/or E_0000018bd5b840d0/0, E_0000018bd5b840d0/1;
E_0000018bd5b84110/0 .event anyedge, v0000018bd5bb5b60_0, v0000018bd5b765b0_0, v0000018bd5f30180_0, v0000018bd5b75ed0_0;
E_0000018bd5b84110/1 .event anyedge, v0000018bd5f30cc0_0, v0000018bd5b76a10_0, v0000018bd5f31760_0, v0000018bd5f30220_0;
E_0000018bd5b84110/2 .event anyedge, v0000018bd5f302c0_0, v0000018bd5f31ee0_0, v0000018bd5f30a40_0, v0000018bd5f30ae0_0;
E_0000018bd5b84110 .event/or E_0000018bd5b84110/0, E_0000018bd5b84110/1, E_0000018bd5b84110/2;
E_0000018bd5b84290/0 .event anyedge, v0000018bd5bb5980_0, v0000018bd5bb6240_0, v0000018bd5bb64c0_0, v0000018bd5b763d0_0;
E_0000018bd5b84290/1 .event anyedge, v0000018bd5bb6880_0, v0000018bd5bb61a0_0, v0000018bd5b76970_0, v0000018bd5bbce40_0;
E_0000018bd5b84290/2 .event anyedge, v0000018bd5bb6920_0, v0000018bd5bbbcc0_0;
E_0000018bd5b84290 .event/or E_0000018bd5b84290/0, E_0000018bd5b84290/1, E_0000018bd5b84290/2;
E_0000018bd5b84390 .event anyedge, v0000018bd5b765b0_0;
E_0000018bd5b85150 .event anyedge, v0000018bd5bb55c0_0, v0000018bd5bb5b60_0, v0000018bd5f313a0_0;
L_0000018bd5f33c70 .reduce/nor L_0000018bd5b7cb20;
L_0000018bd5f32cd0 .cmp/eq 7, L_0000018bd5f33590, L_0000018bd5f34220;
L_0000018bd5f329b0 .cmp/eq 7, L_0000018bd5f33590, L_0000018bd5f34268;
L_0000018bd5f32d70 .cmp/eq 7, L_0000018bd5f33590, L_0000018bd5f342b0;
L_0000018bd5f32ff0 .cmp/eq 32, v0000018bd5f30cc0_0, v0000018bd5f30ea0_0;
L_0000018bd5f33950 .cmp/gt.s 32, v0000018bd5f30ea0_0, v0000018bd5f30cc0_0;
L_0000018bd5f32a50 .cmp/gt 32, v0000018bd5f30ea0_0, v0000018bd5f30cc0_0;
S_0000018bd5b46550 .scope module, "ALU" "ALU" 3 275, 4 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v0000018bd5b752f0_0 .net "alu_control", 3 0, v0000018bd5bbcee0_0;  1 drivers
v0000018bd5b763d0_0 .var "alu_result", 31 0;
v0000018bd5b74d50_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5b76b50_0 .net "operand1", 31 0, v0000018bd5f31bc0_0;  1 drivers
v0000018bd5b76470_0 .net "operand2", 31 0, v0000018bd5f30400_0;  1 drivers
E_0000018bd5b85410 .event anyedge, v0000018bd5b752f0_0, v0000018bd5b76b50_0, v0000018bd5b76470_0;
S_0000018bd5b37c30 .scope module, "ALUControl" "ALUControl" 3 70, 5 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alu_control";
v0000018bd5b75930_0 .var "alu_control", 3 0;
v0000018bd5b75750_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5b76a10_0 .net "funct3", 2 0, L_0000018bd5f33d10;  alias, 1 drivers
v0000018bd5b76830_0 .net "funct7", 6 0, L_0000018bd5f320f0;  alias, 1 drivers
v0000018bd5b765b0_0 .net "opcode", 6 0, L_0000018bd5f33590;  alias, 1 drivers
E_0000018bd5b84b50 .event anyedge, v0000018bd5b765b0_0, v0000018bd5b76a10_0, v0000018bd5b76830_0;
S_0000018bd5b37dc0 .scope module, "DMem" "DMem" 3 293, 6 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
v0000018bd5b759d0_0 .net *"_ivl_0", 31 0, L_0000018bd5f32b90;  1 drivers
v0000018bd5b768d0_0 .net *"_ivl_3", 11 0, L_0000018bd5f32eb0;  1 drivers
v0000018bd5b75430_0 .net *"_ivl_4", 13 0, L_0000018bd5f33090;  1 drivers
L_0000018bd5f34460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018bd5b75390_0 .net *"_ivl_7", 1 0, L_0000018bd5f34460;  1 drivers
L_0000018bd5f344a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018bd5b75610_0 .net/2u *"_ivl_8", 31 0, L_0000018bd5f344a8;  1 drivers
v0000018bd5b76970_0 .net "addr", 31 0, v0000018bd5bbd0c0_0;  1 drivers
v0000018bd5b756b0_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5b75a70_0 .net "mem_read", 0 0, v0000018bd5bbc120_0;  1 drivers
v0000018bd5b74cb0_0 .net "mem_write", 0 0, v0000018bd5bbcc60_0;  1 drivers
v0000018bd5b74df0 .array "memory", 4095 0, 31 0;
v0000018bd5b757f0_0 .net "read_data", 31 0, L_0000018bd5f33130;  alias, 1 drivers
v0000018bd5b75b10_0 .net "write_data", 31 0, v0000018bd5bbc760_0;  1 drivers
E_0000018bd5b85010 .event posedge, v0000018bd5b74d50_0;
L_0000018bd5f32b90 .array/port v0000018bd5b74df0, L_0000018bd5f33090;
L_0000018bd5f32eb0 .part v0000018bd5bbd0c0_0, 2, 12;
L_0000018bd5f33090 .concat [ 12 2 0 0], L_0000018bd5f32eb0, L_0000018bd5f34460;
L_0000018bd5f33130 .functor MUXZ 32, L_0000018bd5f344a8, L_0000018bd5f32b90, v0000018bd5bbc120_0, C4<>;
S_0000018bd5b4aad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_0000018bd5b37dc0;
 .timescale 0 0;
v0000018bd5b76650_0 .var/i "i", 31 0;
S_0000018bd5b4ac60 .scope module, "Decoder" "Decoder" 3 58, 7 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "imm";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 5 "rd";
    .port_info 8 /OUTPUT 7 "opcode";
v0000018bd5b75cf0_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5b75d90_0 .net "funct3", 2 0, L_0000018bd5f33d10;  alias, 1 drivers
v0000018bd5b74e90_0 .net "funct7", 6 0, L_0000018bd5f320f0;  alias, 1 drivers
v0000018bd5b75ed0_0 .var "imm", 31 0;
v0000018bd5b67650_0 .net "instruction", 31 0, v0000018bd5f305e0_0;  1 drivers
v0000018bd5bb6420_0 .net "opcode", 6 0, L_0000018bd5f33590;  alias, 1 drivers
v0000018bd5bb67e0_0 .net "rd", 4 0, L_0000018bd5f339f0;  alias, 1 drivers
v0000018bd5bb64c0_0 .net "rs1", 4 0, L_0000018bd5f334f0;  alias, 1 drivers
v0000018bd5bb6920_0 .net "rs2", 4 0, L_0000018bd5f32c30;  alias, 1 drivers
E_0000018bd5b852d0 .event anyedge, v0000018bd5b765b0_0, v0000018bd5b67650_0;
L_0000018bd5f320f0 .part v0000018bd5f305e0_0, 25, 7;
L_0000018bd5f32c30 .part v0000018bd5f305e0_0, 20, 5;
L_0000018bd5f334f0 .part v0000018bd5f305e0_0, 15, 5;
L_0000018bd5f33d10 .part v0000018bd5f305e0_0, 12, 3;
L_0000018bd5f339f0 .part v0000018bd5f305e0_0, 7, 5;
L_0000018bd5f33590 .part v0000018bd5f305e0_0, 0, 7;
S_0000018bd5b58350 .scope module, "HazardDetectionUnit" "HazardDetectionUnit" 3 93, 8 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_Ex_Mem_Read";
    .port_info 1 /INPUT 1 "Ex_Mem_Mem_Read";
    .port_info 2 /INPUT 5 "ID_Ex_rd";
    .port_info 3 /INPUT 5 "IF_Id_rs1";
    .port_info 4 /INPUT 5 "IF_Id_rs2";
    .port_info 5 /INPUT 1 "is_branch";
    .port_info 6 /INPUT 1 "ID_Ex_Reg_Write";
    .port_info 7 /INPUT 1 "Ex_Mem_Reg_Write";
    .port_info 8 /INPUT 5 "Ex_Mem_rd";
    .port_info 9 /OUTPUT 1 "stall";
L_0000018bd5b7c500 .functor AND 1, v0000018bd5bbcda0_0, L_0000018bd5f33770, C4<1>, C4<1>;
L_0000018bd5b7ca40 .functor OR 1, L_0000018bd5f322d0, L_0000018bd5f33810, C4<0>, C4<0>;
L_0000018bd5b7d300 .functor AND 1, L_0000018bd5b7c500, L_0000018bd5b7ca40, C4<1>, C4<1>;
L_0000018bd5b7d370 .functor AND 1, v0000018bd5bbcda0_0, L_0000018bd5f32870, C4<1>, C4<1>;
L_0000018bd5b7d3e0 .functor OR 1, L_0000018bd5f32370, L_0000018bd5f32410, C4<0>, C4<0>;
L_0000018bd5b7c570 .functor AND 1, L_0000018bd5b7d370, L_0000018bd5b7d3e0, C4<1>, C4<1>;
L_0000018bd5b7c5e0 .functor AND 1, v0000018bd5bbc120_0, L_0000018bd5f32f50, C4<1>, C4<1>;
L_0000018bd5b7cab0 .functor OR 1, L_0000018bd5f32550, L_0000018bd5f325f0, C4<0>, C4<0>;
L_0000018bd5b7cc70 .functor AND 1, L_0000018bd5b7c5e0, L_0000018bd5b7cab0, C4<1>, C4<1>;
L_0000018bd5b7c650 .functor OR 1, L_0000018bd5b7c570, L_0000018bd5b7cc70, C4<0>, C4<0>;
L_0000018bd5b7c6c0 .functor AND 1, L_0000018bd5b7c9d0, L_0000018bd5b7c650, C4<1>, C4<1>;
L_0000018bd5b7cb20 .functor OR 1, L_0000018bd5b7d300, L_0000018bd5b7c6c0, C4<0>, C4<0>;
v0000018bd5bb6a60_0 .net "Ex_Mem_Mem_Read", 0 0, v0000018bd5bbc120_0;  alias, 1 drivers
v0000018bd5bb6880_0 .net "Ex_Mem_Reg_Write", 0 0, v0000018bd5bbd160_0;  1 drivers
v0000018bd5bb61a0_0 .net "Ex_Mem_rd", 4 0, v0000018bd5bbb5e0_0;  1 drivers
v0000018bd5bb58e0_0 .net "ID_Ex_Mem_Read", 0 0, v0000018bd5bbcda0_0;  1 drivers
v0000018bd5bb5980_0 .net "ID_Ex_Reg_Write", 0 0, v0000018bd5bbba40_0;  1 drivers
v0000018bd5bb6240_0 .net "ID_Ex_rd", 4 0, v0000018bd5bbb7c0_0;  1 drivers
v0000018bd5bb6e20_0 .net "IF_Id_rs1", 4 0, L_0000018bd5f334f0;  alias, 1 drivers
v0000018bd5bb6b00_0 .net "IF_Id_rs2", 4 0, L_0000018bd5f32c30;  alias, 1 drivers
L_0000018bd5f342f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bb6ba0_0 .net/2u *"_ivl_0", 4 0, L_0000018bd5f342f8;  1 drivers
v0000018bd5bb6ec0_0 .net *"_ivl_11", 0 0, L_0000018bd5b7ca40;  1 drivers
v0000018bd5bb6560_0 .net *"_ivl_14", 31 0, L_0000018bd5f338b0;  1 drivers
L_0000018bd5f34340 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bb6600_0 .net *"_ivl_17", 26 0, L_0000018bd5f34340;  1 drivers
L_0000018bd5f34388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bb6c40_0 .net/2u *"_ivl_18", 31 0, L_0000018bd5f34388;  1 drivers
v0000018bd5bb5a20_0 .net *"_ivl_2", 0 0, L_0000018bd5f33770;  1 drivers
v0000018bd5bb6f60_0 .net *"_ivl_20", 0 0, L_0000018bd5f32870;  1 drivers
v0000018bd5bb62e0_0 .net *"_ivl_23", 0 0, L_0000018bd5b7d370;  1 drivers
v0000018bd5bb66a0_0 .net *"_ivl_24", 0 0, L_0000018bd5f32370;  1 drivers
v0000018bd5bb5d40_0 .net *"_ivl_26", 0 0, L_0000018bd5f32410;  1 drivers
v0000018bd5bb6ce0_0 .net *"_ivl_29", 0 0, L_0000018bd5b7d3e0;  1 drivers
v0000018bd5bb6d80_0 .net *"_ivl_31", 0 0, L_0000018bd5b7c570;  1 drivers
v0000018bd5bb5ac0_0 .net *"_ivl_32", 31 0, L_0000018bd5f324b0;  1 drivers
L_0000018bd5f343d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bb7000_0 .net *"_ivl_35", 26 0, L_0000018bd5f343d0;  1 drivers
L_0000018bd5f34418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bb69c0_0 .net/2u *"_ivl_36", 31 0, L_0000018bd5f34418;  1 drivers
v0000018bd5bb70a0_0 .net *"_ivl_38", 0 0, L_0000018bd5f32f50;  1 drivers
v0000018bd5bb53e0_0 .net *"_ivl_41", 0 0, L_0000018bd5b7c5e0;  1 drivers
v0000018bd5bb5c00_0 .net *"_ivl_42", 0 0, L_0000018bd5f32550;  1 drivers
v0000018bd5bb6380_0 .net *"_ivl_44", 0 0, L_0000018bd5f325f0;  1 drivers
v0000018bd5bb7140_0 .net *"_ivl_47", 0 0, L_0000018bd5b7cab0;  1 drivers
v0000018bd5bb5ca0_0 .net *"_ivl_49", 0 0, L_0000018bd5b7cc70;  1 drivers
v0000018bd5bb71e0_0 .net *"_ivl_5", 0 0, L_0000018bd5b7c500;  1 drivers
v0000018bd5bb7280_0 .net *"_ivl_51", 0 0, L_0000018bd5b7c650;  1 drivers
v0000018bd5bb6740_0 .net *"_ivl_6", 0 0, L_0000018bd5f322d0;  1 drivers
v0000018bd5bb5e80_0 .net *"_ivl_8", 0 0, L_0000018bd5f33810;  1 drivers
v0000018bd5bb5480_0 .net "branch_data_hazard", 0 0, L_0000018bd5b7c6c0;  1 drivers
v0000018bd5bb6100_0 .net "is_branch", 0 0, L_0000018bd5b7c9d0;  alias, 1 drivers
v0000018bd5bb5520_0 .net "load_use_hazard", 0 0, L_0000018bd5b7d300;  1 drivers
v0000018bd5bb55c0_0 .net "stall", 0 0, L_0000018bd5b7cb20;  alias, 1 drivers
L_0000018bd5f33770 .cmp/ne 5, v0000018bd5bbb7c0_0, L_0000018bd5f342f8;
L_0000018bd5f322d0 .cmp/eq 5, v0000018bd5bbb7c0_0, L_0000018bd5f334f0;
L_0000018bd5f33810 .cmp/eq 5, v0000018bd5bbb7c0_0, L_0000018bd5f32c30;
L_0000018bd5f338b0 .concat [ 5 27 0 0], v0000018bd5bbb7c0_0, L_0000018bd5f34340;
L_0000018bd5f32870 .cmp/ne 32, L_0000018bd5f338b0, L_0000018bd5f34388;
L_0000018bd5f32370 .cmp/eq 5, v0000018bd5bbb7c0_0, L_0000018bd5f334f0;
L_0000018bd5f32410 .cmp/eq 5, v0000018bd5bbb7c0_0, L_0000018bd5f32c30;
L_0000018bd5f324b0 .concat [ 5 27 0 0], v0000018bd5bbb5e0_0, L_0000018bd5f343d0;
L_0000018bd5f32f50 .cmp/ne 32, L_0000018bd5f324b0, L_0000018bd5f34418;
L_0000018bd5f32550 .cmp/eq 5, v0000018bd5bbb5e0_0, L_0000018bd5f334f0;
L_0000018bd5f325f0 .cmp/eq 5, v0000018bd5bbb5e0_0, L_0000018bd5f32c30;
S_0000018bd5b54a80 .scope module, "IMem" "IMem" 3 34, 9 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_0000018bd5b7cff0 .functor BUFZ 32, L_0000018bd5f333b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018bd5bb5660_0 .net *"_ivl_0", 31 0, L_0000018bd5f333b0;  1 drivers
v0000018bd5bb5700_0 .net *"_ivl_3", 11 0, L_0000018bd5f33ef0;  1 drivers
v0000018bd5bb57a0_0 .net *"_ivl_4", 13 0, L_0000018bd5f33a90;  1 drivers
L_0000018bd5f340b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018bd5bb5840_0 .net *"_ivl_7", 1 0, L_0000018bd5f340b8;  1 drivers
v0000018bd5bb5b60_0 .net "addr", 31 0, v0000018bd5bbc1c0_0;  alias, 1 drivers
v0000018bd5bb5de0_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5bb5f20_0 .net "instruction", 31 0, L_0000018bd5b7cff0;  alias, 1 drivers
v0000018bd5bb5fc0 .array "memory", 4095 0, 31 0;
L_0000018bd5f333b0 .array/port v0000018bd5bb5fc0, L_0000018bd5f33a90;
L_0000018bd5f33ef0 .part v0000018bd5bbc1c0_0, 2, 12;
L_0000018bd5f33a90 .concat [ 12 2 0 0], L_0000018bd5f33ef0, L_0000018bd5f340b8;
S_0000018bd5b54c10 .scope module, "PC" "PC" 3 16, 10 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000018bd5bb6060_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5bbc9e0_0 .net "pc_in", 31 0, v0000018bd5f307c0_0;  1 drivers
v0000018bd5bbc1c0_0 .var "pc_out", 31 0;
v0000018bd5bbb4a0_0 .net "reset", 0 0, v0000018bd5f33bd0_0;  alias, 1 drivers
v0000018bd5bbc300_0 .net "write_enable", 0 0, L_0000018bd5f33c70;  1 drivers
E_0000018bd5b84dd0/0 .event negedge, v0000018bd5bbb4a0_0;
E_0000018bd5b84dd0/1 .event posedge, v0000018bd5b74d50_0;
E_0000018bd5b84dd0 .event/or E_0000018bd5b84dd0/0, E_0000018bd5b84dd0/1;
S_0000018bd5b4f020 .scope module, "RegisterFile" "RegisterFile" 3 79, 11 1 0, S_0000018bd5b463c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000018bd5b7cea0 .functor AND 1, v0000018bd5f30d60_0, L_0000018bd5f33f90, C4<1>, C4<1>;
L_0000018bd5b7c730 .functor AND 1, L_0000018bd5b7cea0, L_0000018bd5f33e50, C4<1>, C4<1>;
L_0000018bd5b7d1b0 .functor AND 1, v0000018bd5f30d60_0, L_0000018bd5f33630, C4<1>, C4<1>;
L_0000018bd5b7c960 .functor AND 1, L_0000018bd5b7d1b0, L_0000018bd5f327d0, C4<1>, C4<1>;
L_0000018bd5f34100 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bbc620_0 .net/2u *"_ivl_0", 4 0, L_0000018bd5f34100;  1 drivers
v0000018bd5bbbc20_0 .net *"_ivl_10", 31 0, L_0000018bd5f32730;  1 drivers
v0000018bd5bbcb20_0 .net *"_ivl_12", 6 0, L_0000018bd5f32910;  1 drivers
L_0000018bd5f34148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018bd5bbbb80_0 .net *"_ivl_15", 1 0, L_0000018bd5f34148;  1 drivers
L_0000018bd5f34190 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018bd5bbc3a0_0 .net/2u *"_ivl_18", 4 0, L_0000018bd5f34190;  1 drivers
v0000018bd5bbc440_0 .net *"_ivl_2", 0 0, L_0000018bd5f33f90;  1 drivers
v0000018bd5bbc4e0_0 .net *"_ivl_20", 0 0, L_0000018bd5f33630;  1 drivers
v0000018bd5bbc080_0 .net *"_ivl_23", 0 0, L_0000018bd5b7d1b0;  1 drivers
v0000018bd5bbc6c0_0 .net *"_ivl_24", 0 0, L_0000018bd5f327d0;  1 drivers
v0000018bd5bbc260_0 .net *"_ivl_27", 0 0, L_0000018bd5b7c960;  1 drivers
v0000018bd5bbbfe0_0 .net *"_ivl_28", 31 0, L_0000018bd5f336d0;  1 drivers
v0000018bd5bbbe00_0 .net *"_ivl_30", 6 0, L_0000018bd5f32190;  1 drivers
L_0000018bd5f341d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018bd5bbc580_0 .net *"_ivl_33", 1 0, L_0000018bd5f341d8;  1 drivers
v0000018bd5bbb540_0 .net *"_ivl_5", 0 0, L_0000018bd5b7cea0;  1 drivers
v0000018bd5bbbea0_0 .net *"_ivl_6", 0 0, L_0000018bd5f33e50;  1 drivers
v0000018bd5bbb860_0 .net *"_ivl_9", 0 0, L_0000018bd5b7c730;  1 drivers
v0000018bd5bbcd00_0 .net "clk", 0 0, v0000018bd5f32e10_0;  alias, 1 drivers
v0000018bd5bbb9a0_0 .var/i "i", 31 0;
v0000018bd5bbce40_0 .net "read_data1", 31 0, L_0000018bd5f32230;  alias, 1 drivers
v0000018bd5bbbcc0_0 .net "read_data2", 31 0, L_0000018bd5f33310;  alias, 1 drivers
v0000018bd5bbc800_0 .net "read_reg1", 4 0, L_0000018bd5f334f0;  alias, 1 drivers
v0000018bd5bbc940_0 .net "read_reg2", 4 0, L_0000018bd5f32c30;  alias, 1 drivers
v0000018bd5bbd020_0 .net "reg_write", 0 0, v0000018bd5f30d60_0;  1 drivers
v0000018bd5bbbd60 .array "register", 31 0, 31 0;
v0000018bd5bbca80_0 .net "write_data", 31 0, v0000018bd5f33450_0;  1 drivers
v0000018bd5bbcbc0_0 .net "write_reg", 4 0, v0000018bd5f314e0_0;  1 drivers
L_0000018bd5f33f90 .cmp/ne 5, v0000018bd5f314e0_0, L_0000018bd5f34100;
L_0000018bd5f33e50 .cmp/eq 5, v0000018bd5f314e0_0, L_0000018bd5f334f0;
L_0000018bd5f32730 .array/port v0000018bd5bbbd60, L_0000018bd5f32910;
L_0000018bd5f32910 .concat [ 5 2 0 0], L_0000018bd5f334f0, L_0000018bd5f34148;
L_0000018bd5f32230 .functor MUXZ 32, L_0000018bd5f32730, v0000018bd5f33450_0, L_0000018bd5b7c730, C4<>;
L_0000018bd5f33630 .cmp/ne 5, v0000018bd5f314e0_0, L_0000018bd5f34190;
L_0000018bd5f327d0 .cmp/eq 5, v0000018bd5f314e0_0, L_0000018bd5f32c30;
L_0000018bd5f336d0 .array/port v0000018bd5bbbd60, L_0000018bd5f32190;
L_0000018bd5f32190 .concat [ 5 2 0 0], L_0000018bd5f32c30, L_0000018bd5f341d8;
L_0000018bd5f33310 .functor MUXZ 32, L_0000018bd5f336d0, v0000018bd5f33450_0, L_0000018bd5b7c960, C4<>;
    .scope S_0000018bd5b54c10;
T_0 ;
    %wait E_0000018bd5b84dd0;
    %load/vec4 v0000018bd5bbb4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbc1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018bd5bbc9e0_0;
    %assign/vec4 v0000018bd5bbc1c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018bd5b54a80;
T_1 ;
    %vpi_call 9 11 "$readmemh", "program/hex/u_type.hex", v0000018bd5bb5fc0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018bd5b4ac60;
T_2 ;
    %wait E_0000018bd5b852d0;
    %load/vec4 v0000018bd5bb6420_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018bd5b75ed0_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018bd5b75ed0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0000018bd5b75ed0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0000018bd5b75ed0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000018bd5b75ed0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000018bd5b67650_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000018bd5b75ed0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018bd5b37c30;
T_3 ;
    %wait E_0000018bd5b84b50;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_3.2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_3.5;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0000018bd5b76a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0000018bd5b76a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.16 ;
    %load/vec4 v0000018bd5b76830_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
T_3.22 ;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 55, 0, 7;
    %jmp/1 T_3.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018bd5b765b0_0;
    %cmpi/e 23, 0, 7;
    %flag_or 4, 8;
T_3.27;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018bd5b75930_0, 0, 4;
T_3.26 ;
T_3.24 ;
T_3.15 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018bd5b4f020;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018bd5bbb9a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000018bd5bbb9a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018bd5bbb9a0_0;
    %store/vec4a v0000018bd5bbbd60, 4, 0;
    %load/vec4 v0000018bd5bbb9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018bd5bbb9a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000018bd5b4f020;
T_5 ;
    %wait E_0000018bd5b85010;
    %load/vec4 v0000018bd5bbd020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000018bd5bbcbc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000018bd5bbca80_0;
    %load/vec4 v0000018bd5bbcbc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018bd5bbbd60, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018bd5b46550;
T_6 ;
    %wait E_0000018bd5b85410;
    %load/vec4 v0000018bd5b752f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %and;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %or;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %add;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %sub;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %or;
    %inv;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000018bd5b76b50_0;
    %load/vec4 v0000018bd5b76470_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000018bd5b763d0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018bd5b37dc0;
T_7 ;
    %fork t_1, S_0000018bd5b4aad0;
    %jmp t_0;
    .scope S_0000018bd5b4aad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018bd5b76650_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000018bd5b76650_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018bd5b76650_0;
    %store/vec4a v0000018bd5b74df0, 4, 0;
    %load/vec4 v0000018bd5b76650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018bd5b76650_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0000018bd5b37dc0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0000018bd5b37dc0;
T_8 ;
    %wait E_0000018bd5b85010;
    %load/vec4 v0000018bd5b74cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000018bd5b75b10_0;
    %load/vec4 v0000018bd5b76970_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018bd5b74df0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018bd5b463c0;
T_9 ;
    %wait E_0000018bd5b85150;
    %load/vec4 v0000018bd5f33270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000018bd5f31620_0;
    %store/vec4 v0000018bd5f307c0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000018bd5f313a0_0;
    %store/vec4 v0000018bd5f307c0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018bd5b463c0;
T_10 ;
    %wait E_0000018bd5b84390;
    %load/vec4 v0000018bd5f30860_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f32af0_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f30860_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f30c20_0, 0, 1;
    %jmp T_10.15;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f30c20_0, 0, 1;
    %jmp T_10.15;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f30c20_0, 0, 1;
    %jmp T_10.15;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f30c20_0, 0, 1;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f30c20_0, 0, 1;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f30c20_0, 0, 1;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f30860_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f304a0_0, 0, 1;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f304a0_0, 0, 1;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f30860_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f31800_0, 0, 1;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f31800_0, 0, 1;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f31800_0, 0, 1;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f30860_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018bd5f31300_0, 0, 2;
    %jmp T_10.26;
T_10.23 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018bd5f31300_0, 0, 2;
    %jmp T_10.26;
T_10.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018bd5f31300_0, 0, 2;
    %jmp T_10.26;
T_10.26 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000018bd5b463c0;
T_11 ;
    %wait E_0000018bd5b84290;
    %load/vec4 v0000018bd5bbba40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0000018bd5bbb7c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000018bd5bbb7c0_0;
    %load/vec4 v0000018bd5f33db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000018bd5f31c60_0;
    %store/vec4 v0000018bd5f30cc0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018bd5bbd160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v0000018bd5bbb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0000018bd5bbb5e0_0;
    %load/vec4 v0000018bd5f33db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000018bd5bbd0c0_0;
    %store/vec4 v0000018bd5f30cc0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000018bd5f31440_0;
    %store/vec4 v0000018bd5f30cc0_0, 0, 32;
T_11.5 ;
T_11.1 ;
    %load/vec4 v0000018bd5bbba40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.11, 10;
    %load/vec4 v0000018bd5bbb7c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v0000018bd5bbb7c0_0;
    %load/vec4 v0000018bd5f33b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0000018bd5f31c60_0;
    %store/vec4 v0000018bd5f30ea0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0000018bd5bbd160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.15, 10;
    %load/vec4 v0000018bd5bbb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.14, 9;
    %load/vec4 v0000018bd5bbb5e0_0;
    %load/vec4 v0000018bd5f33b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0000018bd5bbd0c0_0;
    %store/vec4 v0000018bd5f30ea0_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0000018bd5f31580_0;
    %store/vec4 v0000018bd5f30ea0_0, 0, 32;
T_11.13 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000018bd5b463c0;
T_12 ;
    %wait E_0000018bd5b84110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %load/vec4 v0000018bd5f31620_0;
    %addi 4, 0, 32;
    %store/vec4 v0000018bd5f30ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018bd5f30a40_0, 0, 32;
    %load/vec4 v0000018bd5f30860_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %load/vec4 v0000018bd5f30180_0;
    %load/vec4 v0000018bd5f31f80_0;
    %add;
    %store/vec4 v0000018bd5f30a40_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %load/vec4 v0000018bd5f30cc0_0;
    %load/vec4 v0000018bd5f31f80_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000018bd5f30a40_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000018bd5f30720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0000018bd5f31760_0;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v0000018bd5f31760_0;
    %nor/r;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0000018bd5f30220_0;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0000018bd5f30220_0;
    %nor/r;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0000018bd5f302c0_0;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0000018bd5f302c0_0;
    %nor/r;
    %store/vec4 v0000018bd5f31ee0_0, 0, 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f31ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0000018bd5f30180_0;
    %load/vec4 v0000018bd5f31f80_0;
    %add;
    %store/vec4 v0000018bd5f30a40_0, 0, 32;
T_12.12 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f31ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.14, 8;
    %load/vec4 v0000018bd5f30a40_0;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %load/vec4 v0000018bd5f30ae0_0;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %store/vec4 v0000018bd5f313a0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018bd5b463c0;
T_13 ;
    %wait E_0000018bd5b840d0;
    %load/vec4 v0000018bd5bbd160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v0000018bd5bbb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0000018bd5bbb5e0_0;
    %load/vec4 v0000018bd5bbbae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018bd5f31a80_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000018bd5f30d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v0000018bd5f314e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0000018bd5f314e0_0;
    %load/vec4 v0000018bd5bbbae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018bd5f31a80_0, 0, 2;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018bd5f31a80_0, 0, 2;
T_13.5 ;
T_13.1 ;
    %load/vec4 v0000018bd5bbd160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.11, 10;
    %load/vec4 v0000018bd5bbb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v0000018bd5bbb5e0_0;
    %load/vec4 v0000018bd5f316c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018bd5f30b80_0, 0, 2;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0000018bd5f30d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.15, 10;
    %load/vec4 v0000018bd5f314e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v0000018bd5f314e0_0;
    %load/vec4 v0000018bd5f316c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018bd5f30b80_0, 0, 2;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018bd5f30b80_0, 0, 2;
T_13.13 ;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000018bd5b463c0;
T_14 ;
    %wait E_0000018bd5b83e10;
    %load/vec4 v0000018bd5f31a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v0000018bd5bbb900_0;
    %store/vec4 v0000018bd5f31e40_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000018bd5bbb900_0;
    %store/vec4 v0000018bd5f31e40_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000018bd5bbd0c0_0;
    %store/vec4 v0000018bd5f31e40_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000018bd5f33450_0;
    %store/vec4 v0000018bd5f31e40_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5f30b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0000018bd5f30900_0;
    %store/vec4 v0000018bd5f309a0_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0000018bd5f30900_0;
    %store/vec4 v0000018bd5f309a0_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0000018bd5bbd0c0_0;
    %store/vec4 v0000018bd5f309a0_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0000018bd5f33450_0;
    %store/vec4 v0000018bd5f309a0_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5bbcf80_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %load/vec4 v0000018bd5f31e40_0;
    %store/vec4 v0000018bd5f31bc0_0, 0, 32;
    %jmp T_14.14;
T_14.10 ;
    %load/vec4 v0000018bd5f31e40_0;
    %store/vec4 v0000018bd5f31bc0_0, 0, 32;
    %jmp T_14.14;
T_14.11 ;
    %load/vec4 v0000018bd5bbb400_0;
    %store/vec4 v0000018bd5f31bc0_0, 0, 32;
    %jmp T_14.14;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018bd5f31bc0_0, 0, 32;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %load/vec4 v0000018bd5bbbf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.15, 8;
    %load/vec4 v0000018bd5bbb680_0;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %load/vec4 v0000018bd5f309a0_0;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %store/vec4 v0000018bd5f30400_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018bd5b463c0;
T_15 ;
    %wait E_0000018bd5b83d50;
    %load/vec4 v0000018bd5f30680_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0000018bd5f30e00_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000018bd5f318a0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000018bd5f33450_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000018bd5b463c0;
T_16 ;
    %wait E_0000018bd5b84dd0;
    %load/vec4 v0000018bd5f32690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f30180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f305e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbcda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbd2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbba40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbb720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbb900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f30900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbb680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5bbbae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5f316c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5bbb7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbbf40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018bd5bbcee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbb400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbc8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbc120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbcc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbd160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbd200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbd0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbc760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5bbb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5f30d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5f30680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f30e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f318a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5f314e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000018bd5f33270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000018bd5f31ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f30180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5f305e0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000018bd5f31620_0;
    %assign/vec4 v0000018bd5f30180_0, 0;
    %load/vec4 v0000018bd5f300e0_0;
    %assign/vec4 v0000018bd5f305e0_0, 0;
T_16.5 ;
T_16.2 ;
    %load/vec4 v0000018bd5f33270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbcda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbd2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbba40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbb720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbc8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bd5bbcf80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5bbb7c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5bbbae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018bd5f316c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018bd5bbb400_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0000018bd5f30860_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000018bd5bbcda0_0, 0;
    %load/vec4 v0000018bd5f30860_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000018bd5bbd2a0_0, 0;
    %load/vec4 v0000018bd5f32af0_0;
    %assign/vec4 v0000018bd5bbba40_0, 0;
    %load/vec4 v0000018bd5f304a0_0;
    %assign/vec4 v0000018bd5bbb720_0, 0;
    %load/vec4 v0000018bd5f31440_0;
    %assign/vec4 v0000018bd5bbb900_0, 0;
    %load/vec4 v0000018bd5f31580_0;
    %assign/vec4 v0000018bd5f30900_0, 0;
    %load/vec4 v0000018bd5f31f80_0;
    %assign/vec4 v0000018bd5bbb680_0, 0;
    %load/vec4 v0000018bd5f33db0_0;
    %assign/vec4 v0000018bd5bbbae0_0, 0;
    %load/vec4 v0000018bd5f33b30_0;
    %assign/vec4 v0000018bd5f316c0_0, 0;
    %load/vec4 v0000018bd5f31080_0;
    %assign/vec4 v0000018bd5bbb7c0_0, 0;
    %load/vec4 v0000018bd5f30c20_0;
    %assign/vec4 v0000018bd5bbbf40_0, 0;
    %load/vec4 v0000018bd5f319e0_0;
    %assign/vec4 v0000018bd5bbcee0_0, 0;
    %load/vec4 v0000018bd5f30180_0;
    %assign/vec4 v0000018bd5bbb400_0, 0;
    %load/vec4 v0000018bd5f31800_0;
    %assign/vec4 v0000018bd5bbc8a0_0, 0;
    %load/vec4 v0000018bd5f31300_0;
    %pad/u 1;
    %assign/vec4 v0000018bd5bbcf80_0, 0;
T_16.7 ;
    %load/vec4 v0000018bd5bbcda0_0;
    %assign/vec4 v0000018bd5bbc120_0, 0;
    %load/vec4 v0000018bd5bbd2a0_0;
    %assign/vec4 v0000018bd5bbcc60_0, 0;
    %load/vec4 v0000018bd5bbba40_0;
    %assign/vec4 v0000018bd5bbd160_0, 0;
    %load/vec4 v0000018bd5bbb720_0;
    %assign/vec4 v0000018bd5bbd200_0, 0;
    %load/vec4 v0000018bd5bbc8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0000018bd5bbb400_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000018bd5bbd0c0_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0000018bd5f31c60_0;
    %assign/vec4 v0000018bd5bbd0c0_0, 0;
T_16.9 ;
    %load/vec4 v0000018bd5f309a0_0;
    %assign/vec4 v0000018bd5bbc760_0, 0;
    %load/vec4 v0000018bd5bbb7c0_0;
    %assign/vec4 v0000018bd5bbb5e0_0, 0;
    %load/vec4 v0000018bd5bbd160_0;
    %assign/vec4 v0000018bd5f30d60_0, 0;
    %load/vec4 v0000018bd5bbd200_0;
    %assign/vec4 v0000018bd5f30680_0, 0;
    %load/vec4 v0000018bd5f30360_0;
    %assign/vec4 v0000018bd5f30e00_0, 0;
    %load/vec4 v0000018bd5bbd0c0_0;
    %assign/vec4 v0000018bd5f318a0_0, 0;
    %load/vec4 v0000018bd5bbb5e0_0;
    %assign/vec4 v0000018bd5f314e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018bd5b90e90;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f32e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f33bd0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000018bd5b90e90;
T_18 ;
    %delay 1, 0;
    %load/vec4 v0000018bd5f32e10_0;
    %inv;
    %store/vec4 v0000018bd5f32e10_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018bd5b90e90;
T_19 ;
    %vpi_call 2 10 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018bd5b90e90 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000018bd5b90e90;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bd5f33bd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bd5f33bd0_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/HazardDetectionUnit.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
