Running: /home/pav/Xilinx/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/pav/CS/CA/32bit_Register File/Registerfile/top_isim_beh.exe -prj /home/pav/CS/CA/32bit_Register File/Registerfile/top_beh.prj work.top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/pav/CS/CA/32bit_Register File/Registerfile/../Reg_f.v" into library work
Analyzing Verilog file "/home/pav/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82968 KB
Fuse CPU Usage: 1000 ms
Compiling module regfile
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/pav/CS/CA/32bit_Register File/Registerfile/top_isim_beh.exe
Fuse Memory Usage: 1167420 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 700 ms
