
main.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080000c4 l    d  .text	00000000 .text
20000000 l    d  .data	00000000 .data
20000008 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loclists	00000000 .debug_loclists
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    df *ABS*	00000000 ccJFlsXi.o
f108f85f l       *ABS*	00000000 BootRAM
08001148 l       .text	00000000 LoopCopyDataInit
08001140 l       .text	00000000 CopyDataInit
0800115c l       .text	00000000 LoopFillZerobss
08001156 l       .text	00000000 FillZerobss
0800116e l       .text	00000000 LoopForever
08001188 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 stm32f0xx_exti.c
00000000 l    df *ABS*	00000000 stm32f0xx_gpio.c
00000000 l    df *ABS*	00000000 stm32f0xx_i2c.c
00000000 l    df *ABS*	00000000 stm32f0xx_rcc.c
0800118c l     O .text	00000010 APBAHBPrescTable
00000000 l    df *ABS*	00000000 _udivsi3.o
08000d48 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 main.c
20000028 l     O .bss	00000004 TimingDelay
00000000 l    df *ABS*	00000000 system_stm32f0xx.c
00000000 l    df *ABS*	00000000 stm32f0xx_nucleo.c
00000000 l    df *ABS*	00000000 stm32f0xx_it.c
00000000 l    df *ABS*	00000000 Peripheral_Init.c
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
080008e8 g     F .text	0000001c RCC_HSICmd
08000970 g     F .text	00000018 RCC_LSEDriveConfig
080009c4 g     F .text	00000024 RCC_PLLCmd
08000c80 g     F .text	00000018 RCC_AHBPeriphResetCmd
08000378 g     F .text	00000022 GPIO_PinAFConfig
08000d3c g     F .text	0000000c RCC_ClearITPendingBit
08000348 g     F .text	0000000e GPIO_ReadOutputDataBit
08001188  w    F .text	00000002 TIM1_CC_IRQHandler
080007c0 g     F .text	00000006 I2C_ReceiveData
0800106e g     F .text	00000002 HardFault_Handler
08001188  w    F .text	00000002 ADC1_COMP_IRQHandler
08001074 g     F .text	00000008 SysTick_Handler
08000a20 g     F .text	0000000c RCC_MCOConfig
080004f8 g     F .text	00000020 I2C_OwnAddress2Config
08001188  w    F .text	00000002 PVD_IRQHandler
08000ab0 g     F .text	00000018 RCC_CECCLKConfig
080011b4 g       .text	00000000 _sidata
08001072 g     F .text	00000002 PendSV_Handler
0800106c g     F .text	00000002 NMI_Handler
20000034 g       .bss	00000000 __exidx_end
08001188  w    F .text	00000002 I2C1_IRQHandler
08000cc8 g     F .text	00000018 RCC_ITConfig
080011b4 g       .text	00000000 _etext
20000008 g       .bss	00000000 _sbss
20000024 g     O .bss	00000001 BlinkSpeed
08000a2c g     F .text	00000014 RCC_SYSCLKConfig
08000740 g     F .text	0000001c I2C_TimeoutBConfig
080000c4 g     F .text	00000020 EXTI_DeInit
08000898 g     F .text	0000003c RCC_WaitForHSEStartUp
08000538 g     F .text	00000020 I2C_SlaveByteControlCmd
20000000 g     O .data	00000004 BUTTON_PORT
08000c14 g     F .text	00000024 RCC_BackupResetCmd
08000484 g     F .text	00000012 I2C_ITConfig
080009fc g     F .text	00000024 RCC_ClockSecuritySystemCmd
08000d14 g     F .text	00000014 RCC_ClearFlag
0800063c g     F .text	00000020 I2C_10BitAddressHeaderCmd
08000888 g     F .text	00000010 RCC_HSEConfig
08000d48 g     F .text	0000010a .hidden __udivsi3
080006b4 g     F .text	00000020 I2C_SMBusAlertCmd
08000c50 g     F .text	00000018 RCC_APB2PeriphClockCmd
080007c8 g     F .text	00000012 I2C_DMACmd
08000254 g     F .text	000000a8 GPIO_Init
080009a4 g     F .text	00000020 RCC_PLLConfig
08000a7c g     F .text	00000034 RCC_ADCCLKConfig
20000000 g       .data	00000000 _sdata
08001188  w    F .text	00000002 SPI1_IRQHandler
08000374 g     F .text	00000004 GPIO_Write
08001188  w    F .text	00000002 TIM6_DAC_IRQHandler
08000358 g     F .text	00000006 GPIO_ReadOutputData
08000950 g     F .text	00000020 RCC_LSEConfig
0800075c g     F .text	00000020 I2C_CalculatePEC
08000bf0 g     F .text	00000024 RCC_RTCCLKCmd
08000c68 g     F .text	00000018 RCC_APB1PeriphClockCmd
08000d28 g     F .text	00000014 RCC_GetITStatus
20000034 g       .bss	00000000 __exidx_start
08000568 g     F .text	00000020 I2C_10BitAddressingModeCmd
08000e60 g     F .text	00000048 __libc_init_array
08000c38 g     F .text	00000018 RCC_AHBPeriphClockCmd
080007bc g     F .text	00000004 I2C_SendData
08001188  w    F .text	00000002 EXTI2_3_IRQHandler
0800119c g     F .text	00000000 _init
08001188  w    F .text	00000002 I2C2_IRQHandler
08000ea8 g     F .text	00000040 System_Clock_Init
080010b8 g     F .text	00000080 I2C_Settings_Init
080003d4 g     F .text	00000064 I2C_Init
08001188  w    F .text	00000002 TIM17_IRQHandler
080001a4 g     F .text	0000000c EXTI_ClearITPendingBit
08000710 g     F .text	00000020 I2C_IdleClockTimeoutCmd
08001188  w    F .text	00000002 RTC_IRQHandler
20000034 g       .bss	00000000 _ebss
08001138  w    F .text	00000038 Reset_Handler
08000340 g     F .text	00000006 GPIO_ReadInputData
2000002c g     O .bss	00000008 ctx
08000ce0 g     F .text	00000034 RCC_GetFlagStatus
080006d4 g     F .text	00000020 I2C_ClockTimeoutCmd
08000360 g     F .text	00000004 GPIO_SetBits
08000168 g     F .text	00000014 EXTI_GetFlagStatus
08000a40 g     F .text	00000010 RCC_GetSYSCLKSource
08000368 g     F .text	0000000c GPIO_WriteBit
080005fc g     F .text	00000020 I2C_GenerateSTART
08000438 g     F .text	00000016 I2C_StructInit
08000af8 g     F .text	000000e8 RCC_GetClocksFreq
08001188  w    F .text	00000002 TIM16_IRQHandler
08000158 g     F .text	00000010 EXTI_GenerateSWInterrupt
20000004 g     O .data	00000004 GPIO_PORT
08001188  w    F .text	00000002 TIM3_IRQHandler
08001188  w    F .text	00000002 RCC_IRQHandler
0800107c g     F .text	0000003c EXTI4_15_IRQHandler
20000008 g       .bss	00000000 _bss
08001188  w    F .text	00000002 DMA1_Channel1_IRQHandler
08001188 g       .text	00000002 Default_Handler
08000694 g     F .text	00000020 I2C_TransferHandling
080006f4 g     F .text	0000001a I2C_ExtendedClockTimeoutCmd
0800017c g     F .text	0000000c EXTI_ClearFlag
080007dc g     F .text	0000000e I2C_GetFlagStatus
08000be0 g     F .text	00000010 RCC_RTCCLKConfig
08001188  w    F .text	00000002 CEC_IRQHandler
08000918 g     F .text	0000001c RCC_HSI14Cmd
08001188  w    F .text	00000002 TIM14_IRQHandler
08001188  w    F .text	00000002 DMA1_Channel4_5_IRQHandler
080000e4 g     F .text	00000064 EXTI_Init
0800039c g     F .text	00000038 I2C_DeInit
08000450 g     F .text	00000014 I2C_Cmd
08000364 g     F .text	00000004 GPIO_ResetBits
080007ec g     F .text	00000004 I2C_ClearFlag
080004b8 g     F .text	00000020 I2C_StopModeCmd
08001188  w    F .text	00000002 TIM15_IRQHandler
08001188  w    F .text	00000002 EXTI0_1_IRQHandler
08000e5c  w    F .text	00000002 .hidden __aeabi_ldiv0
08000934 g     F .text	0000001c RCC_HSI14ADCRequestCmd
080005a8 g     F .text	00000020 I2C_ReloadCmd
08000188 g     F .text	0000001c EXTI_GetITStatus
08001188  w    F .text	00000002 SPI2_IRQHandler
080008d4 g     F .text	00000014 RCC_AdjustHSICalibrationValue
08000f00 g     F .text	00000078 main
08000688 g     F .text	0000000a I2C_GetTransferDirection
08000d48 g     F .text	00000000 .hidden __aeabi_uidiv
08001070 g     F .text	00000002 SVC_Handler
08000148 g     F .text	0000000e EXTI_StructInit
08000588 g     F .text	00000020 I2C_AutoEndCmd
08000518 g     F .text	00000020 I2C_GeneralCallCmd
08000464 g     F .text	00000020 I2C_SoftwareResetCmd
08000f8c g     F .text	000000b4 SystemInit
08000904 g     F .text	00000014 RCC_AdjustHSI14CalibrationValue
080001b0 g     F .text	000000a4 GPIO_DeInit
080011a8 g     F .text	00000000 _fini
0800077c g     F .text	00000020 I2C_PECRequestCmd
080005dc g     F .text	00000020 I2C_MasterRequestConfig
08000828 g     F .text	00000060 RCC_DeInit
08001188  w    F .text	00000002 TS_IRQHandler
08001188  w    F .text	00000002 WWDG_IRQHandler
08000cb0 g     F .text	00000018 RCC_APB1PeriphResetCmd
20000000 g       .data	00000000 _data
080009e8 g     F .text	00000014 RCC_PREDIV1Config
08000ee8 g     F .text	00000018 Delay
080007f0 g     F .text	00000032 I2C_GetITStatus
08001054 g     F .text	00000018 STM_EVAL_PBGetState
08001188  w    F .text	00000002 TIM2_IRQHandler
08000498 g     F .text	00000020 I2C_StretchClockCmd
080002fc g     F .text	00000010 GPIO_StructInit
08001188  w    F .text	00000002 DMA1_Channel2_3_IRQHandler
08001040 g     F .text	00000014 STM_EVAL_LEDToggle
080005c8 g     F .text	00000014 I2C_NumberOfBytesConfig
20002000 g       *ABS*	00000000 _estack
08000e54 g     F .text	00000008 .hidden __aeabi_uidivmod
080007a4 g     F .text	00000016 I2C_ReadRegister
20000008 g       .data	00000000 _edata
08000730 g     F .text	00000010 I2C_TimeoutAConfig
08001188  w    F .text	00000002 USART2_IRQHandler
08000000 g     O .isr_vector	00000000 g_pfnVectors
0800079c g     F .text	00000006 I2C_GetPEC
20000008 g     O .bss	0000001c RCC_Clocks
08000ae0 g     F .text	00000018 RCC_USARTCLKConfig
080004d8 g     F .text	00000020 I2C_DualAddressCmd
08000558 g     F .text	00000010 I2C_SlaveAddressConfig
08000f78 g     F .text	00000014 TimingDelay_Decrement
08000e5c  w    F .text	00000002 .hidden __aeabi_idiv0
08000ac8 g     F .text	00000018 RCC_I2CCLKConfig
08000a64 g     F .text	00000018 RCC_PCLKConfig
08001188  w    F .text	00000002 FLASH_IRQHandler
0800030c g     F .text	00000024 GPIO_PinLockConfig
08001188  w    F .text	00000002 USART1_IRQHandler
08000988 g     F .text	0000001c RCC_LSICmd
0800065c g     F .text	00000020 I2C_AcknowledgeConfig
08000c98 g     F .text	00000018 RCC_APB2PeriphResetCmd
0800061c g     F .text	00000020 I2C_GenerateSTOP
08001188  w    F .text	00000002 TIM1_BRK_UP_TRG_COM_IRQHandler
08000824 g     F .text	00000004 I2C_ClearITPendingBit
08000330 g     F .text	0000000e GPIO_ReadInputDataBit
0800067c g     F .text	0000000a I2C_GetAddressMatched
08000a50 g     F .text	00000014 RCC_HCLKConfig



Disassembly of section .text:

080000c4 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x0F940000;
 80000c4:	4b04      	ldr	r3, [pc, #16]	@ (80000d8 <EXTI_DeInit+0x14>)
 80000c6:	4a05      	ldr	r2, [pc, #20]	@ (80000dc <EXTI_DeInit+0x18>)
 80000c8:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80000ca:	2200      	movs	r2, #0
 80000cc:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 80000ce:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 80000d0:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x006BFFFF;
 80000d2:	4a03      	ldr	r2, [pc, #12]	@ (80000e0 <EXTI_DeInit+0x1c>)
 80000d4:	615a      	str	r2, [r3, #20]
}
 80000d6:	4770      	bx	lr
 80000d8:	40010400 	.word	0x40010400
 80000dc:	0f940000 	.word	0x0f940000
 80000e0:	006bffff 	.word	0x006bffff

080000e4 <EXTI_Init>:
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;

    tmp += EXTI_InitStruct->EXTI_Mode;
 80000e4:	4b17      	ldr	r3, [pc, #92]	@ (8000144 <EXTI_Init+0x60>)
{
 80000e6:	b530      	push	{r4, r5, lr}
    tmp += EXTI_InitStruct->EXTI_Mode;
 80000e8:	469c      	mov	ip, r3
 80000ea:	7902      	ldrb	r2, [r0, #4]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000ec:	6804      	ldr	r4, [r0, #0]
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80000ee:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000f0:	43e1      	mvns	r1, r4
    tmp += EXTI_InitStruct->EXTI_Mode;
 80000f2:	4462      	add	r2, ip
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80000f4:	2b00      	cmp	r3, #0
 80000f6:	d01a      	beq.n	800012e <EXTI_Init+0x4a>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000f8:	4663      	mov	r3, ip
 80000fa:	681d      	ldr	r5, [r3, #0]
 80000fc:	400d      	ands	r5, r1
 80000fe:	601d      	str	r5, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000100:	685d      	ldr	r5, [r3, #4]
 8000102:	4029      	ands	r1, r5
 8000104:	6059      	str	r1, [r3, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000106:	6811      	ldr	r1, [r2, #0]
 8000108:	4321      	orrs	r1, r4
 800010a:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800010c:	6899      	ldr	r1, [r3, #8]
 800010e:	6802      	ldr	r2, [r0, #0]
 8000110:	4391      	bics	r1, r2
 8000112:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000114:	68d9      	ldr	r1, [r3, #12]
 8000116:	4391      	bics	r1, r2
 8000118:	60d9      	str	r1, [r3, #12]

    /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800011a:	7941      	ldrb	r1, [r0, #5]
 800011c:	2910      	cmp	r1, #16
 800011e:	d00a      	beq.n	8000136 <EXTI_Init+0x52>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000120:	4b08      	ldr	r3, [pc, #32]	@ (8000144 <EXTI_Init+0x60>)
 8000122:	469c      	mov	ip, r3
 8000124:	4461      	add	r1, ip

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000126:	680b      	ldr	r3, [r1, #0]
 8000128:	431a      	orrs	r2, r3
 800012a:	600a      	str	r2, [r1, #0]
 800012c:	e002      	b.n	8000134 <EXTI_Init+0x50>
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800012e:	6813      	ldr	r3, [r2, #0]
 8000130:	4019      	ands	r1, r3
 8000132:	6011      	str	r1, [r2, #0]
  }
}
 8000134:	bd30      	pop	{r4, r5, pc}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000136:	6899      	ldr	r1, [r3, #8]
 8000138:	4311      	orrs	r1, r2
 800013a:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800013c:	68d9      	ldr	r1, [r3, #12]
 800013e:	430a      	orrs	r2, r1
 8000140:	60da      	str	r2, [r3, #12]
 8000142:	e7f7      	b.n	8000134 <EXTI_Init+0x50>
 8000144:	40010400 	.word	0x40010400

08000148 <EXTI_StructInit>:
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000148:	22c0      	movs	r2, #192	@ 0xc0
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800014a:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800014c:	0112      	lsls	r2, r2, #4
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800014e:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000150:	8082      	strh	r2, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8000152:	7183      	strb	r3, [r0, #6]
}
 8000154:	4770      	bx	lr
 8000156:	46c0      	nop			@ (mov r8, r8)

08000158 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->SWIER |= EXTI_Line;
 8000158:	4a02      	ldr	r2, [pc, #8]	@ (8000164 <EXTI_GenerateSWInterrupt+0xc>)
 800015a:	6913      	ldr	r3, [r2, #16]
 800015c:	4303      	orrs	r3, r0
 800015e:	6113      	str	r3, [r2, #16]
}
 8000160:	4770      	bx	lr
 8000162:	46c0      	nop			@ (mov r8, r8)
 8000164:	40010400 	.word	0x40010400

08000168 <EXTI_GetFlagStatus>:
{
   FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8000168:	4b03      	ldr	r3, [pc, #12]	@ (8000178 <EXTI_GetFlagStatus+0x10>)
 800016a:	695b      	ldr	r3, [r3, #20]
 800016c:	4018      	ands	r0, r3
 800016e:	1e43      	subs	r3, r0, #1
 8000170:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8000172:	b2c0      	uxtb	r0, r0
}
 8000174:	4770      	bx	lr
 8000176:	46c0      	nop			@ (mov r8, r8)
 8000178:	40010400 	.word	0x40010400

0800017c <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 800017c:	4b01      	ldr	r3, [pc, #4]	@ (8000184 <EXTI_ClearFlag+0x8>)
 800017e:	6158      	str	r0, [r3, #20]
}
 8000180:	4770      	bx	lr
 8000182:	46c0      	nop			@ (mov r8, r8)
 8000184:	40010400 	.word	0x40010400

08000188 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000188:	0003      	movs	r3, r0
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  enablestatus =  EXTI->IMR & EXTI_Line;
 800018a:	4a05      	ldr	r2, [pc, #20]	@ (80001a0 <EXTI_GetITStatus+0x18>)
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800018c:	2000      	movs	r0, #0
  enablestatus =  EXTI->IMR & EXTI_Line;
 800018e:	6811      	ldr	r1, [r2, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000190:	6952      	ldr	r2, [r2, #20]
 8000192:	4213      	tst	r3, r2
 8000194:	d003      	beq.n	800019e <EXTI_GetITStatus+0x16>
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000196:	400b      	ands	r3, r1
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000198:	1e5a      	subs	r2, r3, #1
 800019a:	4193      	sbcs	r3, r2
 800019c:	b2d8      	uxtb	r0, r3
  }
  return bitstatus;
  
}
 800019e:	4770      	bx	lr
 80001a0:	40010400 	.word	0x40010400

080001a4 <EXTI_ClearITPendingBit>:
  * @brief  Clears the EXTI's line pending bits.
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
 80001a4:	4b01      	ldr	r3, [pc, #4]	@ (80001ac <EXTI_ClearITPendingBit+0x8>)
 80001a6:	6158      	str	r0, [r3, #20]
 80001a8:	4770      	bx	lr
 80001aa:	46c0      	nop			@ (mov r8, r8)
 80001ac:	40010400 	.word	0x40010400

080001b0 <GPIO_DeInit>:
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if(GPIOx == GPIOA)
 80001b0:	2390      	movs	r3, #144	@ 0x90
{
 80001b2:	b510      	push	{r4, lr}
  if(GPIOx == GPIOA)
 80001b4:	05db      	lsls	r3, r3, #23
 80001b6:	4298      	cmp	r0, r3
 80001b8:	d017      	beq.n	80001ea <GPIO_DeInit+0x3a>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
  }
  else if(GPIOx == GPIOB)
 80001ba:	4b22      	ldr	r3, [pc, #136]	@ (8000244 <GPIO_DeInit+0x94>)
 80001bc:	4298      	cmp	r0, r3
 80001be:	d01f      	beq.n	8000200 <GPIO_DeInit+0x50>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
  }
  else if(GPIOx == GPIOC)
 80001c0:	4b21      	ldr	r3, [pc, #132]	@ (8000248 <GPIO_DeInit+0x98>)
 80001c2:	4298      	cmp	r0, r3
 80001c4:	d027      	beq.n	8000216 <GPIO_DeInit+0x66>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
  }
  else if(GPIOx == GPIOD)
 80001c6:	4b21      	ldr	r3, [pc, #132]	@ (800024c <GPIO_DeInit+0x9c>)
 80001c8:	4298      	cmp	r0, r3
 80001ca:	d003      	beq.n	80001d4 <GPIO_DeInit+0x24>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
  }
  else
  {
    if(GPIOx == GPIOF)
 80001cc:	4b20      	ldr	r3, [pc, #128]	@ (8000250 <GPIO_DeInit+0xa0>)
 80001ce:	4298      	cmp	r0, r3
 80001d0:	d02c      	beq.n	800022c <GPIO_DeInit+0x7c>
    {
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
    }
  }
}
 80001d2:	bd10      	pop	{r4, pc}
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 80001d4:	2080      	movs	r0, #128	@ 0x80
 80001d6:	2101      	movs	r1, #1
 80001d8:	0340      	lsls	r0, r0, #13
 80001da:	f000 fd51 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
 80001de:	2080      	movs	r0, #128	@ 0x80
 80001e0:	2100      	movs	r1, #0
 80001e2:	0340      	lsls	r0, r0, #13
 80001e4:	f000 fd4c 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 80001e8:	e7f3      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80001ea:	2080      	movs	r0, #128	@ 0x80
 80001ec:	2101      	movs	r1, #1
 80001ee:	0280      	lsls	r0, r0, #10
 80001f0:	f000 fd46 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
 80001f4:	2080      	movs	r0, #128	@ 0x80
 80001f6:	2100      	movs	r1, #0
 80001f8:	0280      	lsls	r0, r0, #10
 80001fa:	f000 fd41 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 80001fe:	e7e8      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000200:	2080      	movs	r0, #128	@ 0x80
 8000202:	2101      	movs	r1, #1
 8000204:	02c0      	lsls	r0, r0, #11
 8000206:	f000 fd3b 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
 800020a:	2080      	movs	r0, #128	@ 0x80
 800020c:	2100      	movs	r1, #0
 800020e:	02c0      	lsls	r0, r0, #11
 8000210:	f000 fd36 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 8000214:	e7dd      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8000216:	2080      	movs	r0, #128	@ 0x80
 8000218:	2101      	movs	r1, #1
 800021a:	0300      	lsls	r0, r0, #12
 800021c:	f000 fd30 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
 8000220:	2080      	movs	r0, #128	@ 0x80
 8000222:	2100      	movs	r1, #0
 8000224:	0300      	lsls	r0, r0, #12
 8000226:	f000 fd2b 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 800022a:	e7d2      	b.n	80001d2 <GPIO_DeInit+0x22>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 800022c:	2080      	movs	r0, #128	@ 0x80
 800022e:	2101      	movs	r1, #1
 8000230:	03c0      	lsls	r0, r0, #15
 8000232:	f000 fd25 	bl	8000c80 <RCC_AHBPeriphResetCmd>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 8000236:	2080      	movs	r0, #128	@ 0x80
 8000238:	2100      	movs	r1, #0
 800023a:	03c0      	lsls	r0, r0, #15
 800023c:	f000 fd20 	bl	8000c80 <RCC_AHBPeriphResetCmd>
}
 8000240:	e7c7      	b.n	80001d2 <GPIO_DeInit+0x22>
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	48000400 	.word	0x48000400
 8000248:	48000800 	.word	0x48000800
 800024c:	48000c00 	.word	0x48000c00
 8000250:	48001400 	.word	0x48001400

08000254 <GPIO_Init>:
  * @note   The configured pins can be: GPIO_Pin_0 to GPIO_Pin_15 for GPIOA, GPIOB and GPIOC,
  *         GPIO_Pin_0 to GPIO_Pin_2 for GPIOD, GPIO_Pin_0 to GPIO_Pin_3 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000256:	46de      	mov	lr, fp
 8000258:	4645      	mov	r5, r8
 800025a:	4657      	mov	r7, sl
 800025c:	464e      	mov	r6, r9

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 800025e:	2401      	movs	r4, #1
{
 8000260:	b5e0      	push	{r5, r6, r7, lr}

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000262:	680b      	ldr	r3, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 8000264:	46a3      	mov	fp, r4
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000266:	3402      	adds	r4, #2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000268:	469c      	mov	ip, r3
 800026a:	2200      	movs	r2, #0
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800026c:	2300      	movs	r3, #0
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800026e:	46a0      	mov	r8, r4
{
 8000270:	b083      	sub	sp, #12
 8000272:	e003      	b.n	800027c <GPIO_Init+0x28>
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000274:	3301      	adds	r3, #1
 8000276:	3202      	adds	r2, #2
 8000278:	2b10      	cmp	r3, #16
 800027a:	d038      	beq.n	80002ee <GPIO_Init+0x9a>
    pos = ((uint32_t)0x01) << pinpos;
 800027c:	465c      	mov	r4, fp
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800027e:	4665      	mov	r5, ip
    pos = ((uint32_t)0x01) << pinpos;
 8000280:	409c      	lsls	r4, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000282:	4025      	ands	r5, r4
    if (currentpin == pos)
 8000284:	42ac      	cmp	r4, r5
 8000286:	d1f5      	bne.n	8000274 <GPIO_Init+0x20>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000288:	4646      	mov	r6, r8
 800028a:	4096      	lsls	r6, r2
 800028c:	43f7      	mvns	r7, r6
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800028e:	790d      	ldrb	r5, [r1, #4]
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000290:	9701      	str	r7, [sp, #4]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000292:	1e6e      	subs	r6, r5, #1
 8000294:	2e01      	cmp	r6, #1
 8000296:	d814      	bhi.n	80002c2 <GPIO_Init+0x6e>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000298:	6886      	ldr	r6, [r0, #8]
 800029a:	403e      	ands	r6, r7
 800029c:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800029e:	6886      	ldr	r6, [r0, #8]
 80002a0:	46b2      	mov	sl, r6
 80002a2:	794e      	ldrb	r6, [r1, #5]
 80002a4:	4096      	lsls	r6, r2
 80002a6:	46b1      	mov	r9, r6
 80002a8:	4656      	mov	r6, sl
 80002aa:	464f      	mov	r7, r9
 80002ac:	433e      	orrs	r6, r7
 80002ae:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 80002b0:	8886      	ldrh	r6, [r0, #4]
 80002b2:	43a6      	bics	r6, r4
 80002b4:	8086      	strh	r6, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002b6:	798e      	ldrb	r6, [r1, #6]
 80002b8:	8884      	ldrh	r4, [r0, #4]
 80002ba:	409e      	lsls	r6, r3
 80002bc:	4334      	orrs	r4, r6
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	8084      	strh	r4, [r0, #4]
      }

      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002c2:	4095      	lsls	r5, r2
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002c4:	6804      	ldr	r4, [r0, #0]
 80002c6:	9e01      	ldr	r6, [sp, #4]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002c8:	3301      	adds	r3, #1
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002ca:	4026      	ands	r6, r4
 80002cc:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002ce:	6804      	ldr	r4, [r0, #0]
 80002d0:	4325      	orrs	r5, r4
 80002d2:	6005      	str	r5, [r0, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002d4:	4645      	mov	r5, r8
 80002d6:	4095      	lsls	r5, r2
 80002d8:	68c4      	ldr	r4, [r0, #12]
 80002da:	43ac      	bics	r4, r5
 80002dc:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002de:	79cc      	ldrb	r4, [r1, #7]
 80002e0:	68c5      	ldr	r5, [r0, #12]
 80002e2:	4094      	lsls	r4, r2
 80002e4:	432c      	orrs	r4, r5
 80002e6:	60c4      	str	r4, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002e8:	3202      	adds	r2, #2
 80002ea:	2b10      	cmp	r3, #16
 80002ec:	d1c6      	bne.n	800027c <GPIO_Init+0x28>
    }
  }
}
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002fc <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80002fc:	4b02      	ldr	r3, [pc, #8]	@ (8000308 <GPIO_StructInit+0xc>)
 80002fe:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000300:	2380      	movs	r3, #128	@ 0x80
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	6043      	str	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_Level_2;
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
}
 8000306:	4770      	bx	lr
 8000308:	0000ffff 	.word	0x0000ffff

0800030c <GPIO_PinLockConfig>:
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  __IO uint32_t tmp = 0x00010000;
 800030c:	2380      	movs	r3, #128	@ 0x80
{
 800030e:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000310:	025b      	lsls	r3, r3, #9
 8000312:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8000314:	9b01      	ldr	r3, [sp, #4]
 8000316:	430b      	orrs	r3, r1
 8000318:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800031a:	9b01      	ldr	r3, [sp, #4]
 800031c:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800031e:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000320:	9b01      	ldr	r3, [sp, #4]
 8000322:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 8000324:	69c3      	ldr	r3, [r0, #28]
 8000326:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 8000328:	69c3      	ldr	r3, [r0, #28]
 800032a:	9301      	str	r3, [sp, #4]
}
 800032c:	b002      	add	sp, #8
 800032e:	4770      	bx	lr

08000330 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000330:	8a03      	ldrh	r3, [r0, #16]
 8000332:	4019      	ands	r1, r3
 8000334:	0008      	movs	r0, r1
 8000336:	1e43      	subs	r3, r0, #1
 8000338:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800033a:	b2c0      	uxtb	r0, r0
}
 800033c:	4770      	bx	lr
 800033e:	46c0      	nop			@ (mov r8, r8)

08000340 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000340:	8a00      	ldrh	r0, [r0, #16]
 8000342:	b280      	uxth	r0, r0
}
 8000344:	4770      	bx	lr
 8000346:	46c0      	nop			@ (mov r8, r8)

08000348 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000348:	8a83      	ldrh	r3, [r0, #20]
 800034a:	4019      	ands	r1, r3
 800034c:	0008      	movs	r0, r1
 800034e:	1e43      	subs	r3, r0, #1
 8000350:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8000352:	b2c0      	uxtb	r0, r0
}
 8000354:	4770      	bx	lr
 8000356:	46c0      	nop			@ (mov r8, r8)

08000358 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000358:	8a80      	ldrh	r0, [r0, #20]
 800035a:	b280      	uxth	r0, r0
}
 800035c:	4770      	bx	lr
 800035e:	46c0      	nop			@ (mov r8, r8)

08000360 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 8000360:	6181      	str	r1, [r0, #24]
}
 8000362:	4770      	bx	lr

08000364 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
 8000364:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000366:	4770      	bx	lr

08000368 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000368:	2a00      	cmp	r2, #0
 800036a:	d001      	beq.n	8000370 <GPIO_WriteBit+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800036c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800036e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000370:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000372:	e7fc      	b.n	800036e <GPIO_WriteBit+0x6>

08000374 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000374:	8281      	strh	r1, [r0, #20]
}
 8000376:	4770      	bx	lr

08000378 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000378:	2307      	movs	r3, #7
{
 800037a:	b510      	push	{r4, lr}
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800037c:	240f      	movs	r4, #15
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800037e:	400b      	ands	r3, r1
 8000380:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000382:	409c      	lsls	r4, r3
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000384:	409a      	lsls	r2, r3
 8000386:	08c9      	lsrs	r1, r1, #3
 8000388:	0089      	lsls	r1, r1, #2
 800038a:	1840      	adds	r0, r0, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800038c:	6a01      	ldr	r1, [r0, #32]
 800038e:	43a1      	bics	r1, r4
 8000390:	6201      	str	r1, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000392:	6a01      	ldr	r1, [r0, #32]
 8000394:	430a      	orrs	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000396:	6202      	str	r2, [r0, #32]
}
 8000398:	bd10      	pop	{r4, pc}
 800039a:	46c0      	nop			@ (mov r8, r8)

0800039c <I2C_DeInit>:
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <I2C_DeInit+0x34>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800039e:	2101      	movs	r1, #1
{
 80003a0:	b510      	push	{r4, lr}
  if (I2Cx == I2C1)
 80003a2:	4298      	cmp	r0, r3
 80003a4:	d009      	beq.n	80003ba <I2C_DeInit+0x1e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80003a6:	2080      	movs	r0, #128	@ 0x80
 80003a8:	03c0      	lsls	r0, r0, #15
 80003aa:	f000 fc81 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80003ae:	2080      	movs	r0, #128	@ 0x80
 80003b0:	2100      	movs	r1, #0
 80003b2:	03c0      	lsls	r0, r0, #15
 80003b4:	f000 fc7c 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
  }
}
 80003b8:	bd10      	pop	{r4, pc}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80003ba:	2080      	movs	r0, #128	@ 0x80
 80003bc:	0380      	lsls	r0, r0, #14
 80003be:	f000 fc77 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 80003c2:	2080      	movs	r0, #128	@ 0x80
 80003c4:	2100      	movs	r1, #0
 80003c6:	0380      	lsls	r0, r0, #14
 80003c8:	f000 fc72 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
 80003cc:	e7f4      	b.n	80003b8 <I2C_DeInit+0x1c>
 80003ce:	46c0      	nop			@ (mov r8, r8)
 80003d0:	40005400 	.word	0x40005400

080003d4 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *         contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80003d4:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
  assert_param(IS_I2C_ACK(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

  /* Disable I2Cx Peripheral */
  I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 80003d6:	2401      	movs	r4, #1
 80003d8:	6803      	ldr	r3, [r0, #0]
  /* Clear I2Cx CR1 register */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: analog and digital filter */
  /* Set ANFOFF bit according to I2C_AnalogFilter value */
  /* Set DFN bits according to I2C_DigitalFilter value */
  tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8);
 80003da:	684d      	ldr	r5, [r1, #4]
  I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 80003dc:	43a3      	bics	r3, r4
 80003de:	6003      	str	r3, [r0, #0]
  tmpreg = I2Cx->CR1;
 80003e0:	6802      	ldr	r2, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK;
 80003e2:	4b12      	ldr	r3, [pc, #72]	@ (800042c <I2C_Init+0x58>)
 80003e4:	401a      	ands	r2, r3
  tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8);
 80003e6:	688b      	ldr	r3, [r1, #8]
 80003e8:	021b      	lsls	r3, r3, #8
 80003ea:	432b      	orrs	r3, r5
 80003ec:	4313      	orrs	r3, r2

  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80003ee:	6003      	str	r3, [r0, #0]

  /*---------------------------- I2Cx TIMING Configuration -------------------*/
  /* Configure I2Cx: Timing */
  /* Set TIMINGR bits according to I2C_Timing */
  /* Write to I2Cx TIMING */
  I2Cx->TIMINGR = I2C_InitStruct->I2C_Timing & TIMING_CLEAR_MASK;
 80003f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000430 <I2C_Init+0x5c>)
 80003f2:	680b      	ldr	r3, [r1, #0]
 80003f4:	4013      	ands	r3, r2
 80003f6:	6103      	str	r3, [r0, #16]

  /* Enable I2Cx Peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80003f8:	6803      	ldr	r3, [r0, #0]
  /* Clear OAR2 register */
  I2Cx->OAR2 = (uint32_t)tmpreg;
  /* Configure I2Cx: Own Address1 and acknowledged address */
  /* Set OA1MODE bit according to I2C_AcknowledgedAddress value */
  /* Set OA1 bits according to I2C_OwnAddress1 value */
  tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \
 80003fa:	690a      	ldr	r2, [r1, #16]
  I2Cx->CR1 |= I2C_CR1_PE;
 80003fc:	4323      	orrs	r3, r4
 80003fe:	6003      	str	r3, [r0, #0]
  I2Cx->OAR1 = (uint32_t)tmpreg;
 8000400:	2300      	movs	r3, #0
 8000402:	6083      	str	r3, [r0, #8]
  I2Cx->OAR2 = (uint32_t)tmpreg;
 8000404:	60c3      	str	r3, [r0, #12]
  tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \
 8000406:	698b      	ldr	r3, [r1, #24]
 8000408:	4313      	orrs	r3, r2
                      (uint32_t)I2C_InitStruct->I2C_OwnAddress1);
  /* Write to I2Cx OAR1 */
  I2Cx->OAR1 = tmpreg;
 800040a:	6083      	str	r3, [r0, #8]
  /* Enable Own Address1 acknowledgement */
  I2Cx->OAR1 |= I2C_OAR1_OA1EN;
 800040c:	2380      	movs	r3, #128	@ 0x80
 800040e:	6882      	ldr	r2, [r0, #8]
 8000410:	021b      	lsls	r3, r3, #8
 8000412:	4313      	orrs	r3, r2
 8000414:	6083      	str	r3, [r0, #8]
  /*---------------------------- I2Cx MODE Configuration ---------------------*/
  /* Configure I2Cx: mode */
  /* Set SMBDEN and SMBHEN bits according to I2C_Mode value */
  tmpreg = I2C_InitStruct->I2C_Mode;
  /* Write to I2Cx CR1 */
  I2Cx->CR1 |= tmpreg;
 8000416:	6803      	ldr	r3, [r0, #0]
 8000418:	68ca      	ldr	r2, [r1, #12]
 800041a:	4313      	orrs	r3, r2
 800041c:	6003      	str	r3, [r0, #0]

  /*---------------------------- I2Cx ACK Configuration ----------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800041e:	6843      	ldr	r3, [r0, #4]
  /* Clear I2Cx CR2 register */
  tmpreg &= CR2_CLEAR_MASK;
 8000420:	4a04      	ldr	r2, [pc, #16]	@ (8000434 <I2C_Init+0x60>)
 8000422:	4013      	ands	r3, r2
  /* Configure I2Cx: acknowledgement */
  /* Set NACK bit according to I2C_Ack value */
  tmpreg |= I2C_InitStruct->I2C_Ack;
 8000424:	694a      	ldr	r2, [r1, #20]
 8000426:	4313      	orrs	r3, r2
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8000428:	6043      	str	r3, [r0, #4]
}
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	00cfe0ff 	.word	0x00cfe0ff
 8000430:	f0ffffff 	.word	0xf0ffffff
 8000434:	07ff7fff 	.word	0x07ff7fff

08000438 <I2C_StructInit>:
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8000438:	2280      	movs	r2, #128	@ 0x80
  I2C_InitStruct->I2C_Timing = 0;
 800043a:	2300      	movs	r3, #0
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 800043c:	0212      	lsls	r2, r2, #8
  I2C_InitStruct->I2C_Timing = 0;
 800043e:	6003      	str	r3, [r0, #0]
  I2C_InitStruct->I2C_AnalogFilter = I2C_AnalogFilter_Enable;
 8000440:	6043      	str	r3, [r0, #4]
  I2C_InitStruct->I2C_DigitalFilter = 0;
 8000442:	6083      	str	r3, [r0, #8]
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8000444:	60c3      	str	r3, [r0, #12]
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8000446:	6103      	str	r3, [r0, #16]
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8000448:	6142      	str	r2, [r0, #20]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800044a:	6183      	str	r3, [r0, #24]
}
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000450:	2201      	movs	r2, #1
 8000452:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000454:	2900      	cmp	r1, #0
 8000456:	d002      	beq.n	800045e <I2C_Cmd+0xe>
    I2Cx->CR1 |= I2C_CR1_PE;
 8000458:	4313      	orrs	r3, r2
 800045a:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
  }
}
 800045c:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 800045e:	4393      	bics	r3, r2
 8000460:	6003      	str	r3, [r0, #0]
}
 8000462:	e7fb      	b.n	800045c <I2C_Cmd+0xc>

08000464 <I2C_SoftwareResetCmd>:
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000464:	2900      	cmp	r1, #0
 8000466:	d005      	beq.n	8000474 <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 8000468:	2380      	movs	r3, #128	@ 0x80
 800046a:	6802      	ldr	r2, [r0, #0]
 800046c:	019b      	lsls	r3, r3, #6
 800046e:	4313      	orrs	r3, r2
 8000470:	6003      	str	r3, [r0, #0]
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SWRST);
  }
}
 8000472:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SWRST);
 8000474:	6803      	ldr	r3, [r0, #0]
 8000476:	4a02      	ldr	r2, [pc, #8]	@ (8000480 <I2C_SoftwareResetCmd+0x1c>)
 8000478:	4013      	ands	r3, r2
 800047a:	6003      	str	r3, [r0, #0]
}
 800047c:	e7f9      	b.n	8000472 <I2C_SoftwareResetCmd+0xe>
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	ffffdfff 	.word	0xffffdfff

08000484 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR1 |= I2C_IT;
 8000484:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000486:	2a00      	cmp	r2, #0
 8000488:	d002      	beq.n	8000490 <I2C_ITConfig+0xc>
    I2Cx->CR1 |= I2C_IT;
 800048a:	430b      	orrs	r3, r1
 800048c:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT);
  }
}
 800048e:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT);
 8000490:	438b      	bics	r3, r1
 8000492:	6003      	str	r3, [r0, #0]
}
 8000494:	e7fb      	b.n	800048e <I2C_ITConfig+0xa>
 8000496:	46c0      	nop			@ (mov r8, r8)

08000498 <I2C_StretchClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000498:	2900      	cmp	r1, #0
 800049a:	d004      	beq.n	80004a6 <I2C_StretchClockCmd+0xe>
  {
    /* Enable clock stretching */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_NOSTRETCH);    
 800049c:	6803      	ldr	r3, [r0, #0]
 800049e:	4a05      	ldr	r2, [pc, #20]	@ (80004b4 <I2C_StretchClockCmd+0x1c>)
 80004a0:	4013      	ands	r3, r2
 80004a2:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable clock stretching  */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
  }
}
 80004a4:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 80004a6:	2380      	movs	r3, #128	@ 0x80
 80004a8:	6802      	ldr	r2, [r0, #0]
 80004aa:	029b      	lsls	r3, r3, #10
 80004ac:	4313      	orrs	r3, r2
 80004ae:	6003      	str	r3, [r0, #0]
}
 80004b0:	e7f8      	b.n	80004a4 <I2C_StretchClockCmd+0xc>
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	fffdffff 	.word	0xfffdffff

080004b8 <I2C_StopModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80004b8:	2900      	cmp	r1, #0
 80004ba:	d005      	beq.n	80004c8 <I2C_StopModeCmd+0x10>
  {
    /* Enable wakeup from stop mode */
    I2Cx->CR1 |= I2C_CR1_WUPEN;   
 80004bc:	2380      	movs	r3, #128	@ 0x80
 80004be:	6802      	ldr	r2, [r0, #0]
 80004c0:	02db      	lsls	r3, r3, #11
 80004c2:	4313      	orrs	r3, r2
 80004c4:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable wakeup from stop mode */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); 
  }
}
 80004c6:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); 
 80004c8:	6803      	ldr	r3, [r0, #0]
 80004ca:	4a02      	ldr	r2, [pc, #8]	@ (80004d4 <I2C_StopModeCmd+0x1c>)
 80004cc:	4013      	ands	r3, r2
 80004ce:	6003      	str	r3, [r0, #0]
}
 80004d0:	e7f9      	b.n	80004c6 <I2C_StopModeCmd+0xe>
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	fffbffff 	.word	0xfffbffff

080004d8 <I2C_DualAddressCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80004d8:	2900      	cmp	r1, #0
 80004da:	d005      	beq.n	80004e8 <I2C_DualAddressCmd+0x10>
  {
    /* Enable own address 2 */
    I2Cx->OAR2 |= I2C_OAR2_OA2EN;
 80004dc:	2380      	movs	r3, #128	@ 0x80
 80004de:	68c2      	ldr	r2, [r0, #12]
 80004e0:	021b      	lsls	r3, r3, #8
 80004e2:	4313      	orrs	r3, r2
 80004e4:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable own address 2 */
    I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN);
  }
}    
 80004e6:	4770      	bx	lr
    I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN);
 80004e8:	68c3      	ldr	r3, [r0, #12]
 80004ea:	4a02      	ldr	r2, [pc, #8]	@ (80004f4 <I2C_DualAddressCmd+0x1c>)
 80004ec:	4013      	ands	r3, r2
 80004ee:	60c3      	str	r3, [r0, #12]
}    
 80004f0:	e7f9      	b.n	80004e6 <I2C_DualAddressCmd+0xe>
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	ffff7fff 	.word	0xffff7fff

080004f8 <I2C_OwnAddress2Config>:
  *            @arg I2C_OA2_Mask06: OA2[6:1] are masked and don't care.
  *            @arg I2C_OA2_Mask07: OA2[7:1] are masked and don't care.
  * @retval None
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)
{
 80004f8:	b510      	push	{r4, lr}
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_OWN_ADDRESS2(Address));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(Mask));
  
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80004fa:	68c3      	ldr	r3, [r0, #12]

  /* Reset I2Cx OA2 bit [7:1] and OA2MSK bit [1:0]  */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK));
 80004fc:	4c05      	ldr	r4, [pc, #20]	@ (8000514 <I2C_OwnAddress2Config+0x1c>)

  /* Set I2Cx SADD */
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \
            (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ;
 80004fe:	0212      	lsls	r2, r2, #8
  tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK));
 8000500:	4023      	ands	r3, r4
            (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ;
 8000502:	24e0      	movs	r4, #224	@ 0xe0
 8000504:	00e4      	lsls	r4, r4, #3
 8000506:	4022      	ands	r2, r4
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \
 8000508:	24fe      	movs	r4, #254	@ 0xfe
 800050a:	400c      	ands	r4, r1
 800050c:	4322      	orrs	r2, r4
 800050e:	431a      	orrs	r2, r3

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8000510:	60c2      	str	r2, [r0, #12]
}
 8000512:	bd10      	pop	{r4, pc}
 8000514:	fffff801 	.word	0xfffff801

08000518 <I2C_GeneralCallCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000518:	2900      	cmp	r1, #0
 800051a:	d005      	beq.n	8000528 <I2C_GeneralCallCmd+0x10>
  {
    /* Enable general call mode */
    I2Cx->CR1 |= I2C_CR1_GCEN;
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	6802      	ldr	r2, [r0, #0]
 8000520:	031b      	lsls	r3, r3, #12
 8000522:	4313      	orrs	r3, r2
 8000524:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable general call mode */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN);
  }
} 
 8000526:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN);
 8000528:	6803      	ldr	r3, [r0, #0]
 800052a:	4a02      	ldr	r2, [pc, #8]	@ (8000534 <I2C_GeneralCallCmd+0x1c>)
 800052c:	4013      	ands	r3, r2
 800052e:	6003      	str	r3, [r0, #0]
} 
 8000530:	e7f9      	b.n	8000526 <I2C_GeneralCallCmd+0xe>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	fff7ffff 	.word	0xfff7ffff

08000538 <I2C_SlaveByteControlCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000538:	2900      	cmp	r1, #0
 800053a:	d005      	beq.n	8000548 <I2C_SlaveByteControlCmd+0x10>
  {
    /* Enable slave byte control */
    I2Cx->CR1 |= I2C_CR1_SBC;
 800053c:	2380      	movs	r3, #128	@ 0x80
 800053e:	6802      	ldr	r2, [r0, #0]
 8000540:	025b      	lsls	r3, r3, #9
 8000542:	4313      	orrs	r3, r2
 8000544:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable slave byte control */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC);
  }
}
 8000546:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC);
 8000548:	6803      	ldr	r3, [r0, #0]
 800054a:	4a02      	ldr	r2, [pc, #8]	@ (8000554 <I2C_SlaveByteControlCmd+0x1c>)
 800054c:	4013      	ands	r3, r2
 800054e:	6003      	str	r3, [r0, #0]
}
 8000550:	e7f9      	b.n	8000546 <I2C_SlaveByteControlCmd+0xe>
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	fffeffff 	.word	0xfffeffff

08000558 <I2C_SlaveAddressConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SLAVE_ADDRESS(Address));
               
  /* Get the old register value */
  tmpreg = I2Cx->CR2;
 8000558:	6843      	ldr	r3, [r0, #4]

  /* Reset I2Cx SADD bit [9:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD);

  /* Set I2Cx SADD */
  tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD);
 800055a:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD);
 800055c:	0a9b      	lsrs	r3, r3, #10
 800055e:	029b      	lsls	r3, r3, #10
  tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD);
 8000560:	0d89      	lsrs	r1, r1, #22
 8000562:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->CR2 = tmpreg;
 8000564:	6041      	str	r1, [r0, #4]
}
 8000566:	4770      	bx	lr

08000568 <I2C_10BitAddressingModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000568:	2900      	cmp	r1, #0
 800056a:	d005      	beq.n	8000578 <I2C_10BitAddressingModeCmd+0x10>
  {
    /* Enable 10-bit addressing mode */
    I2Cx->CR2 |= I2C_CR2_ADD10;
 800056c:	2380      	movs	r3, #128	@ 0x80
 800056e:	6842      	ldr	r2, [r0, #4]
 8000570:	011b      	lsls	r3, r3, #4
 8000572:	4313      	orrs	r3, r2
 8000574:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable 10-bit addressing mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10);
  }
} 
 8000576:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10);
 8000578:	6843      	ldr	r3, [r0, #4]
 800057a:	4a02      	ldr	r2, [pc, #8]	@ (8000584 <I2C_10BitAddressingModeCmd+0x1c>)
 800057c:	4013      	ands	r3, r2
 800057e:	6043      	str	r3, [r0, #4]
} 
 8000580:	e7f9      	b.n	8000576 <I2C_10BitAddressingModeCmd+0xe>
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	fffff7ff 	.word	0xfffff7ff

08000588 <I2C_AutoEndCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000588:	2900      	cmp	r1, #0
 800058a:	d005      	beq.n	8000598 <I2C_AutoEndCmd+0x10>
  {
    /* Enable Auto end mode */
    I2Cx->CR2 |= I2C_CR2_AUTOEND;
 800058c:	2380      	movs	r3, #128	@ 0x80
 800058e:	6842      	ldr	r2, [r0, #4]
 8000590:	049b      	lsls	r3, r3, #18
 8000592:	4313      	orrs	r3, r2
 8000594:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable Auto end mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND);
  }
} 
 8000596:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND);
 8000598:	6843      	ldr	r3, [r0, #4]
 800059a:	4a02      	ldr	r2, [pc, #8]	@ (80005a4 <I2C_AutoEndCmd+0x1c>)
 800059c:	4013      	ands	r3, r2
 800059e:	6043      	str	r3, [r0, #4]
} 
 80005a0:	e7f9      	b.n	8000596 <I2C_AutoEndCmd+0xe>
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	fdffffff 	.word	0xfdffffff

080005a8 <I2C_ReloadCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005a8:	2900      	cmp	r1, #0
 80005aa:	d005      	beq.n	80005b8 <I2C_ReloadCmd+0x10>
  {
    /* Enable Auto Reload mode */
    I2Cx->CR2 |= I2C_CR2_RELOAD;
 80005ac:	2380      	movs	r3, #128	@ 0x80
 80005ae:	6842      	ldr	r2, [r0, #4]
 80005b0:	045b      	lsls	r3, r3, #17
 80005b2:	4313      	orrs	r3, r2
 80005b4:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable Auto Reload mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD);
  }
}
 80005b6:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD);
 80005b8:	6843      	ldr	r3, [r0, #4]
 80005ba:	4a02      	ldr	r2, [pc, #8]	@ (80005c4 <I2C_ReloadCmd+0x1c>)
 80005bc:	4013      	ands	r3, r2
 80005be:	6043      	str	r3, [r0, #4]
}
 80005c0:	e7f9      	b.n	80005b6 <I2C_ReloadCmd+0xe>
 80005c2:	46c0      	nop			@ (mov r8, r8)
 80005c4:	feffffff 	.word	0xfeffffff

080005c8 <I2C_NumberOfBytesConfig>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->CR2;
 80005c8:	6843      	ldr	r3, [r0, #4]

  /* Reset I2Cx Nbytes bit [7:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES);
 80005ca:	4a03      	ldr	r2, [pc, #12]	@ (80005d8 <I2C_NumberOfBytesConfig+0x10>)

  /* Set I2Cx Nbytes */
  tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES);
 80005cc:	0409      	lsls	r1, r1, #16
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES);
 80005ce:	4013      	ands	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES);
 80005d0:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->CR2 = tmpreg;
 80005d2:	6041      	str	r1, [r0, #4]
}  
 80005d4:	4770      	bx	lr
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	ff00ffff 	.word	0xff00ffff

080005dc <I2C_MasterRequestConfig>:
/* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction == I2C_Direction_Transmitter)
 80005dc:	2900      	cmp	r1, #0
 80005de:	d104      	bne.n	80005ea <I2C_MasterRequestConfig+0xe>
  {
    /* Request a write Transfer */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RD_WRN);
 80005e0:	6843      	ldr	r3, [r0, #4]
 80005e2:	4a05      	ldr	r2, [pc, #20]	@ (80005f8 <I2C_MasterRequestConfig+0x1c>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	6043      	str	r3, [r0, #4]
  else
  {
    /* Request a read Transfer */
    I2Cx->CR2 |= I2C_CR2_RD_WRN;
  }
}  
 80005e8:	4770      	bx	lr
    I2Cx->CR2 |= I2C_CR2_RD_WRN;
 80005ea:	2380      	movs	r3, #128	@ 0x80
 80005ec:	6842      	ldr	r2, [r0, #4]
 80005ee:	00db      	lsls	r3, r3, #3
 80005f0:	4313      	orrs	r3, r2
 80005f2:	6043      	str	r3, [r0, #4]
}  
 80005f4:	e7f8      	b.n	80005e8 <I2C_MasterRequestConfig+0xc>
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	fffffbff 	.word	0xfffffbff

080005fc <I2C_GenerateSTART>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005fc:	2900      	cmp	r1, #0
 80005fe:	d005      	beq.n	800060c <I2C_GenerateSTART+0x10>
  {
    /* Generate a START condition */
    I2Cx->CR2 |= I2C_CR2_START;
 8000600:	2380      	movs	r3, #128	@ 0x80
 8000602:	6842      	ldr	r2, [r0, #4]
 8000604:	019b      	lsls	r3, r3, #6
 8000606:	4313      	orrs	r3, r2
 8000608:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START);
  }
}  
 800060a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START);
 800060c:	6843      	ldr	r3, [r0, #4]
 800060e:	4a02      	ldr	r2, [pc, #8]	@ (8000618 <I2C_GenerateSTART+0x1c>)
 8000610:	4013      	ands	r3, r2
 8000612:	6043      	str	r3, [r0, #4]
}  
 8000614:	e7f9      	b.n	800060a <I2C_GenerateSTART+0xe>
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	ffffdfff 	.word	0xffffdfff

0800061c <I2C_GenerateSTOP>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800061c:	2900      	cmp	r1, #0
 800061e:	d005      	beq.n	800062c <I2C_GenerateSTOP+0x10>
  {
    /* Generate a STOP condition */
    I2Cx->CR2 |= I2C_CR2_STOP;
 8000620:	2380      	movs	r3, #128	@ 0x80
 8000622:	6842      	ldr	r2, [r0, #4]
 8000624:	01db      	lsls	r3, r3, #7
 8000626:	4313      	orrs	r3, r2
 8000628:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP);
  }
}  
 800062a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP);
 800062c:	6843      	ldr	r3, [r0, #4]
 800062e:	4a02      	ldr	r2, [pc, #8]	@ (8000638 <I2C_GenerateSTOP+0x1c>)
 8000630:	4013      	ands	r3, r2
 8000632:	6043      	str	r3, [r0, #4]
}  
 8000634:	e7f9      	b.n	800062a <I2C_GenerateSTOP+0xe>
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	ffffbfff 	.word	0xffffbfff

0800063c <I2C_10BitAddressHeaderCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800063c:	2900      	cmp	r1, #0
 800063e:	d005      	beq.n	800064c <I2C_10BitAddressHeaderCmd+0x10>
  {
    /* Enable 10-bit header only mode */
    I2Cx->CR2 |= I2C_CR2_HEAD10R;
 8000640:	2380      	movs	r3, #128	@ 0x80
 8000642:	6842      	ldr	r2, [r0, #4]
 8000644:	015b      	lsls	r3, r3, #5
 8000646:	4313      	orrs	r3, r2
 8000648:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable 10-bit header only mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R);
  }
}    
 800064a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R);
 800064c:	6843      	ldr	r3, [r0, #4]
 800064e:	4a02      	ldr	r2, [pc, #8]	@ (8000658 <I2C_10BitAddressHeaderCmd+0x1c>)
 8000650:	4013      	ands	r3, r2
 8000652:	6043      	str	r3, [r0, #4]
}    
 8000654:	e7f9      	b.n	800064a <I2C_10BitAddressHeaderCmd+0xe>
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	ffffefff 	.word	0xffffefff

0800065c <I2C_AcknowledgeConfig>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800065c:	2900      	cmp	r1, #0
 800065e:	d004      	beq.n	800066a <I2C_AcknowledgeConfig+0xe>
  {
    /* Enable ACK generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_NACK);    
 8000660:	6843      	ldr	r3, [r0, #4]
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <I2C_AcknowledgeConfig+0x1c>)
 8000664:	4013      	ands	r3, r2
 8000666:	6043      	str	r3, [r0, #4]
  else
  {
    /* Enable NACK generation */
    I2Cx->CR2 |= I2C_CR2_NACK;
  }
}
 8000668:	4770      	bx	lr
    I2Cx->CR2 |= I2C_CR2_NACK;
 800066a:	2380      	movs	r3, #128	@ 0x80
 800066c:	6842      	ldr	r2, [r0, #4]
 800066e:	021b      	lsls	r3, r3, #8
 8000670:	4313      	orrs	r3, r2
 8000672:	6043      	str	r3, [r0, #4]
}
 8000674:	e7f8      	b.n	8000668 <I2C_AcknowledgeConfig+0xc>
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	ffff7fff 	.word	0xffff7fff

0800067c <I2C_GetAddressMatched>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  return (uint8_t)(((uint32_t)I2Cx->ISR & I2C_ISR_ADDCODE) >> 16) ;
 800067c:	23fe      	movs	r3, #254	@ 0xfe
 800067e:	6980      	ldr	r0, [r0, #24]
 8000680:	0c00      	lsrs	r0, r0, #16
 8000682:	4018      	ands	r0, r3
}
 8000684:	4770      	bx	lr
 8000686:	46c0      	nop			@ (mov r8, r8)

08000688 <I2C_GetTransferDirection>:
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  tmpreg = (uint32_t)(I2Cx->ISR & I2C_ISR_DIR);
 8000688:	6980      	ldr	r0, [r0, #24]
  
  /* If write transfer is requested */
  if (tmpreg == 0)
 800068a:	03c0      	lsls	r0, r0, #15
 800068c:	0fc0      	lsrs	r0, r0, #31
  else
  {
    /* Read transfer is requested */
    direction = I2C_Direction_Receiver;
  }  
  return direction;
 800068e:	0280      	lsls	r0, r0, #10
}
 8000690:	4770      	bx	lr
 8000692:	46c0      	nop			@ (mov r8, r8)

08000694 <I2C_TransferHandling>:
  *            @arg I2C_Generate_Start_Read: Generate Restart for read request.
  *            @arg I2C_Generate_Start_Write: Generate Restart for write request.
  * @retval None
  */
void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)
{
 8000694:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_SLAVE_ADDRESS(Address));  
  assert_param(IS_RELOAD_END_MODE(ReloadEndMode));
  assert_param(IS_START_STOP_MODE(StartStopMode));
    
  /* Get the CR2 register value */
  tmpreg = I2Cx->CR2;
 8000696:	6844      	ldr	r4, [r0, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000698:	4d05      	ldr	r5, [pc, #20]	@ (80006b0 <I2C_TransferHandling+0x1c>)
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \
 800069a:	0412      	lsls	r2, r2, #16
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800069c:	402c      	ands	r4, r5
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \
 800069e:	9d03      	ldr	r5, [sp, #12]
 80006a0:	0589      	lsls	r1, r1, #22
 80006a2:	432b      	orrs	r3, r5
 80006a4:	431a      	orrs	r2, r3
 80006a6:	0d89      	lsrs	r1, r1, #22
 80006a8:	430a      	orrs	r2, r1
 80006aa:	4322      	orrs	r2, r4
            (uint32_t)ReloadEndMode | (uint32_t)StartStopMode);
  
  /* update CR2 register */
  I2Cx->CR2 = tmpreg;  
 80006ac:	6042      	str	r2, [r0, #4]
}
 80006ae:	bd30      	pop	{r4, r5, pc}
 80006b0:	fc009800 	.word	0xfc009800

080006b4 <I2C_SMBusAlertCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006b4:	2900      	cmp	r1, #0
 80006b6:	d005      	beq.n	80006c4 <I2C_SMBusAlertCmd+0x10>
  {
    /* Enable SMBus alert */
    I2Cx->CR1 |= I2C_CR1_ALERTEN;   
 80006b8:	2380      	movs	r3, #128	@ 0x80
 80006ba:	6802      	ldr	r2, [r0, #0]
 80006bc:	03db      	lsls	r3, r3, #15
 80006be:	4313      	orrs	r3, r2
 80006c0:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable SMBus alert */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); 
  }
}
 80006c2:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); 
 80006c4:	6803      	ldr	r3, [r0, #0]
 80006c6:	4a02      	ldr	r2, [pc, #8]	@ (80006d0 <I2C_SMBusAlertCmd+0x1c>)
 80006c8:	4013      	ands	r3, r2
 80006ca:	6003      	str	r3, [r0, #0]
}
 80006cc:	e7f9      	b.n	80006c2 <I2C_SMBusAlertCmd+0xe>
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	ffbfffff 	.word	0xffbfffff

080006d4 <I2C_ClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006d4:	2900      	cmp	r1, #0
 80006d6:	d005      	beq.n	80006e4 <I2C_ClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIMOUTEN;   
 80006d8:	2380      	movs	r3, #128	@ 0x80
 80006da:	6942      	ldr	r2, [r0, #20]
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	4313      	orrs	r3, r2
 80006e0:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); 
  }
}
 80006e2:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); 
 80006e4:	6943      	ldr	r3, [r0, #20]
 80006e6:	4a02      	ldr	r2, [pc, #8]	@ (80006f0 <I2C_ClockTimeoutCmd+0x1c>)
 80006e8:	4013      	ands	r3, r2
 80006ea:	6143      	str	r3, [r0, #20]
}
 80006ec:	e7f9      	b.n	80006e2 <I2C_ClockTimeoutCmd+0xe>
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	ffff7fff 	.word	0xffff7fff

080006f4 <I2C_ExtendedClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006f4:	2900      	cmp	r1, #0
 80006f6:	d005      	beq.n	8000704 <I2C_ExtendedClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TEXTEN;   
 80006f8:	2380      	movs	r3, #128	@ 0x80
 80006fa:	6942      	ldr	r2, [r0, #20]
 80006fc:	061b      	lsls	r3, r3, #24
 80006fe:	4313      	orrs	r3, r2
 8000700:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); 
  }
}
 8000702:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); 
 8000704:	6943      	ldr	r3, [r0, #20]
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	085b      	lsrs	r3, r3, #1
 800070a:	6143      	str	r3, [r0, #20]
}
 800070c:	e7f9      	b.n	8000702 <I2C_ExtendedClockTimeoutCmd+0xe>
 800070e:	46c0      	nop			@ (mov r8, r8)

08000710 <I2C_IdleClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000710:	2900      	cmp	r1, #0
 8000712:	d005      	beq.n	8000720 <I2C_IdleClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIDLE;   
 8000714:	2380      	movs	r3, #128	@ 0x80
 8000716:	6942      	ldr	r2, [r0, #20]
 8000718:	015b      	lsls	r3, r3, #5
 800071a:	4313      	orrs	r3, r2
 800071c:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); 
  }
}
 800071e:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); 
 8000720:	6943      	ldr	r3, [r0, #20]
 8000722:	4a02      	ldr	r2, [pc, #8]	@ (800072c <I2C_IdleClockTimeoutCmd+0x1c>)
 8000724:	4013      	ands	r3, r2
 8000726:	6143      	str	r3, [r0, #20]
}
 8000728:	e7f9      	b.n	800071e <I2C_IdleClockTimeoutCmd+0xe>
 800072a:	46c0      	nop			@ (mov r8, r8)
 800072c:	ffffefff 	.word	0xffffefff

08000730 <I2C_TimeoutAConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_I2C_TIMEOUT(Timeout));
    
  /* Get the old register value */
  tmpreg = I2Cx->TIMEOUTR;
 8000730:	6943      	ldr	r3, [r0, #20]

  /* Reset I2Cx TIMEOUTA bit [11:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA);

  /* Set I2Cx TIMEOUTA */
  tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ;
 8000732:	0509      	lsls	r1, r1, #20
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA);
 8000734:	0b1b      	lsrs	r3, r3, #12
 8000736:	031b      	lsls	r3, r3, #12
  tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ;
 8000738:	0d09      	lsrs	r1, r1, #20
 800073a:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->TIMEOUTR = tmpreg;
 800073c:	6141      	str	r1, [r0, #20]
}
 800073e:	4770      	bx	lr

08000740 <I2C_TimeoutBConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_I2C_TIMEOUT(Timeout));

  /* Get the old register value */
  tmpreg = I2Cx->TIMEOUTR;
 8000740:	6943      	ldr	r3, [r0, #20]

  /* Reset I2Cx TIMEOUTB bit [11:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB);
 8000742:	4a04      	ldr	r2, [pc, #16]	@ (8000754 <I2C_TimeoutBConfig+0x14>)

  /* Set I2Cx TIMEOUTB */
  tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ;
 8000744:	0409      	lsls	r1, r1, #16
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB);
 8000746:	4013      	ands	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ;
 8000748:	4a03      	ldr	r2, [pc, #12]	@ (8000758 <I2C_TimeoutBConfig+0x18>)
 800074a:	4011      	ands	r1, r2
 800074c:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->TIMEOUTR = tmpreg;
 800074e:	6141      	str	r1, [r0, #20]
}
 8000750:	4770      	bx	lr
 8000752:	46c0      	nop			@ (mov r8, r8)
 8000754:	f000ffff 	.word	0xf000ffff
 8000758:	0fff0000 	.word	0x0fff0000

0800075c <I2C_CalculatePEC>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800075c:	2900      	cmp	r1, #0
 800075e:	d005      	beq.n	800076c <I2C_CalculatePEC+0x10>
  {
    /* Enable PEC calculation */
    I2Cx->CR1 |= I2C_CR1_PECEN;   
 8000760:	2380      	movs	r3, #128	@ 0x80
 8000762:	6802      	ldr	r2, [r0, #0]
 8000764:	041b      	lsls	r3, r3, #16
 8000766:	4313      	orrs	r3, r2
 8000768:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable PEC calculation */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); 
  }
}
 800076a:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); 
 800076c:	6803      	ldr	r3, [r0, #0]
 800076e:	4a02      	ldr	r2, [pc, #8]	@ (8000778 <I2C_CalculatePEC+0x1c>)
 8000770:	4013      	ands	r3, r2
 8000772:	6003      	str	r3, [r0, #0]
}
 8000774:	e7f9      	b.n	800076a <I2C_CalculatePEC+0xe>
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	ff7fffff 	.word	0xff7fffff

0800077c <I2C_PECRequestCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800077c:	2900      	cmp	r1, #0
 800077e:	d005      	beq.n	800078c <I2C_PECRequestCmd+0x10>
  {
    /* Enable PEC transmission/reception request */
    I2Cx->CR1 |= I2C_CR2_PECBYTE;   
 8000780:	2380      	movs	r3, #128	@ 0x80
 8000782:	6802      	ldr	r2, [r0, #0]
 8000784:	04db      	lsls	r3, r3, #19
 8000786:	4313      	orrs	r3, r2
 8000788:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable PEC transmission/reception request */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); 
  }
}
 800078a:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); 
 800078c:	6803      	ldr	r3, [r0, #0]
 800078e:	4a02      	ldr	r2, [pc, #8]	@ (8000798 <I2C_PECRequestCmd+0x1c>)
 8000790:	4013      	ands	r3, r2
 8000792:	6003      	str	r3, [r0, #0]
}
 8000794:	e7f9      	b.n	800078a <I2C_PECRequestCmd+0xe>
 8000796:	46c0      	nop			@ (mov r8, r8)
 8000798:	fbffffff 	.word	0xfbffffff

0800079c <I2C_GetPEC>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  return (uint8_t)((uint32_t)I2Cx->PECR & I2C_PECR_PEC);
 800079c:	6a00      	ldr	r0, [r0, #32]
 800079e:	b2c0      	uxtb	r0, r0
}
 80007a0:	4770      	bx	lr
 80007a2:	46c0      	nop			@ (mov r8, r8)

080007a4 <I2C_ReadRegister>:
  *            @arg I2C_Register_TXDR: TXDR register.
  * @retval The value of the read register.
  */
uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
  __IO uint32_t tmp = 0;
 80007a4:	2300      	movs	r3, #0
{
 80007a6:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80007a8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t)I2Cx;
 80007aa:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 80007ac:	9b01      	ldr	r3, [sp, #4]
 80007ae:	18c9      	adds	r1, r1, r3
 80007b0:	9101      	str	r1, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint32_t *) tmp);
 80007b2:	9b01      	ldr	r3, [sp, #4]
 80007b4:	6818      	ldr	r0, [r3, #0]
}
 80007b6:	b002      	add	sp, #8
 80007b8:	4770      	bx	lr
 80007ba:	46c0      	nop			@ (mov r8, r8)

080007bc <I2C_SendData>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Write in the DR register the data to be sent */
  I2Cx->TXDR = (uint8_t)Data;
 80007bc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80007be:	4770      	bx	lr

080007c0 <I2C_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->RXDR;
 80007c0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80007c2:	b2c0      	uxtb	r0, r0
}  
 80007c4:	4770      	bx	lr
 80007c6:	46c0      	nop			@ (mov r8, r8)

080007c8 <I2C_DMACmd>:
  *            @arg I2C_DMAReq_Rx: Rx DMA transfer request
  * @param  NewState: new state of the selected I2C DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)
 80007c8:	6803      	ldr	r3, [r0, #0]
 80007ca:	2a00      	cmp	r2, #0
 80007cc:	d002      	beq.n	80007d4 <I2C_DMACmd+0xc>
 80007ce:	4319      	orrs	r1, r3
 80007d0:	6001      	str	r1, [r0, #0]
 80007d2:	4770      	bx	lr
 80007d4:	438b      	bics	r3, r1
 80007d6:	6003      	str	r3, [r0, #0]
 80007d8:	e7fb      	b.n	80007d2 <I2C_DMACmd+0xa>
 80007da:	46c0      	nop			@ (mov r8, r8)

080007dc <I2C_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  
  /* Get the ISR register value */
  tmpreg = I2Cx->ISR;
 80007dc:	6983      	ldr	r3, [r0, #24]
  
  /* Get flag status */
  tmpreg &= I2C_FLAG;
 80007de:	4019      	ands	r1, r3
 80007e0:	0008      	movs	r0, r1
  
  if(tmpreg != 0)
 80007e2:	1e43      	subs	r3, r0, #1
 80007e4:	4198      	sbcs	r0, r3
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
  }
  return bitstatus;
 80007e6:	b2c0      	uxtb	r0, r0
} 
 80007e8:	4770      	bx	lr
 80007ea:	46c0      	nop			@ (mov r8, r8)

080007ec <I2C_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));

  /* Clear the selected flag */
  I2Cx->ICR = I2C_FLAG;
 80007ec:	61c1      	str	r1, [r0, #28]
  }
 80007ee:	4770      	bx	lr

080007f0 <I2C_GetITStatus>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  /* If Error interrupt */
  if((I2C_IT & ERROR_IT_MASK) != 0)
 80007f0:	23fc      	movs	r3, #252	@ 0xfc
 80007f2:	019b      	lsls	r3, r3, #6
 80007f4:	4219      	tst	r1, r3
 80007f6:	d00a      	beq.n	800080e <I2C_GetITStatus+0x1e>
  {
    enablestatus = (uint32_t)((I2C_CR1_ERRIE) & (I2Cx->CR1));
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	6802      	ldr	r2, [r0, #0]
 80007fc:	4013      	ands	r3, r2
  {
    enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1));
  }
  
  /* Get the ISR register value */
  tmpreg = I2Cx->ISR;
 80007fe:	6982      	ldr	r2, [r0, #24]
    bitstatus = SET;
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
 8000800:	2000      	movs	r0, #0
  if((tmpreg != RESET) && enablestatus)
 8000802:	420a      	tst	r2, r1
 8000804:	d002      	beq.n	800080c <I2C_GetITStatus+0x1c>
 8000806:	1e5a      	subs	r2, r3, #1
 8000808:	4193      	sbcs	r3, r2
 800080a:	b2d8      	uxtb	r0, r3
  }

  /* Return the I2C_IT status */
  return bitstatus;
}
 800080c:	4770      	bx	lr
  else if((I2C_IT & TC_IT_MASK) != 0)
 800080e:	23c0      	movs	r3, #192	@ 0xc0
 8000810:	420b      	tst	r3, r1
 8000812:	d003      	beq.n	800081c <I2C_GetITStatus+0x2c>
    enablestatus = (uint32_t)((I2C_CR1_TCIE) & (I2Cx->CR1));
 8000814:	6802      	ldr	r2, [r0, #0]
 8000816:	3b80      	subs	r3, #128	@ 0x80
 8000818:	4013      	ands	r3, r2
 800081a:	e7f0      	b.n	80007fe <I2C_GetITStatus+0xe>
    enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1));
 800081c:	6803      	ldr	r3, [r0, #0]
 800081e:	400b      	ands	r3, r1
 8000820:	e7ed      	b.n	80007fe <I2C_GetITStatus+0xe>
 8000822:	46c0      	nop			@ (mov r8, r8)

08000824 <I2C_ClearITPendingBit>:
  *            @arg I2C_IT_PECERR: PEC error in reception
  *            @arg I2C_IT_TIMEOUT: Timeout or Tlow detection flag
  *            @arg I2C_IT_ALERT: SMBus Alert
  * @retval The new state of I2C_IT (SET or RESET).
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 8000824:	61c1      	str	r1, [r0, #28]
 8000826:	4770      	bx	lr

08000828 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000828:	2101      	movs	r1, #1
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <RCC_DeInit+0x48>)

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 800082c:	4811      	ldr	r0, [pc, #68]	@ (8000874 <RCC_DeInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	430a      	orrs	r2, r1
 8000832:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	4002      	ands	r2, r0
 8000838:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	480e      	ldr	r0, [pc, #56]	@ (8000878 <RCC_DeInit+0x50>)
 800083e:	4002      	ands	r2, r0
 8000840:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	480d      	ldr	r0, [pc, #52]	@ (800087c <RCC_DeInit+0x54>)
 8000846:	4002      	ands	r2, r0
 8000848:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 800084a:	685a      	ldr	r2, [r3, #4]
 800084c:	480c      	ldr	r0, [pc, #48]	@ (8000880 <RCC_DeInit+0x58>)
 800084e:	4002      	ands	r2, r0

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000850:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000852:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000856:	4382      	bics	r2, r0
 8000858:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 800085a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800085c:	4809      	ldr	r0, [pc, #36]	@ (8000884 <RCC_DeInit+0x5c>)
 800085e:	4002      	ands	r2, r0
 8000860:	631a      	str	r2, [r3, #48]	@ 0x30
  
  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000862:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000864:	438a      	bics	r2, r1
 8000866:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
}
 800086c:	4770      	bx	lr
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	40021000 	.word	0x40021000
 8000874:	f8ffb80c 	.word	0xf8ffb80c
 8000878:	fef6ffff 	.word	0xfef6ffff
 800087c:	fffbffff 	.word	0xfffbffff
 8000880:	ffc0ffff 	.word	0xffc0ffff
 8000884:	fffffeac 	.word	0xfffffeac

08000888 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 8000888:	2200      	movs	r2, #0
 800088a:	4b02      	ldr	r3, [pc, #8]	@ (8000894 <RCC_HSEConfig+0xc>)
 800088c:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 800088e:	7018      	strb	r0, [r3, #0]

}
 8000890:	4770      	bx	lr
 8000892:	46c0      	nop			@ (mov r8, r8)
 8000894:	40021002 	.word	0x40021002

08000898 <RCC_WaitForHSEStartUp>:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 8000898:	2300      	movs	r3, #0
  }    

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800089a:	2280      	movs	r2, #128	@ 0x80
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 800089c:	20a0      	movs	r0, #160	@ 0xa0
{
 800089e:	b082      	sub	sp, #8
    statusreg = RCC->CR;
 80008a0:	490b      	ldr	r1, [pc, #44]	@ (80008d0 <RCC_WaitForHSEStartUp+0x38>)
  __IO uint32_t StartUpCounter = 0;
 80008a2:	9301      	str	r3, [sp, #4]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008a4:	0292      	lsls	r2, r2, #10
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80008a6:	00c0      	lsls	r0, r0, #3
    statusreg = RCC->CR;
 80008a8:	680b      	ldr	r3, [r1, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008aa:	4213      	tst	r3, r2
 80008ac:	d009      	beq.n	80008c2 <RCC_WaitForHSEStartUp+0x2a>
    StartUpCounter++;  
 80008ae:	9b01      	ldr	r3, [sp, #4]
 80008b0:	3301      	adds	r3, #1
 80008b2:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80008b4:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CR;
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <RCC_WaitForHSEStartUp+0x38>)
 80008b8:	6818      	ldr	r0, [r3, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008ba:	0380      	lsls	r0, r0, #14
  return (status);
 80008bc:	0fc0      	lsrs	r0, r0, #31
}
 80008be:	b002      	add	sp, #8
 80008c0:	4770      	bx	lr
    StartUpCounter++;  
 80008c2:	9b01      	ldr	r3, [sp, #4]
 80008c4:	3301      	adds	r3, #1
 80008c6:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80008c8:	9b01      	ldr	r3, [sp, #4]
 80008ca:	4283      	cmp	r3, r0
 80008cc:	d1ec      	bne.n	80008a8 <RCC_WaitForHSEStartUp+0x10>
 80008ce:	e7f2      	b.n	80008b6 <RCC_WaitForHSEStartUp+0x1e>
 80008d0:	40021000 	.word	0x40021000

080008d4 <RCC_AdjustHSICalibrationValue>:
  tmpreg &= ~RCC_CR_HSITRIM;
 80008d4:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR;
 80008d6:	4a03      	ldr	r2, [pc, #12]	@ (80008e4 <RCC_AdjustHSICalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80008d8:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR;
 80008da:	6813      	ldr	r3, [r2, #0]
  tmpreg &= ~RCC_CR_HSITRIM;
 80008dc:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80008de:	4318      	orrs	r0, r3
  RCC->CR = tmpreg;
 80008e0:	6010      	str	r0, [r2, #0]
}
 80008e2:	4770      	bx	lr
 80008e4:	40021000 	.word	0x40021000

080008e8 <RCC_HSICmd>:
    RCC->CR |= RCC_CR_HSION;
 80008e8:	4a05      	ldr	r2, [pc, #20]	@ (8000900 <RCC_HSICmd+0x18>)
 80008ea:	2101      	movs	r1, #1
 80008ec:	6813      	ldr	r3, [r2, #0]
  if (NewState != DISABLE)
 80008ee:	2800      	cmp	r0, #0
 80008f0:	d002      	beq.n	80008f8 <RCC_HSICmd+0x10>
    RCC->CR |= RCC_CR_HSION;
 80008f2:	430b      	orrs	r3, r1
 80008f4:	6013      	str	r3, [r2, #0]
}
 80008f6:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_HSION;
 80008f8:	438b      	bics	r3, r1
 80008fa:	6013      	str	r3, [r2, #0]
}
 80008fc:	e7fb      	b.n	80008f6 <RCC_HSICmd+0xe>
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	40021000 	.word	0x40021000

08000904 <RCC_AdjustHSI14CalibrationValue>:
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 8000904:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR2;
 8000906:	4a03      	ldr	r2, [pc, #12]	@ (8000914 <RCC_AdjustHSI14CalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 8000908:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR2;
 800090a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 800090c:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 800090e:	4318      	orrs	r0, r3
  RCC->CR2 = tmpreg;
 8000910:	6350      	str	r0, [r2, #52]	@ 0x34
}
 8000912:	4770      	bx	lr
 8000914:	40021000 	.word	0x40021000

08000918 <RCC_HSI14Cmd>:
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000918:	4a05      	ldr	r2, [pc, #20]	@ (8000930 <RCC_HSI14Cmd+0x18>)
 800091a:	2101      	movs	r1, #1
 800091c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 800091e:	2800      	cmp	r0, #0
 8000920:	d002      	beq.n	8000928 <RCC_HSI14Cmd+0x10>
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000922:	430b      	orrs	r3, r1
 8000924:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000926:	4770      	bx	lr
    RCC->CR2 &= ~RCC_CR2_HSI14ON;
 8000928:	438b      	bics	r3, r1
 800092a:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800092c:	e7fb      	b.n	8000926 <RCC_HSI14Cmd+0xe>
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	40021000 	.word	0x40021000

08000934 <RCC_HSI14ADCRequestCmd>:
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 8000934:	4a05      	ldr	r2, [pc, #20]	@ (800094c <RCC_HSI14ADCRequestCmd+0x18>)
 8000936:	2104      	movs	r1, #4
 8000938:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 800093a:	2800      	cmp	r0, #0
 800093c:	d002      	beq.n	8000944 <RCC_HSI14ADCRequestCmd+0x10>
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 800093e:	438b      	bics	r3, r1
 8000940:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000942:	4770      	bx	lr
    RCC->CR2 |= RCC_CR2_HSI14DIS;
 8000944:	430b      	orrs	r3, r1
 8000946:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000948:	e7fb      	b.n	8000942 <RCC_HSI14ADCRequestCmd+0xe>
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	40021000 	.word	0x40021000

08000950 <RCC_LSEConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEON);
 8000950:	2101      	movs	r1, #1
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <RCC_LSEConfig+0x1c>)
 8000954:	6a1a      	ldr	r2, [r3, #32]
 8000956:	438a      	bics	r2, r1
 8000958:	621a      	str	r2, [r3, #32]
  RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 800095a:	6a1a      	ldr	r2, [r3, #32]
 800095c:	3103      	adds	r1, #3
 800095e:	438a      	bics	r2, r1
 8000960:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSE;
 8000962:	6a1a      	ldr	r2, [r3, #32]
 8000964:	4302      	orrs	r2, r0
 8000966:	621a      	str	r2, [r3, #32]
}
 8000968:	4770      	bx	lr
 800096a:	46c0      	nop			@ (mov r8, r8)
 800096c:	40021000 	.word	0x40021000

08000970 <RCC_LSEDriveConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 8000970:	2118      	movs	r1, #24
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <RCC_LSEDriveConfig+0x14>)
 8000974:	6a1a      	ldr	r2, [r3, #32]
 8000976:	438a      	bics	r2, r1
 8000978:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSEDrive;
 800097a:	6a1a      	ldr	r2, [r3, #32]
 800097c:	4302      	orrs	r2, r0
 800097e:	621a      	str	r2, [r3, #32]
}
 8000980:	4770      	bx	lr
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	40021000 	.word	0x40021000

08000988 <RCC_LSICmd>:
    RCC->CSR |= RCC_CSR_LSION;
 8000988:	4a05      	ldr	r2, [pc, #20]	@ (80009a0 <RCC_LSICmd+0x18>)
 800098a:	2101      	movs	r1, #1
 800098c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  if (NewState != DISABLE)
 800098e:	2800      	cmp	r0, #0
 8000990:	d002      	beq.n	8000998 <RCC_LSICmd+0x10>
    RCC->CSR |= RCC_CSR_LSION;
 8000992:	430b      	orrs	r3, r1
 8000994:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000996:	4770      	bx	lr
    RCC->CSR &= ~RCC_CSR_LSION;
 8000998:	438b      	bics	r3, r1
 800099a:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800099c:	e7fb      	b.n	8000996 <RCC_LSICmd+0xe>
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	40021000 	.word	0x40021000

080009a4 <RCC_PLLConfig>:
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 80009a4:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <RCC_PLLConfig+0x18>)
{
 80009a6:	b510      	push	{r4, lr}
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 80009a8:	6853      	ldr	r3, [r2, #4]
 80009aa:	4c05      	ldr	r4, [pc, #20]	@ (80009c0 <RCC_PLLConfig+0x1c>)
 80009ac:	4023      	ands	r3, r4
 80009ae:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 80009b0:	6853      	ldr	r3, [r2, #4]
 80009b2:	430b      	orrs	r3, r1
 80009b4:	4303      	orrs	r3, r0
 80009b6:	6053      	str	r3, [r2, #4]
}
 80009b8:	bd10      	pop	{r4, pc}
 80009ba:	46c0      	nop			@ (mov r8, r8)
 80009bc:	40021000 	.word	0x40021000
 80009c0:	ffc2ffff 	.word	0xffc2ffff

080009c4 <RCC_PLLCmd>:
    RCC->CR |= RCC_CR_PLLON;
 80009c4:	4a06      	ldr	r2, [pc, #24]	@ (80009e0 <RCC_PLLCmd+0x1c>)
  if (NewState != DISABLE)
 80009c6:	2800      	cmp	r0, #0
 80009c8:	d005      	beq.n	80009d6 <RCC_PLLCmd+0x12>
    RCC->CR |= RCC_CR_PLLON;
 80009ca:	2380      	movs	r3, #128	@ 0x80
 80009cc:	6811      	ldr	r1, [r2, #0]
 80009ce:	045b      	lsls	r3, r3, #17
 80009d0:	430b      	orrs	r3, r1
 80009d2:	6013      	str	r3, [r2, #0]
}
 80009d4:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_PLLON;
 80009d6:	6813      	ldr	r3, [r2, #0]
 80009d8:	4902      	ldr	r1, [pc, #8]	@ (80009e4 <RCC_PLLCmd+0x20>)
 80009da:	400b      	ands	r3, r1
 80009dc:	6013      	str	r3, [r2, #0]
}
 80009de:	e7f9      	b.n	80009d4 <RCC_PLLCmd+0x10>
 80009e0:	40021000 	.word	0x40021000
 80009e4:	feffffff 	.word	0xfeffffff

080009e8 <RCC_PREDIV1Config>:
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 80009e8:	210f      	movs	r1, #15
  tmpreg = RCC->CFGR2;
 80009ea:	4a03      	ldr	r2, [pc, #12]	@ (80009f8 <RCC_PREDIV1Config+0x10>)
 80009ec:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 80009ee:	438b      	bics	r3, r1
  tmpreg |= RCC_PREDIV1_Div;
 80009f0:	4303      	orrs	r3, r0
  RCC->CFGR2 = tmpreg;
 80009f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80009f4:	4770      	bx	lr
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	40021000 	.word	0x40021000

080009fc <RCC_ClockSecuritySystemCmd>:
    RCC->CR |= RCC_CR_CSSON;
 80009fc:	4a06      	ldr	r2, [pc, #24]	@ (8000a18 <RCC_ClockSecuritySystemCmd+0x1c>)
  if (NewState != DISABLE)
 80009fe:	2800      	cmp	r0, #0
 8000a00:	d005      	beq.n	8000a0e <RCC_ClockSecuritySystemCmd+0x12>
    RCC->CR |= RCC_CR_CSSON;
 8000a02:	2380      	movs	r3, #128	@ 0x80
 8000a04:	6811      	ldr	r1, [r2, #0]
 8000a06:	031b      	lsls	r3, r3, #12
 8000a08:	430b      	orrs	r3, r1
 8000a0a:	6013      	str	r3, [r2, #0]
}
 8000a0c:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_CSSON;
 8000a0e:	6813      	ldr	r3, [r2, #0]
 8000a10:	4902      	ldr	r1, [pc, #8]	@ (8000a1c <RCC_ClockSecuritySystemCmd+0x20>)
 8000a12:	400b      	ands	r3, r1
 8000a14:	6013      	str	r3, [r2, #0]
}
 8000a16:	e7f9      	b.n	8000a0c <RCC_ClockSecuritySystemCmd+0x10>
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	fff7ffff 	.word	0xfff7ffff

08000a20 <RCC_MCOConfig>:
  *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource;
 8000a20:	4b01      	ldr	r3, [pc, #4]	@ (8000a28 <RCC_MCOConfig+0x8>)
 8000a22:	7018      	strb	r0, [r3, #0]
}
 8000a24:	4770      	bx	lr
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	40021007 	.word	0x40021007

08000a2c <RCC_SYSCLKConfig>:
  tmpreg &= ~RCC_CFGR_SW;
 8000a2c:	2103      	movs	r1, #3
  tmpreg = RCC->CFGR;
 8000a2e:	4a03      	ldr	r2, [pc, #12]	@ (8000a3c <RCC_SYSCLKConfig+0x10>)
 8000a30:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_SW;
 8000a32:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLKSource;
 8000a34:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000a36:	6053      	str	r3, [r2, #4]
}
 8000a38:	4770      	bx	lr
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	40021000 	.word	0x40021000

08000a40 <RCC_GetSYSCLKSource>:
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000a40:	200c      	movs	r0, #12
 8000a42:	4b02      	ldr	r3, [pc, #8]	@ (8000a4c <RCC_GetSYSCLKSource+0xc>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	4018      	ands	r0, r3
}
 8000a48:	4770      	bx	lr
 8000a4a:	46c0      	nop			@ (mov r8, r8)
 8000a4c:	40021000 	.word	0x40021000

08000a50 <RCC_HCLKConfig>:
  tmpreg &= ~RCC_CFGR_HPRE;
 8000a50:	21f0      	movs	r1, #240	@ 0xf0
  tmpreg = RCC->CFGR;
 8000a52:	4a03      	ldr	r2, [pc, #12]	@ (8000a60 <RCC_HCLKConfig+0x10>)
 8000a54:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_HPRE;
 8000a56:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLK;
 8000a58:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000a5a:	6053      	str	r3, [r2, #4]
}
 8000a5c:	4770      	bx	lr
 8000a5e:	46c0      	nop			@ (mov r8, r8)
 8000a60:	40021000 	.word	0x40021000

08000a64 <RCC_PCLKConfig>:
  tmpreg = RCC->CFGR;
 8000a64:	4a03      	ldr	r2, [pc, #12]	@ (8000a74 <RCC_PCLKConfig+0x10>)
  tmpreg &= ~RCC_CFGR_PPRE;
 8000a66:	4904      	ldr	r1, [pc, #16]	@ (8000a78 <RCC_PCLKConfig+0x14>)
  tmpreg = RCC->CFGR;
 8000a68:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_PPRE;
 8000a6a:	400b      	ands	r3, r1
  tmpreg |= RCC_HCLK;
 8000a6c:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000a6e:	6053      	str	r3, [r2, #4]
}
 8000a70:	4770      	bx	lr
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	40021000 	.word	0x40021000
 8000a78:	fffff8ff 	.word	0xfffff8ff

08000a7c <RCC_ADCCLKConfig>:
  RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 8000a7c:	4b09      	ldr	r3, [pc, #36]	@ (8000aa4 <RCC_ADCCLKConfig+0x28>)
 8000a7e:	490a      	ldr	r1, [pc, #40]	@ (8000aa8 <RCC_ADCCLKConfig+0x2c>)
 8000a80:	685a      	ldr	r2, [r3, #4]
 8000a82:	400a      	ands	r2, r1
 8000a84:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= RCC_ADCCLK & 0xFFFF;
 8000a86:	6859      	ldr	r1, [r3, #4]
 8000a88:	0402      	lsls	r2, r0, #16
 8000a8a:	0c12      	lsrs	r2, r2, #16
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	605a      	str	r2, [r3, #4]
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000a90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a92:	4906      	ldr	r1, [pc, #24]	@ (8000aac <RCC_ADCCLKConfig+0x30>)
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000a94:	0c00      	lsrs	r0, r0, #16
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000a96:	400a      	ands	r2, r1
 8000a98:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000a9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a9c:	4310      	orrs	r0, r2
 8000a9e:	6318      	str	r0, [r3, #48]	@ 0x30
}
 8000aa0:	4770      	bx	lr
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	ffffbfff 	.word	0xffffbfff
 8000aac:	fffffeff 	.word	0xfffffeff

08000ab0 <RCC_CECCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_CECSW;
 8000ab0:	2140      	movs	r1, #64	@ 0x40
 8000ab2:	4b04      	ldr	r3, [pc, #16]	@ (8000ac4 <RCC_CECCLKConfig+0x14>)
 8000ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ab6:	438a      	bics	r2, r1
 8000ab8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_CECCLK;
 8000aba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000abc:	4302      	orrs	r2, r0
 8000abe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000ac0:	4770      	bx	lr
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <RCC_I2CCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 8000ac8:	2110      	movs	r1, #16
 8000aca:	4b04      	ldr	r3, [pc, #16]	@ (8000adc <RCC_I2CCLKConfig+0x14>)
 8000acc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ace:	438a      	bics	r2, r1
 8000ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_I2CCLK;
 8000ad2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ad4:	4302      	orrs	r2, r0
 8000ad6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000ad8:	4770      	bx	lr
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	40021000 	.word	0x40021000

08000ae0 <RCC_USARTCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8000ae0:	2103      	movs	r1, #3
 8000ae2:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <RCC_USARTCLKConfig+0x14>)
 8000ae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ae6:	438a      	bics	r2, r1
 8000ae8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_USARTCLK;
 8000aea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aec:	4302      	orrs	r2, r0
 8000aee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000af0:	4770      	bx	lr
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	40021000 	.word	0x40021000

08000af8 <RCC_GetClocksFreq>:
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000af8:	230c      	movs	r3, #12
 8000afa:	4a34      	ldr	r2, [pc, #208]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
{
 8000afc:	b570      	push	{r4, r5, r6, lr}
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000afe:	6851      	ldr	r1, [r2, #4]
{
 8000b00:	0004      	movs	r4, r0
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b02:	400b      	ands	r3, r1
  switch (tmp)
 8000b04:	2b08      	cmp	r3, #8
 8000b06:	d042      	beq.n	8000b8e <RCC_GetClocksFreq+0x96>
 8000b08:	4831      	ldr	r0, [pc, #196]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b0a:	0002      	movs	r2, r0
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b0c:	492f      	ldr	r1, [pc, #188]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b0e:	6020      	str	r0, [r4, #0]
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b10:	684b      	ldr	r3, [r1, #4]
  presc = APBAHBPrescTable[tmp]; 
 8000b12:	4d30      	ldr	r5, [pc, #192]	@ (8000bd4 <RCC_GetClocksFreq+0xdc>)
  tmp = tmp >> 4;
 8000b14:	061b      	lsls	r3, r3, #24
 8000b16:	0f1b      	lsrs	r3, r3, #28
  presc = APBAHBPrescTable[tmp]; 
 8000b18:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b1a:	40da      	lsrs	r2, r3
 8000b1c:	6062      	str	r2, [r4, #4]
  tmp = RCC->CFGR & RCC_CFGR_PPRE;
 8000b1e:	684b      	ldr	r3, [r1, #4]
  tmp = tmp >> 8;
 8000b20:	055b      	lsls	r3, r3, #21
 8000b22:	0f5b      	lsrs	r3, r3, #29
  presc = APBAHBPrescTable[tmp];
 8000b24:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000b26:	40da      	lsrs	r2, r3
 8000b28:	60a2      	str	r2, [r4, #8]
  if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 8000b2a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000b2c:	05db      	lsls	r3, r3, #23
 8000b2e:	d51b      	bpl.n	8000b68 <RCC_GetClocksFreq+0x70>
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8000b30:	6849      	ldr	r1, [r1, #4]
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 8000b32:	0893      	lsrs	r3, r2, #2
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8000b34:	0449      	lsls	r1, r1, #17
 8000b36:	d528      	bpl.n	8000b8a <RCC_GetClocksFreq+0x92>
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8000b38:	2511      	movs	r5, #17
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8000b3a:	4924      	ldr	r1, [pc, #144]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
    RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 8000b3c:	60e3      	str	r3, [r4, #12]
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8000b3e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000b40:	065b      	lsls	r3, r3, #25
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8000b42:	17db      	asrs	r3, r3, #31
 8000b44:	43ab      	bics	r3, r5
 8000b46:	4d24      	ldr	r5, [pc, #144]	@ (8000bd8 <RCC_GetClocksFreq+0xe0>)
 8000b48:	46ac      	mov	ip, r5
 8000b4a:	4463      	add	r3, ip
 8000b4c:	6123      	str	r3, [r4, #16]
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000b4e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000b50:	0001      	movs	r1, r0
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000b52:	06db      	lsls	r3, r3, #27
 8000b54:	d400      	bmi.n	8000b58 <RCC_GetClocksFreq+0x60>
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000b56:	491e      	ldr	r1, [pc, #120]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8000b58:	2303      	movs	r3, #3
 8000b5a:	6161      	str	r1, [r4, #20]
 8000b5c:	491b      	ldr	r1, [pc, #108]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
 8000b5e:	6b0d      	ldr	r5, [r1, #48]	@ 0x30
 8000b60:	422b      	tst	r3, r5
 8000b62:	d103      	bne.n	8000b6c <RCC_GetClocksFreq+0x74>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8000b64:	61a2      	str	r2, [r4, #24]
}
 8000b66:	bd70      	pop	{r4, r5, r6, pc}
 8000b68:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <RCC_GetClocksFreq+0xe4>)
 8000b6a:	e7e5      	b.n	8000b38 <RCC_GetClocksFreq+0x40>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000b6c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000b6e:	401a      	ands	r2, r3
 8000b70:	2a01      	cmp	r2, #1
 8000b72:	d01c      	beq.n	8000bae <RCC_GetClocksFreq+0xb6>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000b74:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000b76:	401a      	ands	r2, r3
 8000b78:	2a02      	cmp	r2, #2
 8000b7a:	d022      	beq.n	8000bc2 <RCC_GetClocksFreq+0xca>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000b7c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000b7e:	4013      	ands	r3, r2
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	d1f0      	bne.n	8000b66 <RCC_GetClocksFreq+0x6e>
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000b84:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
 8000b86:	61a3      	str	r3, [r4, #24]
}
 8000b88:	e7ed      	b.n	8000b66 <RCC_GetClocksFreq+0x6e>
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 8000b8a:	0853      	lsrs	r3, r2, #1
 8000b8c:	e7d4      	b.n	8000b38 <RCC_GetClocksFreq+0x40>
      pllmull = ( pllmull >> 18) + 2;
 8000b8e:	210f      	movs	r1, #15
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000b90:	6850      	ldr	r0, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000b92:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000b94:	0c80      	lsrs	r0, r0, #18
 8000b96:	4008      	ands	r0, r1
 8000b98:	1c85      	adds	r5, r0, #2
      if (pllsource == 0x00)
 8000b9a:	03db      	lsls	r3, r3, #15
 8000b9c:	d409      	bmi.n	8000bb2 <RCC_GetClocksFreq+0xba>
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000b9e:	016a      	lsls	r2, r5, #5
 8000ba0:	1b52      	subs	r2, r2, r5
 8000ba2:	0193      	lsls	r3, r2, #6
 8000ba4:	1a9b      	subs	r3, r3, r2
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	195b      	adds	r3, r3, r5
 8000baa:	0218      	lsls	r0, r3, #8
 8000bac:	e7ad      	b.n	8000b0a <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000bae:	61a0      	str	r0, [r4, #24]
 8000bb0:	e7d9      	b.n	8000b66 <RCC_GetClocksFreq+0x6e>
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000bb2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000bb4:	4806      	ldr	r0, [pc, #24]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000bb6:	4019      	ands	r1, r3
 8000bb8:	3101      	adds	r1, #1
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000bba:	f000 f8c5 	bl	8000d48 <__udivsi3>
 8000bbe:	4368      	muls	r0, r5
 8000bc0:	e7a3      	b.n	8000b0a <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000bc2:	2380      	movs	r3, #128	@ 0x80
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	61a3      	str	r3, [r4, #24]
 8000bc8:	e7cd      	b.n	8000b66 <RCC_GetClocksFreq+0x6e>
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	007a1200 	.word	0x007a1200
 8000bd4:	0800118c 	.word	0x0800118c
 8000bd8:	00008012 	.word	0x00008012
 8000bdc:	00d59f80 	.word	0x00d59f80

08000be0 <RCC_RTCCLKConfig>:
  RCC->BDCR |= RCC_RTCCLKSource;
 8000be0:	4a02      	ldr	r2, [pc, #8]	@ (8000bec <RCC_RTCCLKConfig+0xc>)
 8000be2:	6a13      	ldr	r3, [r2, #32]
 8000be4:	4303      	orrs	r3, r0
 8000be6:	6213      	str	r3, [r2, #32]
}
 8000be8:	4770      	bx	lr
 8000bea:	46c0      	nop			@ (mov r8, r8)
 8000bec:	40021000 	.word	0x40021000

08000bf0 <RCC_RTCCLKCmd>:
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000bf0:	4a06      	ldr	r2, [pc, #24]	@ (8000c0c <RCC_RTCCLKCmd+0x1c>)
  if (NewState != DISABLE)
 8000bf2:	2800      	cmp	r0, #0
 8000bf4:	d005      	beq.n	8000c02 <RCC_RTCCLKCmd+0x12>
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000bf6:	2380      	movs	r3, #128	@ 0x80
 8000bf8:	6a11      	ldr	r1, [r2, #32]
 8000bfa:	021b      	lsls	r3, r3, #8
 8000bfc:	430b      	orrs	r3, r1
 8000bfe:	6213      	str	r3, [r2, #32]
}
 8000c00:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_RTCEN;
 8000c02:	6a13      	ldr	r3, [r2, #32]
 8000c04:	4902      	ldr	r1, [pc, #8]	@ (8000c10 <RCC_RTCCLKCmd+0x20>)
 8000c06:	400b      	ands	r3, r1
 8000c08:	6213      	str	r3, [r2, #32]
}
 8000c0a:	e7f9      	b.n	8000c00 <RCC_RTCCLKCmd+0x10>
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	ffff7fff 	.word	0xffff7fff

08000c14 <RCC_BackupResetCmd>:
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000c14:	4a06      	ldr	r2, [pc, #24]	@ (8000c30 <RCC_BackupResetCmd+0x1c>)
  if (NewState != DISABLE)
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d005      	beq.n	8000c26 <RCC_BackupResetCmd+0x12>
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000c1a:	2380      	movs	r3, #128	@ 0x80
 8000c1c:	6a11      	ldr	r1, [r2, #32]
 8000c1e:	025b      	lsls	r3, r3, #9
 8000c20:	430b      	orrs	r3, r1
 8000c22:	6213      	str	r3, [r2, #32]
}
 8000c24:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_BDRST;
 8000c26:	6a13      	ldr	r3, [r2, #32]
 8000c28:	4902      	ldr	r1, [pc, #8]	@ (8000c34 <RCC_BackupResetCmd+0x20>)
 8000c2a:	400b      	ands	r3, r1
 8000c2c:	6213      	str	r3, [r2, #32]
}
 8000c2e:	e7f9      	b.n	8000c24 <RCC_BackupResetCmd+0x10>
 8000c30:	40021000 	.word	0x40021000
 8000c34:	fffeffff 	.word	0xfffeffff

08000c38 <RCC_AHBPeriphClockCmd>:
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c38:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <RCC_AHBPeriphClockCmd+0x14>)
 8000c3a:	6953      	ldr	r3, [r2, #20]
  if (NewState != DISABLE)
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	d002      	beq.n	8000c46 <RCC_AHBPeriphClockCmd+0xe>
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c40:	4303      	orrs	r3, r0
 8000c42:	6153      	str	r3, [r2, #20]
}
 8000c44:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c46:	4383      	bics	r3, r0
 8000c48:	6153      	str	r3, [r2, #20]
}
 8000c4a:	e7fb      	b.n	8000c44 <RCC_AHBPeriphClockCmd+0xc>
 8000c4c:	40021000 	.word	0x40021000

08000c50 <RCC_APB2PeriphClockCmd>:
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <RCC_APB2PeriphClockCmd+0x14>)
 8000c52:	6993      	ldr	r3, [r2, #24]
  if (NewState != DISABLE)
 8000c54:	2900      	cmp	r1, #0
 8000c56:	d002      	beq.n	8000c5e <RCC_APB2PeriphClockCmd+0xe>
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c58:	4303      	orrs	r3, r0
 8000c5a:	6193      	str	r3, [r2, #24]
}
 8000c5c:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c5e:	4383      	bics	r3, r0
 8000c60:	6193      	str	r3, [r2, #24]
}
 8000c62:	e7fb      	b.n	8000c5c <RCC_APB2PeriphClockCmd+0xc>
 8000c64:	40021000 	.word	0x40021000

08000c68 <RCC_APB1PeriphClockCmd>:
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <RCC_APB1PeriphClockCmd+0x14>)
 8000c6a:	69d3      	ldr	r3, [r2, #28]
  if (NewState != DISABLE)
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	d002      	beq.n	8000c76 <RCC_APB1PeriphClockCmd+0xe>
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c70:	4303      	orrs	r3, r0
 8000c72:	61d3      	str	r3, [r2, #28]
}
 8000c74:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000c76:	4383      	bics	r3, r0
 8000c78:	61d3      	str	r3, [r2, #28]
}
 8000c7a:	e7fb      	b.n	8000c74 <RCC_APB1PeriphClockCmd+0xc>
 8000c7c:	40021000 	.word	0x40021000

08000c80 <RCC_AHBPeriphResetCmd>:
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000c80:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <RCC_AHBPeriphResetCmd+0x14>)
 8000c82:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  if (NewState != DISABLE)
 8000c84:	2900      	cmp	r1, #0
 8000c86:	d002      	beq.n	8000c8e <RCC_AHBPeriphResetCmd+0xe>
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000c88:	4303      	orrs	r3, r0
 8000c8a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000c8c:	4770      	bx	lr
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
 8000c8e:	4383      	bics	r3, r0
 8000c90:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000c92:	e7fb      	b.n	8000c8c <RCC_AHBPeriphResetCmd+0xc>
 8000c94:	40021000 	.word	0x40021000

08000c98 <RCC_APB2PeriphResetCmd>:
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000c98:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <RCC_APB2PeriphResetCmd+0x14>)
 8000c9a:	68d3      	ldr	r3, [r2, #12]
  if (NewState != DISABLE)
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	d002      	beq.n	8000ca6 <RCC_APB2PeriphResetCmd+0xe>
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000ca0:	4303      	orrs	r3, r0
 8000ca2:	60d3      	str	r3, [r2, #12]
}
 8000ca4:	4770      	bx	lr
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000ca6:	4383      	bics	r3, r0
 8000ca8:	60d3      	str	r3, [r2, #12]
}
 8000caa:	e7fb      	b.n	8000ca4 <RCC_APB2PeriphResetCmd+0xc>
 8000cac:	40021000 	.word	0x40021000

08000cb0 <RCC_APB1PeriphResetCmd>:
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cb0:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <RCC_APB1PeriphResetCmd+0x14>)
 8000cb2:	6913      	ldr	r3, [r2, #16]
  if (NewState != DISABLE)
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	d002      	beq.n	8000cbe <RCC_APB1PeriphResetCmd+0xe>
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cb8:	4303      	orrs	r3, r0
 8000cba:	6113      	str	r3, [r2, #16]
}
 8000cbc:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000cbe:	4383      	bics	r3, r0
 8000cc0:	6113      	str	r3, [r2, #16]
}
 8000cc2:	e7fb      	b.n	8000cbc <RCC_APB1PeriphResetCmd+0xc>
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <RCC_ITConfig>:
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <RCC_ITConfig+0x14>)
 8000cca:	7813      	ldrb	r3, [r2, #0]
  if (NewState != DISABLE)
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	d002      	beq.n	8000cd6 <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000cd0:	4303      	orrs	r3, r0
 8000cd2:	7013      	strb	r3, [r2, #0]
}
 8000cd4:	4770      	bx	lr
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS &= (uint8_t)~RCC_IT;
 8000cd6:	4383      	bics	r3, r0
 8000cd8:	7013      	strb	r3, [r2, #0]
}
 8000cda:	e7fb      	b.n	8000cd4 <RCC_ITConfig+0xc>
 8000cdc:	40021009 	.word	0x40021009

08000ce0 <RCC_GetFlagStatus>:
  tmp = RCC_FLAG >> 5;
 8000ce0:	0943      	lsrs	r3, r0, #5
  if (tmp == 0)               /* The flag to check is in CR register */
 8000ce2:	d107      	bne.n	8000cf4 <RCC_GetFlagStatus+0x14>
    statusreg = RCC->CR;
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
  tmp = RCC_FLAG & FLAG_MASK;
 8000ce8:	231f      	movs	r3, #31
 8000cea:	4003      	ands	r3, r0
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000cec:	40da      	lsrs	r2, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4010      	ands	r0, r2
}
 8000cf2:	4770      	bx	lr
  else if (tmp == 1)          /* The flag to check is in BDCR register */
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d004      	beq.n	8000d02 <RCC_GetFlagStatus+0x22>
  else if (tmp == 2)          /* The flag to check is in CSR register */
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d005      	beq.n	8000d08 <RCC_GetFlagStatus+0x28>
    statusreg = RCC->CR2;
 8000cfc:	4b04      	ldr	r3, [pc, #16]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000cfe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d00:	e7f2      	b.n	8000ce8 <RCC_GetFlagStatus+0x8>
    statusreg = RCC->BDCR;
 8000d02:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000d04:	6a1a      	ldr	r2, [r3, #32]
 8000d06:	e7ef      	b.n	8000ce8 <RCC_GetFlagStatus+0x8>
    statusreg = RCC->CSR;
 8000d08:	4b01      	ldr	r3, [pc, #4]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000d0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d0c:	e7ec      	b.n	8000ce8 <RCC_GetFlagStatus+0x8>
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	40021000 	.word	0x40021000

08000d14 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	4a03      	ldr	r2, [pc, #12]	@ (8000d24 <RCC_ClearFlag+0x10>)
 8000d18:	045b      	lsls	r3, r3, #17
 8000d1a:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8000d1c:	430b      	orrs	r3, r1
 8000d1e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000d20:	4770      	bx	lr
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	40021000 	.word	0x40021000

08000d28 <RCC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000d28:	4b03      	ldr	r3, [pc, #12]	@ (8000d38 <RCC_GetITStatus+0x10>)
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	4003      	ands	r3, r0
 8000d2e:	1e5a      	subs	r2, r3, #1
 8000d30:	4193      	sbcs	r3, r2
  else
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8000d32:	b2d8      	uxtb	r0, r3
}
 8000d34:	4770      	bx	lr
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	40021000 	.word	0x40021000

08000d3c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT;
 8000d3c:	4b01      	ldr	r3, [pc, #4]	@ (8000d44 <RCC_ClearITPendingBit+0x8>)
 8000d3e:	7018      	strb	r0, [r3, #0]
}
 8000d40:	4770      	bx	lr
 8000d42:	46c0      	nop			@ (mov r8, r8)
 8000d44:	4002100a 	.word	0x4002100a

08000d48 <__udivsi3>:
 8000d48:	2200      	movs	r2, #0
 8000d4a:	0843      	lsrs	r3, r0, #1
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d374      	bcc.n	8000e3a <__udivsi3+0xf2>
 8000d50:	0903      	lsrs	r3, r0, #4
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d35f      	bcc.n	8000e16 <__udivsi3+0xce>
 8000d56:	0a03      	lsrs	r3, r0, #8
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d344      	bcc.n	8000de6 <__udivsi3+0x9e>
 8000d5c:	0b03      	lsrs	r3, r0, #12
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d328      	bcc.n	8000db4 <__udivsi3+0x6c>
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d30d      	bcc.n	8000d84 <__udivsi3+0x3c>
 8000d68:	22ff      	movs	r2, #255	@ 0xff
 8000d6a:	0209      	lsls	r1, r1, #8
 8000d6c:	ba12      	rev	r2, r2
 8000d6e:	0c03      	lsrs	r3, r0, #16
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d302      	bcc.n	8000d7a <__udivsi3+0x32>
 8000d74:	1212      	asrs	r2, r2, #8
 8000d76:	0209      	lsls	r1, r1, #8
 8000d78:	d065      	beq.n	8000e46 <__udivsi3+0xfe>
 8000d7a:	0b03      	lsrs	r3, r0, #12
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d319      	bcc.n	8000db4 <__udivsi3+0x6c>
 8000d80:	e000      	b.n	8000d84 <__udivsi3+0x3c>
 8000d82:	0a09      	lsrs	r1, r1, #8
 8000d84:	0bc3      	lsrs	r3, r0, #15
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d301      	bcc.n	8000d8e <__udivsi3+0x46>
 8000d8a:	03cb      	lsls	r3, r1, #15
 8000d8c:	1ac0      	subs	r0, r0, r3
 8000d8e:	4152      	adcs	r2, r2
 8000d90:	0b83      	lsrs	r3, r0, #14
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d301      	bcc.n	8000d9a <__udivsi3+0x52>
 8000d96:	038b      	lsls	r3, r1, #14
 8000d98:	1ac0      	subs	r0, r0, r3
 8000d9a:	4152      	adcs	r2, r2
 8000d9c:	0b43      	lsrs	r3, r0, #13
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d301      	bcc.n	8000da6 <__udivsi3+0x5e>
 8000da2:	034b      	lsls	r3, r1, #13
 8000da4:	1ac0      	subs	r0, r0, r3
 8000da6:	4152      	adcs	r2, r2
 8000da8:	0b03      	lsrs	r3, r0, #12
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d301      	bcc.n	8000db2 <__udivsi3+0x6a>
 8000dae:	030b      	lsls	r3, r1, #12
 8000db0:	1ac0      	subs	r0, r0, r3
 8000db2:	4152      	adcs	r2, r2
 8000db4:	0ac3      	lsrs	r3, r0, #11
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d301      	bcc.n	8000dbe <__udivsi3+0x76>
 8000dba:	02cb      	lsls	r3, r1, #11
 8000dbc:	1ac0      	subs	r0, r0, r3
 8000dbe:	4152      	adcs	r2, r2
 8000dc0:	0a83      	lsrs	r3, r0, #10
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d301      	bcc.n	8000dca <__udivsi3+0x82>
 8000dc6:	028b      	lsls	r3, r1, #10
 8000dc8:	1ac0      	subs	r0, r0, r3
 8000dca:	4152      	adcs	r2, r2
 8000dcc:	0a43      	lsrs	r3, r0, #9
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d301      	bcc.n	8000dd6 <__udivsi3+0x8e>
 8000dd2:	024b      	lsls	r3, r1, #9
 8000dd4:	1ac0      	subs	r0, r0, r3
 8000dd6:	4152      	adcs	r2, r2
 8000dd8:	0a03      	lsrs	r3, r0, #8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d301      	bcc.n	8000de2 <__udivsi3+0x9a>
 8000dde:	020b      	lsls	r3, r1, #8
 8000de0:	1ac0      	subs	r0, r0, r3
 8000de2:	4152      	adcs	r2, r2
 8000de4:	d2cd      	bcs.n	8000d82 <__udivsi3+0x3a>
 8000de6:	09c3      	lsrs	r3, r0, #7
 8000de8:	428b      	cmp	r3, r1
 8000dea:	d301      	bcc.n	8000df0 <__udivsi3+0xa8>
 8000dec:	01cb      	lsls	r3, r1, #7
 8000dee:	1ac0      	subs	r0, r0, r3
 8000df0:	4152      	adcs	r2, r2
 8000df2:	0983      	lsrs	r3, r0, #6
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d301      	bcc.n	8000dfc <__udivsi3+0xb4>
 8000df8:	018b      	lsls	r3, r1, #6
 8000dfa:	1ac0      	subs	r0, r0, r3
 8000dfc:	4152      	adcs	r2, r2
 8000dfe:	0943      	lsrs	r3, r0, #5
 8000e00:	428b      	cmp	r3, r1
 8000e02:	d301      	bcc.n	8000e08 <__udivsi3+0xc0>
 8000e04:	014b      	lsls	r3, r1, #5
 8000e06:	1ac0      	subs	r0, r0, r3
 8000e08:	4152      	adcs	r2, r2
 8000e0a:	0903      	lsrs	r3, r0, #4
 8000e0c:	428b      	cmp	r3, r1
 8000e0e:	d301      	bcc.n	8000e14 <__udivsi3+0xcc>
 8000e10:	010b      	lsls	r3, r1, #4
 8000e12:	1ac0      	subs	r0, r0, r3
 8000e14:	4152      	adcs	r2, r2
 8000e16:	08c3      	lsrs	r3, r0, #3
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d301      	bcc.n	8000e20 <__udivsi3+0xd8>
 8000e1c:	00cb      	lsls	r3, r1, #3
 8000e1e:	1ac0      	subs	r0, r0, r3
 8000e20:	4152      	adcs	r2, r2
 8000e22:	0883      	lsrs	r3, r0, #2
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d301      	bcc.n	8000e2c <__udivsi3+0xe4>
 8000e28:	008b      	lsls	r3, r1, #2
 8000e2a:	1ac0      	subs	r0, r0, r3
 8000e2c:	4152      	adcs	r2, r2
 8000e2e:	0843      	lsrs	r3, r0, #1
 8000e30:	428b      	cmp	r3, r1
 8000e32:	d301      	bcc.n	8000e38 <__udivsi3+0xf0>
 8000e34:	004b      	lsls	r3, r1, #1
 8000e36:	1ac0      	subs	r0, r0, r3
 8000e38:	4152      	adcs	r2, r2
 8000e3a:	1a41      	subs	r1, r0, r1
 8000e3c:	d200      	bcs.n	8000e40 <__udivsi3+0xf8>
 8000e3e:	4601      	mov	r1, r0
 8000e40:	4152      	adcs	r2, r2
 8000e42:	4610      	mov	r0, r2
 8000e44:	4770      	bx	lr
 8000e46:	e7ff      	b.n	8000e48 <__udivsi3+0x100>
 8000e48:	b501      	push	{r0, lr}
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	f000 f806 	bl	8000e5c <__aeabi_idiv0>
 8000e50:	bd02      	pop	{r1, pc}
 8000e52:	46c0      	nop			@ (mov r8, r8)

08000e54 <__aeabi_uidivmod>:
 8000e54:	2900      	cmp	r1, #0
 8000e56:	d0f7      	beq.n	8000e48 <__udivsi3+0x100>
 8000e58:	e776      	b.n	8000d48 <__udivsi3>
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_idiv0>:
 8000e5c:	4770      	bx	lr
 8000e5e:	46c0      	nop			@ (mov r8, r8)

08000e60 <__libc_init_array>:
 8000e60:	b570      	push	{r4, r5, r6, lr}
 8000e62:	4b0d      	ldr	r3, [pc, #52]	@ (8000e98 <__libc_init_array+0x38>)
 8000e64:	4d0d      	ldr	r5, [pc, #52]	@ (8000e9c <__libc_init_array+0x3c>)
 8000e66:	1b5e      	subs	r6, r3, r5
 8000e68:	10b6      	asrs	r6, r6, #2
 8000e6a:	42ab      	cmp	r3, r5
 8000e6c:	d005      	beq.n	8000e7a <__libc_init_array+0x1a>
 8000e6e:	2400      	movs	r4, #0
 8000e70:	cd08      	ldmia	r5!, {r3}
 8000e72:	3401      	adds	r4, #1
 8000e74:	4798      	blx	r3
 8000e76:	42a6      	cmp	r6, r4
 8000e78:	d8fa      	bhi.n	8000e70 <__libc_init_array+0x10>
 8000e7a:	f000 f98f 	bl	800119c <_init>
 8000e7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <__libc_init_array+0x40>)
 8000e80:	4d08      	ldr	r5, [pc, #32]	@ (8000ea4 <__libc_init_array+0x44>)
 8000e82:	1b5e      	subs	r6, r3, r5
 8000e84:	10b6      	asrs	r6, r6, #2
 8000e86:	42ab      	cmp	r3, r5
 8000e88:	d005      	beq.n	8000e96 <__libc_init_array+0x36>
 8000e8a:	2400      	movs	r4, #0
 8000e8c:	cd08      	ldmia	r5!, {r3}
 8000e8e:	3401      	adds	r4, #1
 8000e90:	4798      	blx	r3
 8000e92:	42a6      	cmp	r6, r4
 8000e94:	d8fa      	bhi.n	8000e8c <__libc_init_array+0x2c>
 8000e96:	bd70      	pop	{r4, r5, r6, pc}
	...

08000ea8 <System_Clock_Init>:

/**
 * @brief  Initializes the STM32F030R8 clock
 * @retval None
 */
void System_Clock_Init(){
 8000ea8:	b510      	push	{r4, lr}
  RCC_GetClocksFreq(&RCC_Clocks);
 8000eaa:	4c0c      	ldr	r4, [pc, #48]	@ (8000edc <System_Clock_Init+0x34>)
 8000eac:	0020      	movs	r0, r4
 8000eae:	f7ff fe23 	bl	8000af8 <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8000eb2:	21fa      	movs	r1, #250	@ 0xfa
 8000eb4:	6860      	ldr	r0, [r4, #4]
 8000eb6:	0089      	lsls	r1, r1, #2
 8000eb8:	f7ff ff46 	bl	8000d48 <__udivsi3>
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000ebc:	21c0      	movs	r1, #192	@ 0xc0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000ebe:	4a08      	ldr	r2, [pc, #32]	@ (8000ee0 <System_Clock_Init+0x38>)
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000ec4:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <System_Clock_Init+0x3c>)
 8000ec6:	0609      	lsls	r1, r1, #24
 8000ec8:	6a03      	ldr	r3, [r0, #32]
 8000eca:	021b      	lsls	r3, r3, #8
 8000ecc:	0a1b      	lsrs	r3, r3, #8
 8000ece:	430b      	orrs	r3, r1
 8000ed0:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	3307      	adds	r3, #7
 8000ed8:	6013      	str	r3, [r2, #0]
}
 8000eda:	bd10      	pop	{r4, pc}
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	e000e010 	.word	0xe000e010
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <Delay>:
* @brief  Inserts a delay time.
* @param  nTime: specifies the delay time length, in 1 ms.
* @retval None
*/
void Delay(__IO uint32_t nTime)
{
 8000ee8:	b082      	sub	sp, #8
 8000eea:	9001      	str	r0, [sp, #4]
  TimingDelay = nTime;
 8000eec:	9a01      	ldr	r2, [sp, #4]
 8000eee:	4b03      	ldr	r3, [pc, #12]	@ (8000efc <Delay+0x14>)
 8000ef0:	601a      	str	r2, [r3, #0]

  while(TimingDelay != 0);
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	2a00      	cmp	r2, #0
 8000ef6:	d1fc      	bne.n	8000ef2 <Delay+0xa>
}
 8000ef8:	b002      	add	sp, #8
 8000efa:	4770      	bx	lr
 8000efc:	20000028 	.word	0x20000028

08000f00 <main>:
{
 8000f00:	b510      	push	{r4, lr}
  System_Clock_Init();
 8000f02:	f7ff ffd1 	bl	8000ea8 <System_Clock_Init>
  I2C_Settings_Init();
 8000f06:	f000 f8d7 	bl	80010b8 <I2C_Settings_Init>
  while (I2C1->ISR & I2C_ISR_BUSY);
 8000f0a:	2280      	movs	r2, #128	@ 0x80
 8000f0c:	4b17      	ldr	r3, [pc, #92]	@ (8000f6c <main+0x6c>)
 8000f0e:	0212      	lsls	r2, r2, #8
 8000f10:	6999      	ldr	r1, [r3, #24]
 8000f12:	4211      	tst	r1, r2
 8000f14:	d1fc      	bne.n	8000f10 <main+0x10>
  I2C1->ICR = I2C_ICR_STOPCF;
 8000f16:	2220      	movs	r2, #32
 8000f18:	61da      	str	r2, [r3, #28]
  I2C1->CR2 =
 8000f1a:	4a15      	ldr	r2, [pc, #84]	@ (8000f70 <main+0x70>)
 8000f1c:	605a      	str	r2, [r3, #4]
  while (!(I2C1->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));
 8000f1e:	2212      	movs	r2, #18
 8000f20:	6999      	ldr	r1, [r3, #24]
 8000f22:	4211      	tst	r1, r2
 8000f24:	d0fc      	beq.n	8000f20 <main+0x20>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8000f26:	2210      	movs	r2, #16
 8000f28:	6999      	ldr	r1, [r3, #24]
 8000f2a:	4211      	tst	r1, r2
 8000f2c:	d11b      	bne.n	8000f66 <main+0x66>
  I2C1->TXDR = 0x01;
 8000f2e:	3a0f      	subs	r2, #15
 8000f30:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(I2C1->ISR & I2C_ISR_TC));
 8000f32:	323f      	adds	r2, #63	@ 0x3f
 8000f34:	6999      	ldr	r1, [r3, #24]
 8000f36:	4211      	tst	r1, r2
 8000f38:	d0fc      	beq.n	8000f34 <main+0x34>
  I2C1->CR2 |= I2C_CR2_STOP;
 8000f3a:	2280      	movs	r2, #128	@ 0x80
 8000f3c:	6859      	ldr	r1, [r3, #4]
 8000f3e:	01d2      	lsls	r2, r2, #7
 8000f40:	430a      	orrs	r2, r1
 8000f42:	605a      	str	r2, [r3, #4]
  while (!(I2C1->ISR & I2C_ISR_STOPF));
 8000f44:	2220      	movs	r2, #32
 8000f46:	6999      	ldr	r1, [r3, #24]
 8000f48:	4211      	tst	r1, r2
 8000f4a:	d0fc      	beq.n	8000f46 <main+0x46>
  I2C1->ICR = I2C_ICR_STOPCF;
 8000f4c:	61da      	str	r2, [r3, #28]
    Delay(1000);
 8000f4e:	24fa      	movs	r4, #250	@ 0xfa
  BlinkSpeed = 0;
 8000f50:	2200      	movs	r2, #0
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <main+0x74>)
    Delay(1000);
 8000f54:	00a4      	lsls	r4, r4, #2
  BlinkSpeed = 0;
 8000f56:	701a      	strb	r2, [r3, #0]
    STM_EVAL_LEDToggle(LED2);
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f000 f871 	bl	8001040 <STM_EVAL_LEDToggle>
    Delay(1000);
 8000f5e:	0020      	movs	r0, r4
 8000f60:	f7ff ffc2 	bl	8000ee8 <Delay>
  while (1)
 8000f64:	e7f8      	b.n	8000f58 <main+0x58>
}
 8000f66:	2000      	movs	r0, #0
      I2C1->ICR = I2C_ICR_NACKCF;
 8000f68:	61da      	str	r2, [r3, #28]
}
 8000f6a:	bd10      	pop	{r4, pc}
 8000f6c:	40005400 	.word	0x40005400
 8000f70:	000120d2 	.word	0x000120d2
 8000f74:	20000024 	.word	0x20000024

08000f78 <TimingDelay_Decrement>:
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <TimingDelay_Decrement+0x10>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	2a00      	cmp	r2, #0
 8000f7e:	d002      	beq.n	8000f86 <TimingDelay_Decrement+0xe>
  { 
    TimingDelay--;
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	3a01      	subs	r2, #1
 8000f84:	601a      	str	r2, [r3, #0]
  }
}
 8000f86:	4770      	bx	lr
 8000f88:	20000028 	.word	0x20000028

08000f8c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 8000f8c:	b513      	push	{r0, r1, r4, lr}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f8e:	2001      	movs	r0, #1

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000f90:	240f      	movs	r4, #15
  RCC->CR |= (uint32_t)0x00000001;
 8000f92:	4b24      	ldr	r3, [pc, #144]	@ (8001024 <SystemInit+0x98>)
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8000f94:	4924      	ldr	r1, [pc, #144]	@ (8001028 <SystemInit+0x9c>)
  RCC->CR |= (uint32_t)0x00000001;
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4302      	orrs	r2, r0
 8000f9a:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8000f9c:	685a      	ldr	r2, [r3, #4]
 8000f9e:	400a      	ands	r2, r1
 8000fa0:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4921      	ldr	r1, [pc, #132]	@ (800102c <SystemInit+0xa0>)
 8000fa6:	400a      	ands	r2, r1
 8000fa8:	601a      	str	r2, [r3, #0]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4920      	ldr	r1, [pc, #128]	@ (8001030 <SystemInit+0xa4>)
 8000fae:	400a      	ands	r2, r1
 8000fb0:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	491f      	ldr	r1, [pc, #124]	@ (8001034 <SystemInit+0xa8>)
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fbc:	43a2      	bics	r2, r4
 8000fbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 8000fc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fc2:	4c1d      	ldr	r4, [pc, #116]	@ (8001038 <SystemInit+0xac>)
 8000fc4:	4022      	ands	r2, r4
 8000fc6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000fc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fca:	4382      	bics	r2, r0
 8000fcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000fd2:	9200      	str	r2, [sp, #0]
 8000fd4:	9201      	str	r2, [sp, #4]
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 8000fd6:	4a19      	ldr	r2, [pc, #100]	@ (800103c <SystemInit+0xb0>)
 8000fd8:	3010      	adds	r0, #16
 8000fda:	6010      	str	r0, [r2, #0]
 
  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	605a      	str	r2, [r3, #4]
      
  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 8000fe0:	685a      	ldr	r2, [r3, #4]
 8000fe2:	605a      	str	r2, [r3, #4]

  /* PLL configuration = (HSI/2) * 12 = ~48 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8000fe4:	685a      	ldr	r2, [r3, #4]
 8000fe6:	400a      	ands	r2, r1
 8000fe8:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL12);
 8000fea:	22a0      	movs	r2, #160	@ 0xa0
 8000fec:	6859      	ldr	r1, [r3, #4]
 8000fee:	0392      	lsls	r2, r2, #14
 8000ff0:	430a      	orrs	r2, r1
 8000ff2:	605a      	str	r2, [r3, #4]
            
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000ff4:	2280      	movs	r2, #128	@ 0x80
 8000ff6:	6819      	ldr	r1, [r3, #0]
 8000ff8:	0452      	lsls	r2, r2, #17
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	601a      	str	r2, [r3, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000ffe:	2280      	movs	r2, #128	@ 0x80
 8001000:	0492      	lsls	r2, r2, #18
 8001002:	6819      	ldr	r1, [r3, #0]
 8001004:	4211      	tst	r1, r2
 8001006:	d0fc      	beq.n	8001002 <SystemInit+0x76>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001008:	2103      	movs	r1, #3
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	438a      	bics	r2, r1
 800100e:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001010:	2202      	movs	r2, #2
 8001012:	6859      	ldr	r1, [r3, #4]
 8001014:	430a      	orrs	r2, r1

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001016:	210c      	movs	r1, #12
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001018:	605a      	str	r2, [r3, #4]
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	400a      	ands	r2, r1
 800101e:	2a08      	cmp	r2, #8
 8001020:	d1fb      	bne.n	800101a <SystemInit+0x8e>
}
 8001022:	bd13      	pop	{r0, r1, r4, pc}
 8001024:	40021000 	.word	0x40021000
 8001028:	f8ffb80c 	.word	0xf8ffb80c
 800102c:	fef6ffff 	.word	0xfef6ffff
 8001030:	fffbffff 	.word	0xfffbffff
 8001034:	ffc0ffff 	.word	0xffc0ffff
 8001038:	fffffeac 	.word	0xfffffeac
 800103c:	40022000 	.word	0x40022000

08001040 <STM_EVAL_LEDToggle>:
  *         This parameter must be: LED2
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8001040:	4b03      	ldr	r3, [pc, #12]	@ (8001050 <STM_EVAL_LEDToggle+0x10>)
 8001042:	0080      	lsls	r0, r0, #2
 8001044:	58c2      	ldr	r2, [r0, r3]
 8001046:	2320      	movs	r3, #32
 8001048:	8a91      	ldrh	r1, [r2, #20]
 800104a:	404b      	eors	r3, r1
 800104c:	8293      	strh	r3, [r2, #20]
}
 800104e:	4770      	bx	lr
 8001050:	20000004 	.word	0x20000004

08001054 <STM_EVAL_PBGetState>:
  *   This parameter must be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)
{
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001054:	2180      	movs	r1, #128	@ 0x80
{
 8001056:	b510      	push	{r4, lr}
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001058:	4b03      	ldr	r3, [pc, #12]	@ (8001068 <STM_EVAL_PBGetState+0x14>)
 800105a:	0080      	lsls	r0, r0, #2
 800105c:	58c0      	ldr	r0, [r0, r3]
 800105e:	0189      	lsls	r1, r1, #6
 8001060:	f7ff f966 	bl	8000330 <GPIO_ReadInputDataBit>
}
 8001064:	bd10      	pop	{r4, pc}
 8001066:	46c0      	nop			@ (mov r8, r8)
 8001068:	20000000 	.word	0x20000000

0800106c <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800106c:	4770      	bx	lr

0800106e <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800106e:	e7fe      	b.n	800106e <HardFault_Handler>

08001070 <SVC_Handler>:
/**
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
 8001070:	4770      	bx	lr

08001072 <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 8001072:	4770      	bx	lr

08001074 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001074:	b510      	push	{r4, lr}
  TimingDelay_Decrement();
 8001076:	f7ff ff7f 	bl	8000f78 <TimingDelay_Decrement>
}
 800107a:	bd10      	pop	{r4, pc}

0800107c <EXTI4_15_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI4_15_IRQHandler(void)
{
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 800107c:	2080      	movs	r0, #128	@ 0x80
{
 800107e:	b510      	push	{r4, lr}
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 8001080:	0180      	lsls	r0, r0, #6
 8001082:	f7ff f881 	bl	8000188 <EXTI_GetITStatus>
 8001086:	2801      	cmp	r0, #1
 8001088:	d10e      	bne.n	80010a8 <EXTI4_15_IRQHandler+0x2c>
 800108a:	2000      	movs	r0, #0
 800108c:	f7ff ffe2 	bl	8001054 <STM_EVAL_PBGetState>
 8001090:	2800      	cmp	r0, #0
 8001092:	d009      	beq.n	80010a8 <EXTI4_15_IRQHandler+0x2c>
	{		
  if(BlinkSpeed == 1)
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <EXTI4_15_IRQHandler+0x38>)
 8001096:	7813      	ldrb	r3, [r2, #0]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d106      	bne.n	80010aa <EXTI4_15_IRQHandler+0x2e>
  {
    BlinkSpeed = 0;
 800109c:	2300      	movs	r3, #0
  else
  {
    BlinkSpeed ++;
  }
  /* Clear the EXTI line pending bit */
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 800109e:	2080      	movs	r0, #128	@ 0x80
 80010a0:	0180      	lsls	r0, r0, #6
    BlinkSpeed ++;
 80010a2:	7013      	strb	r3, [r2, #0]
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80010a4:	f7ff f87e 	bl	80001a4 <EXTI_ClearITPendingBit>
  }	
}
 80010a8:	bd10      	pop	{r4, pc}
    BlinkSpeed ++;
 80010aa:	7813      	ldrb	r3, [r2, #0]
 80010ac:	3301      	adds	r3, #1
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	e7f5      	b.n	800109e <EXTI4_15_IRQHandler+0x22>
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	20000024 	.word	0x20000024

080010b8 <I2C_Settings_Init>:
 * @retval None
 */
void I2C_Settings_Init(){

  // Enable peripheral clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 80010b8:	2080      	movs	r0, #128	@ 0x80
void I2C_Settings_Init(){
 80010ba:	b530      	push	{r4, r5, lr}
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 80010bc:	2101      	movs	r1, #1
void I2C_Settings_Init(){
 80010be:	b08b      	sub	sp, #44	@ 0x2c
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 80010c0:	0380      	lsls	r0, r0, #14
 80010c2:	f7ff fdd1 	bl	8000c68 <RCC_APB1PeriphClockCmd>
  //RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);//
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80010c6:	2080      	movs	r0, #128	@ 0x80

  // Use pins PB8 and PB9 for I2C (STM32F030R8T6)
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 80010c8:	4c16      	ldr	r4, [pc, #88]	@ (8001124 <I2C_Settings_Init+0x6c>)
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80010ca:	2101      	movs	r1, #1
 80010cc:	02c0      	lsls	r0, r0, #11
 80010ce:	f7ff fdb3 	bl	8000c38 <RCC_AHBPeriphClockCmd>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 80010d2:	0020      	movs	r0, r4
 80010d4:	2201      	movs	r2, #1
 80010d6:	2108      	movs	r1, #8
 80010d8:	f7ff f94e 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_1);
 80010dc:	2201      	movs	r2, #1
 80010de:	0020      	movs	r0, r4
 80010e0:	2109      	movs	r1, #9
 80010e2:	f7ff f949 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 80010e6:	23c0      	movs	r3, #192	@ 0xc0
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <I2C_Settings_Init+0x70>)
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz; 
  GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ee:	0020      	movs	r0, r4
 80010f0:	a901      	add	r1, sp, #4
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80010f2:	9302      	str	r3, [sp, #8]
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	f7ff f8ae 	bl	8000254 <GPIO_Init>
	
  // I2C configuration
  I2C_InitTypeDef I2C_InitStruct;
  I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 80010f8:	2300      	movs	r3, #0
  I2C_InitStruct.I2C_AnalogFilter = I2C_AnalogFilter_Enable;
  I2C_InitStruct.I2C_DigitalFilter = 0x00;
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
  I2C_Init(I2C1, &I2C_InitStruct);
 80010fa:	4d0c      	ldr	r5, [pc, #48]	@ (800112c <I2C_Settings_Init+0x74>)
  I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 80010fc:	ac03      	add	r4, sp, #12
 80010fe:	9306      	str	r3, [sp, #24]
  I2C_InitStruct.I2C_AnalogFilter = I2C_AnalogFilter_Enable;
 8001100:	9304      	str	r3, [sp, #16]
  I2C_InitStruct.I2C_DigitalFilter = 0x00;
 8001102:	9305      	str	r3, [sp, #20]
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
 8001104:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <I2C_Settings_Init+0x78>)
  I2C_Init(I2C1, &I2C_InitStruct);
 8001106:	0021      	movs	r1, r4
 8001108:	0028      	movs	r0, r5
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
 800110a:	9303      	str	r3, [sp, #12]
  I2C_Init(I2C1, &I2C_InitStruct);
 800110c:	f7ff f962 	bl	80003d4 <I2C_Init>
  I2C_Cmd(I2C1, ENABLE);
 8001110:	2101      	movs	r1, #1
 8001112:	0028      	movs	r0, r5
 8001114:	f7ff f99c 	bl	8000450 <I2C_Cmd>

  ctx.I2C_InitStruct = &I2C_InitStruct;
  ctx.i2c_address = 0x68; // TODO replace this address with the bme280 address or remove if unnecessary
 8001118:	2268      	movs	r2, #104	@ 0x68
  ctx.I2C_InitStruct = &I2C_InitStruct;
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <I2C_Settings_Init+0x7c>)
 800111c:	601c      	str	r4, [r3, #0]
  ctx.i2c_address = 0x68; // TODO replace this address with the bme280 address or remove if unnecessary
 800111e:	809a      	strh	r2, [r3, #4]
}
 8001120:	b00b      	add	sp, #44	@ 0x2c
 8001122:	bd30      	pop	{r4, r5, pc}
 8001124:	48000400 	.word	0x48000400
 8001128:	01010302 	.word	0x01010302
 800112c:	40005400 	.word	0x40005400
 8001130:	00901d23 	.word	0x00901d23
 8001134:	2000002c 	.word	0x2000002c

08001138 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001138:	480d      	ldr	r0, [pc, #52]	@ (8001170 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800113a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800113c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800113e:	e003      	b.n	8001148 <LoopCopyDataInit>

08001140 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001140:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001142:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001144:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001146:	3104      	adds	r1, #4

08001148 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001148:	480b      	ldr	r0, [pc, #44]	@ (8001178 <LoopForever+0xa>)
  ldr r3, =_edata
 800114a:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <LoopForever+0xe>)
  adds r2, r0, r1
 800114c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800114e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001150:	d3f6      	bcc.n	8001140 <CopyDataInit>
  ldr r2, =_sbss
 8001152:	4a0b      	ldr	r2, [pc, #44]	@ (8001180 <LoopForever+0x12>)
  b LoopFillZerobss
 8001154:	e002      	b.n	800115c <LoopFillZerobss>

08001156 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  str  r3, [r2]
 8001158:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800115a:	3204      	adds	r2, #4

0800115c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800115c:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <LoopForever+0x16>)
  cmp r2, r3
 800115e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001160:	d3f9      	bcc.n	8001156 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001162:	f7ff ff13 	bl	8000f8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001166:	f7ff fe7b 	bl	8000e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800116a:	f7ff fec9 	bl	8000f00 <main>

0800116e <LoopForever>:
  
LoopForever:
    b LoopForever
 800116e:	e7fe      	b.n	800116e <LoopForever>
  ldr   r0, =_estack
 8001170:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8001174:	080011b4 	.word	0x080011b4
  ldr r0, =_sdata
 8001178:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800117c:	20000008 	.word	0x20000008
  ldr r2, =_sbss
 8001180:	20000008 	.word	0x20000008
  ldr r3, = _ebss
 8001184:	20000034 	.word	0x20000034

08001188 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001188:	e7fe      	b.n	8001188 <ADC1_COMP_IRQHandler>
	...

0800118c <APBAHBPrescTable>:
 800118c:	0000 0000 0201 0403 0201 0403 0706 0908     ................

0800119c <_init>:
 800119c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800119e:	46c0      	nop			@ (mov r8, r8)
 80011a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011a2:	bc08      	pop	{r3}
 80011a4:	469e      	mov	lr, r3
 80011a6:	4770      	bx	lr

080011a8 <_fini>:
 80011a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ae:	bc08      	pop	{r3}
 80011b0:	469e      	mov	lr, r3
 80011b2:	4770      	bx	lr
