
KRP_CentralMicon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c484  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800c658  0800c658  0001c658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000e4  0800ca84  0800ca84  0001ca84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000168  0800cb68  0800cb68  0001cb68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0800ccd0  0800ccd0  0001ccd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800ccd4  0800ccd4  0001ccd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  0800ccd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000002c4  2000067c  0800d354  0002067c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000940  0800d354  00020940  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 11 .debug_info   000183d2  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000039cf  00000000  00000000  00038a7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007cce  00000000  00000000  0003c44d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d48  00000000  00000000  00044120  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f00  00000000  00000000  00044e68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00007966  00000000  00000000  00045d68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005962  00000000  00000000  0004d6ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00053030  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004590  00000000  00000000  000530ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000067c 	.word	0x2000067c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c63c 	.word	0x0800c63c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000680 	.word	0x20000680
 800020c:	0800c63c 	.word	0x0800c63c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2uiz>:
 8000be0:	004a      	lsls	r2, r1, #1
 8000be2:	d211      	bcs.n	8000c08 <__aeabi_d2uiz+0x28>
 8000be4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be8:	d211      	bcs.n	8000c0e <__aeabi_d2uiz+0x2e>
 8000bea:	d50d      	bpl.n	8000c08 <__aeabi_d2uiz+0x28>
 8000bec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf4:	d40e      	bmi.n	8000c14 <__aeabi_d2uiz+0x34>
 8000bf6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bfe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c02:	fa23 f002 	lsr.w	r0, r3, r2
 8000c06:	4770      	bx	lr
 8000c08:	f04f 0000 	mov.w	r0, #0
 8000c0c:	4770      	bx	lr
 8000c0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c12:	d102      	bne.n	8000c1a <__aeabi_d2uiz+0x3a>
 8000c14:	f04f 30ff 	mov.w	r0, #4294967295
 8000c18:	4770      	bx	lr
 8000c1a:	f04f 0000 	mov.w	r0, #0
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_d2f>:
 8000c20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c24:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c28:	bf24      	itt	cs
 8000c2a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c2e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c32:	d90d      	bls.n	8000c50 <__aeabi_d2f+0x30>
 8000c34:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c38:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c3c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c40:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c44:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c48:	bf08      	it	eq
 8000c4a:	f020 0001 	biceq.w	r0, r0, #1
 8000c4e:	4770      	bx	lr
 8000c50:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c54:	d121      	bne.n	8000c9a <__aeabi_d2f+0x7a>
 8000c56:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c5a:	bfbc      	itt	lt
 8000c5c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	4770      	bxlt	lr
 8000c62:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c66:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c6a:	f1c2 0218 	rsb	r2, r2, #24
 8000c6e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c72:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c76:	fa20 f002 	lsr.w	r0, r0, r2
 8000c7a:	bf18      	it	ne
 8000c7c:	f040 0001 	orrne.w	r0, r0, #1
 8000c80:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c84:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c88:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c8c:	ea40 000c 	orr.w	r0, r0, ip
 8000c90:	fa23 f302 	lsr.w	r3, r3, r2
 8000c94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c98:	e7cc      	b.n	8000c34 <__aeabi_d2f+0x14>
 8000c9a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9e:	d107      	bne.n	8000cb0 <__aeabi_d2f+0x90>
 8000ca0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca4:	bf1e      	ittt	ne
 8000ca6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000caa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cae:	4770      	bxne	lr
 8000cb0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cb4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_uldivmod>:
 8000cc0:	b953      	cbnz	r3, 8000cd8 <__aeabi_uldivmod+0x18>
 8000cc2:	b94a      	cbnz	r2, 8000cd8 <__aeabi_uldivmod+0x18>
 8000cc4:	2900      	cmp	r1, #0
 8000cc6:	bf08      	it	eq
 8000cc8:	2800      	cmpeq	r0, #0
 8000cca:	bf1c      	itt	ne
 8000ccc:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd4:	f001 b8f6 	b.w	8001ec4 <__aeabi_idiv0>
 8000cd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cdc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce0:	f000 f806 	bl	8000cf0 <__udivmoddi4>
 8000ce4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cec:	b004      	add	sp, #16
 8000cee:	4770      	bx	lr

08000cf0 <__udivmoddi4>:
 8000cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf4:	468c      	mov	ip, r1
 8000cf6:	460d      	mov	r5, r1
 8000cf8:	4604      	mov	r4, r0
 8000cfa:	9e08      	ldr	r6, [sp, #32]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d151      	bne.n	8000da4 <__udivmoddi4+0xb4>
 8000d00:	428a      	cmp	r2, r1
 8000d02:	4617      	mov	r7, r2
 8000d04:	d96d      	bls.n	8000de2 <__udivmoddi4+0xf2>
 8000d06:	fab2 fe82 	clz	lr, r2
 8000d0a:	f1be 0f00 	cmp.w	lr, #0
 8000d0e:	d00b      	beq.n	8000d28 <__udivmoddi4+0x38>
 8000d10:	f1ce 0c20 	rsb	ip, lr, #32
 8000d14:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d18:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d1c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d20:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d24:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d28:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d2c:	0c25      	lsrs	r5, r4, #16
 8000d2e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d32:	fa1f f987 	uxth.w	r9, r7
 8000d36:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d3a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d3e:	fb08 f309 	mul.w	r3, r8, r9
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x6c>
 8000d46:	19ed      	adds	r5, r5, r7
 8000d48:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d4c:	f080 8123 	bcs.w	8000f96 <__udivmoddi4+0x2a6>
 8000d50:	42ab      	cmp	r3, r5
 8000d52:	f240 8120 	bls.w	8000f96 <__udivmoddi4+0x2a6>
 8000d56:	f1a8 0802 	sub.w	r8, r8, #2
 8000d5a:	443d      	add	r5, r7
 8000d5c:	1aed      	subs	r5, r5, r3
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d64:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d68:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d6c:	fb00 f909 	mul.w	r9, r0, r9
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x98>
 8000d74:	19e4      	adds	r4, r4, r7
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	f080 810a 	bcs.w	8000f92 <__udivmoddi4+0x2a2>
 8000d7e:	45a1      	cmp	r9, r4
 8000d80:	f240 8107 	bls.w	8000f92 <__udivmoddi4+0x2a2>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 0409 	sub.w	r4, r4, r9
 8000d8c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d90:	2100      	movs	r1, #0
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d061      	beq.n	8000e5a <__udivmoddi4+0x16a>
 8000d96:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	6034      	str	r4, [r6, #0]
 8000d9e:	6073      	str	r3, [r6, #4]
 8000da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0xc8>
 8000da8:	2e00      	cmp	r6, #0
 8000daa:	d054      	beq.n	8000e56 <__udivmoddi4+0x166>
 8000dac:	2100      	movs	r1, #0
 8000dae:	e886 0021 	stmia.w	r6, {r0, r5}
 8000db2:	4608      	mov	r0, r1
 8000db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db8:	fab3 f183 	clz	r1, r3
 8000dbc:	2900      	cmp	r1, #0
 8000dbe:	f040 808e 	bne.w	8000ede <__udivmoddi4+0x1ee>
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xdc>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80fa 	bhi.w	8000fc0 <__udivmoddi4+0x2d0>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb65 0503 	sbc.w	r5, r5, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	46ac      	mov	ip, r5
 8000dd6:	2e00      	cmp	r6, #0
 8000dd8:	d03f      	beq.n	8000e5a <__udivmoddi4+0x16a>
 8000dda:	e886 1010 	stmia.w	r6, {r4, ip}
 8000dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de2:	b912      	cbnz	r2, 8000dea <__udivmoddi4+0xfa>
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000dea:	fab7 fe87 	clz	lr, r7
 8000dee:	f1be 0f00 	cmp.w	lr, #0
 8000df2:	d134      	bne.n	8000e5e <__udivmoddi4+0x16e>
 8000df4:	1beb      	subs	r3, r5, r7
 8000df6:	0c3a      	lsrs	r2, r7, #16
 8000df8:	fa1f fc87 	uxth.w	ip, r7
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e02:	0c25      	lsrs	r5, r4, #16
 8000e04:	fb02 3318 	mls	r3, r2, r8, r3
 8000e08:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e0c:	fb0c f308 	mul.w	r3, ip, r8
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x134>
 8000e14:	19ed      	adds	r5, r5, r7
 8000e16:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x132>
 8000e1c:	42ab      	cmp	r3, r5
 8000e1e:	f200 80d1 	bhi.w	8000fc4 <__udivmoddi4+0x2d4>
 8000e22:	4680      	mov	r8, r0
 8000e24:	1aed      	subs	r5, r5, r3
 8000e26:	b2a3      	uxth	r3, r4
 8000e28:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e2c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e30:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e34:	fb0c fc00 	mul.w	ip, ip, r0
 8000e38:	45a4      	cmp	ip, r4
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x15c>
 8000e3c:	19e4      	adds	r4, r4, r7
 8000e3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e42:	d202      	bcs.n	8000e4a <__udivmoddi4+0x15a>
 8000e44:	45a4      	cmp	ip, r4
 8000e46:	f200 80b8 	bhi.w	8000fba <__udivmoddi4+0x2ca>
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	eba4 040c 	sub.w	r4, r4, ip
 8000e50:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e54:	e79d      	b.n	8000d92 <__udivmoddi4+0xa2>
 8000e56:	4631      	mov	r1, r6
 8000e58:	4630      	mov	r0, r6
 8000e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5e:	f1ce 0420 	rsb	r4, lr, #32
 8000e62:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e66:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e6a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e6e:	0c3a      	lsrs	r2, r7, #16
 8000e70:	fa25 f404 	lsr.w	r4, r5, r4
 8000e74:	ea48 0803 	orr.w	r8, r8, r3
 8000e78:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e7c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e80:	fb02 4411 	mls	r4, r2, r1, r4
 8000e84:	fa1f fc87 	uxth.w	ip, r7
 8000e88:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e8c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e90:	42ab      	cmp	r3, r5
 8000e92:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e96:	d909      	bls.n	8000eac <__udivmoddi4+0x1bc>
 8000e98:	19ed      	adds	r5, r5, r7
 8000e9a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e9e:	f080 808a 	bcs.w	8000fb6 <__udivmoddi4+0x2c6>
 8000ea2:	42ab      	cmp	r3, r5
 8000ea4:	f240 8087 	bls.w	8000fb6 <__udivmoddi4+0x2c6>
 8000ea8:	3902      	subs	r1, #2
 8000eaa:	443d      	add	r5, r7
 8000eac:	1aeb      	subs	r3, r5, r3
 8000eae:	fa1f f588 	uxth.w	r5, r8
 8000eb2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000eb6:	fb02 3310 	mls	r3, r2, r0, r3
 8000eba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ebe:	fb00 f30c 	mul.w	r3, r0, ip
 8000ec2:	42ab      	cmp	r3, r5
 8000ec4:	d907      	bls.n	8000ed6 <__udivmoddi4+0x1e6>
 8000ec6:	19ed      	adds	r5, r5, r7
 8000ec8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ecc:	d26f      	bcs.n	8000fae <__udivmoddi4+0x2be>
 8000ece:	42ab      	cmp	r3, r5
 8000ed0:	d96d      	bls.n	8000fae <__udivmoddi4+0x2be>
 8000ed2:	3802      	subs	r0, #2
 8000ed4:	443d      	add	r5, r7
 8000ed6:	1aeb      	subs	r3, r5, r3
 8000ed8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000edc:	e78f      	b.n	8000dfe <__udivmoddi4+0x10e>
 8000ede:	f1c1 0720 	rsb	r7, r1, #32
 8000ee2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ee6:	408b      	lsls	r3, r1
 8000ee8:	fa05 f401 	lsl.w	r4, r5, r1
 8000eec:	ea48 0303 	orr.w	r3, r8, r3
 8000ef0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ef4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	ea4e 0e04 	orr.w	lr, lr, r4
 8000efe:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f02:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f06:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f0a:	fa1f f883 	uxth.w	r8, r3
 8000f0e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f12:	fb09 f408 	mul.w	r4, r9, r8
 8000f16:	42ac      	cmp	r4, r5
 8000f18:	fa02 f201 	lsl.w	r2, r2, r1
 8000f1c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x244>
 8000f22:	18ed      	adds	r5, r5, r3
 8000f24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f28:	d243      	bcs.n	8000fb2 <__udivmoddi4+0x2c2>
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	d941      	bls.n	8000fb2 <__udivmoddi4+0x2c2>
 8000f2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f32:	441d      	add	r5, r3
 8000f34:	1b2d      	subs	r5, r5, r4
 8000f36:	fa1f fe8e 	uxth.w	lr, lr
 8000f3a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f3e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f42:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f46:	fb00 f808 	mul.w	r8, r0, r8
 8000f4a:	45a0      	cmp	r8, r4
 8000f4c:	d907      	bls.n	8000f5e <__udivmoddi4+0x26e>
 8000f4e:	18e4      	adds	r4, r4, r3
 8000f50:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f54:	d229      	bcs.n	8000faa <__udivmoddi4+0x2ba>
 8000f56:	45a0      	cmp	r8, r4
 8000f58:	d927      	bls.n	8000faa <__udivmoddi4+0x2ba>
 8000f5a:	3802      	subs	r0, #2
 8000f5c:	441c      	add	r4, r3
 8000f5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f62:	eba4 0408 	sub.w	r4, r4, r8
 8000f66:	fba0 8902 	umull	r8, r9, r0, r2
 8000f6a:	454c      	cmp	r4, r9
 8000f6c:	46c6      	mov	lr, r8
 8000f6e:	464d      	mov	r5, r9
 8000f70:	d315      	bcc.n	8000f9e <__udivmoddi4+0x2ae>
 8000f72:	d012      	beq.n	8000f9a <__udivmoddi4+0x2aa>
 8000f74:	b156      	cbz	r6, 8000f8c <__udivmoddi4+0x29c>
 8000f76:	ebba 030e 	subs.w	r3, sl, lr
 8000f7a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f82:	40cb      	lsrs	r3, r1
 8000f84:	431f      	orrs	r7, r3
 8000f86:	40cc      	lsrs	r4, r1
 8000f88:	6037      	str	r7, [r6, #0]
 8000f8a:	6074      	str	r4, [r6, #4]
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	4618      	mov	r0, r3
 8000f94:	e6f8      	b.n	8000d88 <__udivmoddi4+0x98>
 8000f96:	4690      	mov	r8, r2
 8000f98:	e6e0      	b.n	8000d5c <__udivmoddi4+0x6c>
 8000f9a:	45c2      	cmp	sl, r8
 8000f9c:	d2ea      	bcs.n	8000f74 <__udivmoddi4+0x284>
 8000f9e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fa2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fa6:	3801      	subs	r0, #1
 8000fa8:	e7e4      	b.n	8000f74 <__udivmoddi4+0x284>
 8000faa:	4628      	mov	r0, r5
 8000fac:	e7d7      	b.n	8000f5e <__udivmoddi4+0x26e>
 8000fae:	4640      	mov	r0, r8
 8000fb0:	e791      	b.n	8000ed6 <__udivmoddi4+0x1e6>
 8000fb2:	4681      	mov	r9, r0
 8000fb4:	e7be      	b.n	8000f34 <__udivmoddi4+0x244>
 8000fb6:	4601      	mov	r1, r0
 8000fb8:	e778      	b.n	8000eac <__udivmoddi4+0x1bc>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	e745      	b.n	8000e4c <__udivmoddi4+0x15c>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xe6>
 8000fc4:	f1a8 0802 	sub.w	r8, r8, #2
 8000fc8:	443d      	add	r5, r7
 8000fca:	e72b      	b.n	8000e24 <__udivmoddi4+0x134>

08000fcc <selfrel_offset31>:
 8000fcc:	6803      	ldr	r3, [r0, #0]
 8000fce:	005a      	lsls	r2, r3, #1
 8000fd0:	bf4c      	ite	mi
 8000fd2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000fd6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000fda:	4418      	add	r0, r3
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <search_EIT_table>:
 8000fe0:	b361      	cbz	r1, 800103c <search_EIT_table+0x5c>
 8000fe2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fe6:	f101 3aff 	add.w	sl, r1, #4294967295
 8000fea:	4690      	mov	r8, r2
 8000fec:	4606      	mov	r6, r0
 8000fee:	46d1      	mov	r9, sl
 8000ff0:	2700      	movs	r7, #0
 8000ff2:	eb07 0409 	add.w	r4, r7, r9
 8000ff6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000ffa:	1064      	asrs	r4, r4, #1
 8000ffc:	00e5      	lsls	r5, r4, #3
 8000ffe:	1971      	adds	r1, r6, r5
 8001000:	4608      	mov	r0, r1
 8001002:	f7ff ffe3 	bl	8000fcc <selfrel_offset31>
 8001006:	45a2      	cmp	sl, r4
 8001008:	4683      	mov	fp, r0
 800100a:	f105 0008 	add.w	r0, r5, #8
 800100e:	4430      	add	r0, r6
 8001010:	d009      	beq.n	8001026 <search_EIT_table+0x46>
 8001012:	f7ff ffdb 	bl	8000fcc <selfrel_offset31>
 8001016:	45c3      	cmp	fp, r8
 8001018:	f100 30ff 	add.w	r0, r0, #4294967295
 800101c:	d805      	bhi.n	800102a <search_EIT_table+0x4a>
 800101e:	4540      	cmp	r0, r8
 8001020:	d209      	bcs.n	8001036 <search_EIT_table+0x56>
 8001022:	1c67      	adds	r7, r4, #1
 8001024:	e7e5      	b.n	8000ff2 <search_EIT_table+0x12>
 8001026:	45c3      	cmp	fp, r8
 8001028:	d905      	bls.n	8001036 <search_EIT_table+0x56>
 800102a:	42a7      	cmp	r7, r4
 800102c:	d002      	beq.n	8001034 <search_EIT_table+0x54>
 800102e:	f104 39ff 	add.w	r9, r4, #4294967295
 8001032:	e7de      	b.n	8000ff2 <search_EIT_table+0x12>
 8001034:	2100      	movs	r1, #0
 8001036:	4608      	mov	r0, r1
 8001038:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800103c:	4608      	mov	r0, r1
 800103e:	4770      	bx	lr

08001040 <__gnu_unwind_get_pr_addr>:
 8001040:	2801      	cmp	r0, #1
 8001042:	d007      	beq.n	8001054 <__gnu_unwind_get_pr_addr+0x14>
 8001044:	2802      	cmp	r0, #2
 8001046:	d007      	beq.n	8001058 <__gnu_unwind_get_pr_addr+0x18>
 8001048:	4b04      	ldr	r3, [pc, #16]	; (800105c <__gnu_unwind_get_pr_addr+0x1c>)
 800104a:	2800      	cmp	r0, #0
 800104c:	bf0c      	ite	eq
 800104e:	4618      	moveq	r0, r3
 8001050:	2000      	movne	r0, #0
 8001052:	4770      	bx	lr
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <__gnu_unwind_get_pr_addr+0x20>)
 8001056:	4770      	bx	lr
 8001058:	4802      	ldr	r0, [pc, #8]	; (8001064 <__gnu_unwind_get_pr_addr+0x24>)
 800105a:	4770      	bx	lr
 800105c:	08001745 	.word	0x08001745
 8001060:	08001749 	.word	0x08001749
 8001064:	0800174d 	.word	0x0800174d

08001068 <get_eit_entry>:
 8001068:	b530      	push	{r4, r5, lr}
 800106a:	4b24      	ldr	r3, [pc, #144]	; (80010fc <get_eit_entry+0x94>)
 800106c:	b083      	sub	sp, #12
 800106e:	4604      	mov	r4, r0
 8001070:	1e8d      	subs	r5, r1, #2
 8001072:	b37b      	cbz	r3, 80010d4 <get_eit_entry+0x6c>
 8001074:	a901      	add	r1, sp, #4
 8001076:	4628      	mov	r0, r5
 8001078:	f3af 8000 	nop.w
 800107c:	b320      	cbz	r0, 80010c8 <get_eit_entry+0x60>
 800107e:	9901      	ldr	r1, [sp, #4]
 8001080:	462a      	mov	r2, r5
 8001082:	f7ff ffad 	bl	8000fe0 <search_EIT_table>
 8001086:	4601      	mov	r1, r0
 8001088:	b1f0      	cbz	r0, 80010c8 <get_eit_entry+0x60>
 800108a:	f7ff ff9f 	bl	8000fcc <selfrel_offset31>
 800108e:	684b      	ldr	r3, [r1, #4]
 8001090:	64a0      	str	r0, [r4, #72]	; 0x48
 8001092:	2b01      	cmp	r3, #1
 8001094:	d012      	beq.n	80010bc <get_eit_entry+0x54>
 8001096:	2b00      	cmp	r3, #0
 8001098:	f101 0004 	add.w	r0, r1, #4
 800109c:	db20      	blt.n	80010e0 <get_eit_entry+0x78>
 800109e:	f7ff ff95 	bl	8000fcc <selfrel_offset31>
 80010a2:	2300      	movs	r3, #0
 80010a4:	64e0      	str	r0, [r4, #76]	; 0x4c
 80010a6:	6523      	str	r3, [r4, #80]	; 0x50
 80010a8:	6803      	ldr	r3, [r0, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db1c      	blt.n	80010e8 <get_eit_entry+0x80>
 80010ae:	f7ff ff8d 	bl	8000fcc <selfrel_offset31>
 80010b2:	2300      	movs	r3, #0
 80010b4:	6120      	str	r0, [r4, #16]
 80010b6:	4618      	mov	r0, r3
 80010b8:	b003      	add	sp, #12
 80010ba:	bd30      	pop	{r4, r5, pc}
 80010bc:	2300      	movs	r3, #0
 80010be:	6123      	str	r3, [r4, #16]
 80010c0:	2305      	movs	r3, #5
 80010c2:	4618      	mov	r0, r3
 80010c4:	b003      	add	sp, #12
 80010c6:	bd30      	pop	{r4, r5, pc}
 80010c8:	2300      	movs	r3, #0
 80010ca:	6123      	str	r3, [r4, #16]
 80010cc:	2309      	movs	r3, #9
 80010ce:	4618      	mov	r0, r3
 80010d0:	b003      	add	sp, #12
 80010d2:	bd30      	pop	{r4, r5, pc}
 80010d4:	490a      	ldr	r1, [pc, #40]	; (8001100 <get_eit_entry+0x98>)
 80010d6:	480b      	ldr	r0, [pc, #44]	; (8001104 <get_eit_entry+0x9c>)
 80010d8:	1a09      	subs	r1, r1, r0
 80010da:	10c9      	asrs	r1, r1, #3
 80010dc:	9101      	str	r1, [sp, #4]
 80010de:	e7cf      	b.n	8001080 <get_eit_entry+0x18>
 80010e0:	2301      	movs	r3, #1
 80010e2:	64e0      	str	r0, [r4, #76]	; 0x4c
 80010e4:	6523      	str	r3, [r4, #80]	; 0x50
 80010e6:	e7df      	b.n	80010a8 <get_eit_entry+0x40>
 80010e8:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80010ec:	f7ff ffa8 	bl	8001040 <__gnu_unwind_get_pr_addr>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	6120      	str	r0, [r4, #16]
 80010f4:	bf14      	ite	ne
 80010f6:	2300      	movne	r3, #0
 80010f8:	2309      	moveq	r3, #9
 80010fa:	e7dc      	b.n	80010b6 <get_eit_entry+0x4e>
 80010fc:	00000000 	.word	0x00000000
 8001100:	0800ccd0 	.word	0x0800ccd0
 8001104:	0800cb68 	.word	0x0800cb68

08001108 <restore_non_core_regs>:
 8001108:	6803      	ldr	r3, [r0, #0]
 800110a:	07da      	lsls	r2, r3, #31
 800110c:	b510      	push	{r4, lr}
 800110e:	4604      	mov	r4, r0
 8001110:	d406      	bmi.n	8001120 <restore_non_core_regs+0x18>
 8001112:	079b      	lsls	r3, r3, #30
 8001114:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001118:	d509      	bpl.n	800112e <restore_non_core_regs+0x26>
 800111a:	f000 fc51 	bl	80019c0 <__gnu_Unwind_Restore_VFP_D>
 800111e:	6823      	ldr	r3, [r4, #0]
 8001120:	0759      	lsls	r1, r3, #29
 8001122:	d509      	bpl.n	8001138 <restore_non_core_regs+0x30>
 8001124:	071a      	lsls	r2, r3, #28
 8001126:	d50e      	bpl.n	8001146 <restore_non_core_regs+0x3e>
 8001128:	06db      	lsls	r3, r3, #27
 800112a:	d513      	bpl.n	8001154 <restore_non_core_regs+0x4c>
 800112c:	bd10      	pop	{r4, pc}
 800112e:	f000 fc3f 	bl	80019b0 <__gnu_Unwind_Restore_VFP>
 8001132:	6823      	ldr	r3, [r4, #0]
 8001134:	0759      	lsls	r1, r3, #29
 8001136:	d4f5      	bmi.n	8001124 <restore_non_core_regs+0x1c>
 8001138:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800113c:	f000 fc48 	bl	80019d0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001140:	6823      	ldr	r3, [r4, #0]
 8001142:	071a      	lsls	r2, r3, #28
 8001144:	d4f0      	bmi.n	8001128 <restore_non_core_regs+0x20>
 8001146:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800114a:	f000 fc49 	bl	80019e0 <__gnu_Unwind_Restore_WMMXD>
 800114e:	6823      	ldr	r3, [r4, #0]
 8001150:	06db      	lsls	r3, r3, #27
 8001152:	d4eb      	bmi.n	800112c <restore_non_core_regs+0x24>
 8001154:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800115c:	f000 bc84 	b.w	8001a68 <__gnu_Unwind_Restore_WMMXC>

08001160 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001160:	6803      	ldr	r3, [r0, #0]
 8001162:	b103      	cbz	r3, 8001166 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001164:	4403      	add	r3, r0
 8001166:	4618      	mov	r0, r3
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__gnu_unwind_24bit.isra.1>:
 800116c:	2009      	movs	r0, #9
 800116e:	4770      	bx	lr

08001170 <_Unwind_DebugHook>:
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <unwind_phase2>:
 8001174:	b570      	push	{r4, r5, r6, lr}
 8001176:	4604      	mov	r4, r0
 8001178:	460d      	mov	r5, r1
 800117a:	e008      	b.n	800118e <unwind_phase2+0x1a>
 800117c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800117e:	6163      	str	r3, [r4, #20]
 8001180:	462a      	mov	r2, r5
 8001182:	6923      	ldr	r3, [r4, #16]
 8001184:	4621      	mov	r1, r4
 8001186:	2001      	movs	r0, #1
 8001188:	4798      	blx	r3
 800118a:	2808      	cmp	r0, #8
 800118c:	d108      	bne.n	80011a0 <unwind_phase2+0x2c>
 800118e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001190:	4620      	mov	r0, r4
 8001192:	f7ff ff69 	bl	8001068 <get_eit_entry>
 8001196:	4606      	mov	r6, r0
 8001198:	2800      	cmp	r0, #0
 800119a:	d0ef      	beq.n	800117c <unwind_phase2+0x8>
 800119c:	f00b fa02 	bl	800c5a4 <abort>
 80011a0:	2807      	cmp	r0, #7
 80011a2:	d1fb      	bne.n	800119c <unwind_phase2+0x28>
 80011a4:	4630      	mov	r0, r6
 80011a6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80011a8:	f7ff ffe2 	bl	8001170 <_Unwind_DebugHook>
 80011ac:	1d28      	adds	r0, r5, #4
 80011ae:	f000 fbf3 	bl	8001998 <__restore_core_regs>
 80011b2:	bf00      	nop

080011b4 <unwind_phase2_forced>:
 80011b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011b8:	1d0c      	adds	r4, r1, #4
 80011ba:	4605      	mov	r5, r0
 80011bc:	4692      	mov	sl, r2
 80011be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80011c4:	ae03      	add	r6, sp, #12
 80011c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80011c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80011cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ce:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80011d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011d4:	ac02      	add	r4, sp, #8
 80011d6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80011da:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80011de:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80011e2:	2300      	movs	r3, #0
 80011e4:	4628      	mov	r0, r5
 80011e6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011e8:	6023      	str	r3, [r4, #0]
 80011ea:	f7ff ff3d 	bl	8001068 <get_eit_entry>
 80011ee:	f1ba 0f00 	cmp.w	sl, #0
 80011f2:	4607      	mov	r7, r0
 80011f4:	bf14      	ite	ne
 80011f6:	260a      	movne	r6, #10
 80011f8:	2609      	moveq	r6, #9
 80011fa:	b17f      	cbz	r7, 800121c <unwind_phase2_forced+0x68>
 80011fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011fe:	f046 0110 	orr.w	r1, r6, #16
 8001202:	e88d 0210 	stmia.w	sp, {r4, r9}
 8001206:	462a      	mov	r2, r5
 8001208:	6463      	str	r3, [r4, #68]	; 0x44
 800120a:	2001      	movs	r0, #1
 800120c:	462b      	mov	r3, r5
 800120e:	47c0      	blx	r8
 8001210:	bb78      	cbnz	r0, 8001272 <unwind_phase2_forced+0xbe>
 8001212:	4638      	mov	r0, r7
 8001214:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800121c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800121e:	616b      	str	r3, [r5, #20]
 8001220:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001224:	4621      	mov	r1, r4
 8001226:	a87a      	add	r0, sp, #488	; 0x1e8
 8001228:	f007 fa4e 	bl	80086c8 <memcpy>
 800122c:	692b      	ldr	r3, [r5, #16]
 800122e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001230:	4629      	mov	r1, r5
 8001232:	4630      	mov	r0, r6
 8001234:	4798      	blx	r3
 8001236:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001238:	4682      	mov	sl, r0
 800123a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800123e:	4631      	mov	r1, r6
 8001240:	6463      	str	r3, [r4, #68]	; 0x44
 8001242:	462a      	mov	r2, r5
 8001244:	462b      	mov	r3, r5
 8001246:	2001      	movs	r0, #1
 8001248:	47c0      	blx	r8
 800124a:	b990      	cbnz	r0, 8001272 <unwind_phase2_forced+0xbe>
 800124c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001250:	a97a      	add	r1, sp, #488	; 0x1e8
 8001252:	4620      	mov	r0, r4
 8001254:	f007 fa38 	bl	80086c8 <memcpy>
 8001258:	f1ba 0f08 	cmp.w	sl, #8
 800125c:	d106      	bne.n	800126c <unwind_phase2_forced+0xb8>
 800125e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001260:	4628      	mov	r0, r5
 8001262:	f7ff ff01 	bl	8001068 <get_eit_entry>
 8001266:	2609      	movs	r6, #9
 8001268:	4607      	mov	r7, r0
 800126a:	e7c6      	b.n	80011fa <unwind_phase2_forced+0x46>
 800126c:	f1ba 0f07 	cmp.w	sl, #7
 8001270:	d005      	beq.n	800127e <unwind_phase2_forced+0xca>
 8001272:	2709      	movs	r7, #9
 8001274:	4638      	mov	r0, r7
 8001276:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800127a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800127e:	4638      	mov	r0, r7
 8001280:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001282:	f7ff ff75 	bl	8001170 <_Unwind_DebugHook>
 8001286:	a803      	add	r0, sp, #12
 8001288:	f000 fb86 	bl	8001998 <__restore_core_regs>

0800128c <_Unwind_GetCFA>:
 800128c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800128e:	4770      	bx	lr

08001290 <__gnu_Unwind_RaiseException>:
 8001290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001292:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001294:	640b      	str	r3, [r1, #64]	; 0x40
 8001296:	1d0e      	adds	r6, r1, #4
 8001298:	460f      	mov	r7, r1
 800129a:	4604      	mov	r4, r0
 800129c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800129e:	b0f9      	sub	sp, #484	; 0x1e4
 80012a0:	ad01      	add	r5, sp, #4
 80012a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012a4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012a8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ac:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012b0:	f04f 36ff 	mov.w	r6, #4294967295
 80012b4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80012b8:	9600      	str	r6, [sp, #0]
 80012ba:	e006      	b.n	80012ca <__gnu_Unwind_RaiseException+0x3a>
 80012bc:	6923      	ldr	r3, [r4, #16]
 80012be:	466a      	mov	r2, sp
 80012c0:	4621      	mov	r1, r4
 80012c2:	4798      	blx	r3
 80012c4:	2808      	cmp	r0, #8
 80012c6:	4605      	mov	r5, r0
 80012c8:	d108      	bne.n	80012dc <__gnu_Unwind_RaiseException+0x4c>
 80012ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 80012cc:	4620      	mov	r0, r4
 80012ce:	f7ff fecb 	bl	8001068 <get_eit_entry>
 80012d2:	2800      	cmp	r0, #0
 80012d4:	d0f2      	beq.n	80012bc <__gnu_Unwind_RaiseException+0x2c>
 80012d6:	2009      	movs	r0, #9
 80012d8:	b079      	add	sp, #484	; 0x1e4
 80012da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012dc:	4668      	mov	r0, sp
 80012de:	f7ff ff13 	bl	8001108 <restore_non_core_regs>
 80012e2:	2d06      	cmp	r5, #6
 80012e4:	d1f7      	bne.n	80012d6 <__gnu_Unwind_RaiseException+0x46>
 80012e6:	4639      	mov	r1, r7
 80012e8:	4620      	mov	r0, r4
 80012ea:	f7ff ff43 	bl	8001174 <unwind_phase2>
 80012ee:	bf00      	nop

080012f0 <__gnu_Unwind_ForcedUnwind>:
 80012f0:	b430      	push	{r4, r5}
 80012f2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80012f4:	60c1      	str	r1, [r0, #12]
 80012f6:	6182      	str	r2, [r0, #24]
 80012f8:	4619      	mov	r1, r3
 80012fa:	641d      	str	r5, [r3, #64]	; 0x40
 80012fc:	2200      	movs	r2, #0
 80012fe:	bc30      	pop	{r4, r5}
 8001300:	e758      	b.n	80011b4 <unwind_phase2_forced>
 8001302:	bf00      	nop

08001304 <__gnu_Unwind_Resume>:
 8001304:	b570      	push	{r4, r5, r6, lr}
 8001306:	68c6      	ldr	r6, [r0, #12]
 8001308:	6943      	ldr	r3, [r0, #20]
 800130a:	640b      	str	r3, [r1, #64]	; 0x40
 800130c:	b126      	cbz	r6, 8001318 <__gnu_Unwind_Resume+0x14>
 800130e:	2201      	movs	r2, #1
 8001310:	f7ff ff50 	bl	80011b4 <unwind_phase2_forced>
 8001314:	f00b f946 	bl	800c5a4 <abort>
 8001318:	6903      	ldr	r3, [r0, #16]
 800131a:	460a      	mov	r2, r1
 800131c:	4604      	mov	r4, r0
 800131e:	460d      	mov	r5, r1
 8001320:	4601      	mov	r1, r0
 8001322:	2002      	movs	r0, #2
 8001324:	4798      	blx	r3
 8001326:	2807      	cmp	r0, #7
 8001328:	d007      	beq.n	800133a <__gnu_Unwind_Resume+0x36>
 800132a:	2808      	cmp	r0, #8
 800132c:	d103      	bne.n	8001336 <__gnu_Unwind_Resume+0x32>
 800132e:	4629      	mov	r1, r5
 8001330:	4620      	mov	r0, r4
 8001332:	f7ff ff1f 	bl	8001174 <unwind_phase2>
 8001336:	f00b f935 	bl	800c5a4 <abort>
 800133a:	4630      	mov	r0, r6
 800133c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800133e:	f7ff ff17 	bl	8001170 <_Unwind_DebugHook>
 8001342:	1d28      	adds	r0, r5, #4
 8001344:	f000 fb28 	bl	8001998 <__restore_core_regs>

08001348 <__gnu_Unwind_Resume_or_Rethrow>:
 8001348:	68c2      	ldr	r2, [r0, #12]
 800134a:	b11a      	cbz	r2, 8001354 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800134c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800134e:	640a      	str	r2, [r1, #64]	; 0x40
 8001350:	2200      	movs	r2, #0
 8001352:	e72f      	b.n	80011b4 <unwind_phase2_forced>
 8001354:	e79c      	b.n	8001290 <__gnu_Unwind_RaiseException>
 8001356:	bf00      	nop

08001358 <_Unwind_Complete>:
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop

0800135c <_Unwind_DeleteException>:
 800135c:	6883      	ldr	r3, [r0, #8]
 800135e:	b113      	cbz	r3, 8001366 <_Unwind_DeleteException+0xa>
 8001360:	4601      	mov	r1, r0
 8001362:	2001      	movs	r0, #1
 8001364:	4718      	bx	r3
 8001366:	4770      	bx	lr

08001368 <_Unwind_VRS_Get>:
 8001368:	b500      	push	{lr}
 800136a:	2904      	cmp	r1, #4
 800136c:	d807      	bhi.n	800137e <_Unwind_VRS_Get+0x16>
 800136e:	e8df f001 	tbb	[pc, r1]
 8001372:	0903      	.short	0x0903
 8001374:	0906      	.short	0x0906
 8001376:	09          	.byte	0x09
 8001377:	00          	.byte	0x00
 8001378:	b90b      	cbnz	r3, 800137e <_Unwind_VRS_Get+0x16>
 800137a:	2a0f      	cmp	r2, #15
 800137c:	d905      	bls.n	800138a <_Unwind_VRS_Get+0x22>
 800137e:	2002      	movs	r0, #2
 8001380:	f85d fb04 	ldr.w	pc, [sp], #4
 8001384:	2001      	movs	r0, #1
 8001386:	f85d fb04 	ldr.w	pc, [sp], #4
 800138a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800138e:	4618      	mov	r0, r3
 8001390:	6853      	ldr	r3, [r2, #4]
 8001392:	9a01      	ldr	r2, [sp, #4]
 8001394:	6013      	str	r3, [r2, #0]
 8001396:	f85d fb04 	ldr.w	pc, [sp], #4
 800139a:	bf00      	nop

0800139c <_Unwind_GetGR>:
 800139c:	b510      	push	{r4, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	2300      	movs	r3, #0
 80013a2:	ac03      	add	r4, sp, #12
 80013a4:	460a      	mov	r2, r1
 80013a6:	9400      	str	r4, [sp, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f7ff ffdd 	bl	8001368 <_Unwind_VRS_Get>
 80013ae:	9803      	ldr	r0, [sp, #12]
 80013b0:	b004      	add	sp, #16
 80013b2:	bd10      	pop	{r4, pc}

080013b4 <_Unwind_VRS_Set>:
 80013b4:	b500      	push	{lr}
 80013b6:	2904      	cmp	r1, #4
 80013b8:	d807      	bhi.n	80013ca <_Unwind_VRS_Set+0x16>
 80013ba:	e8df f001 	tbb	[pc, r1]
 80013be:	0903      	.short	0x0903
 80013c0:	0906      	.short	0x0906
 80013c2:	09          	.byte	0x09
 80013c3:	00          	.byte	0x00
 80013c4:	b90b      	cbnz	r3, 80013ca <_Unwind_VRS_Set+0x16>
 80013c6:	2a0f      	cmp	r2, #15
 80013c8:	d905      	bls.n	80013d6 <_Unwind_VRS_Set+0x22>
 80013ca:	2002      	movs	r0, #2
 80013cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80013d0:	2001      	movs	r0, #1
 80013d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80013d6:	9901      	ldr	r1, [sp, #4]
 80013d8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80013dc:	6809      	ldr	r1, [r1, #0]
 80013de:	6051      	str	r1, [r2, #4]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80013e6:	bf00      	nop

080013e8 <_Unwind_SetGR>:
 80013e8:	b510      	push	{r4, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	ac04      	add	r4, sp, #16
 80013ee:	2300      	movs	r3, #0
 80013f0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80013f4:	460a      	mov	r2, r1
 80013f6:	9400      	str	r4, [sp, #0]
 80013f8:	4619      	mov	r1, r3
 80013fa:	f7ff ffdb 	bl	80013b4 <_Unwind_VRS_Set>
 80013fe:	b004      	add	sp, #16
 8001400:	bd10      	pop	{r4, pc}
 8001402:	bf00      	nop

08001404 <__gnu_Unwind_Backtrace>:
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001408:	6413      	str	r3, [r2, #64]	; 0x40
 800140a:	1d15      	adds	r5, r2, #4
 800140c:	4607      	mov	r7, r0
 800140e:	460e      	mov	r6, r1
 8001410:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001412:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001416:	ac17      	add	r4, sp, #92	; 0x5c
 8001418:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800141a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800141c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800141e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001420:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001422:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001426:	f04f 35ff 	mov.w	r5, #4294967295
 800142a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800142e:	9516      	str	r5, [sp, #88]	; 0x58
 8001430:	e010      	b.n	8001454 <__gnu_Unwind_Backtrace+0x50>
 8001432:	a816      	add	r0, sp, #88	; 0x58
 8001434:	f7ff ffd8 	bl	80013e8 <_Unwind_SetGR>
 8001438:	4631      	mov	r1, r6
 800143a:	a816      	add	r0, sp, #88	; 0x58
 800143c:	47b8      	blx	r7
 800143e:	aa16      	add	r2, sp, #88	; 0x58
 8001440:	4669      	mov	r1, sp
 8001442:	b978      	cbnz	r0, 8001464 <__gnu_Unwind_Backtrace+0x60>
 8001444:	9b04      	ldr	r3, [sp, #16]
 8001446:	2008      	movs	r0, #8
 8001448:	4798      	blx	r3
 800144a:	2805      	cmp	r0, #5
 800144c:	4604      	mov	r4, r0
 800144e:	d00a      	beq.n	8001466 <__gnu_Unwind_Backtrace+0x62>
 8001450:	2809      	cmp	r0, #9
 8001452:	d007      	beq.n	8001464 <__gnu_Unwind_Backtrace+0x60>
 8001454:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001456:	4668      	mov	r0, sp
 8001458:	f7ff fe06 	bl	8001068 <get_eit_entry>
 800145c:	466a      	mov	r2, sp
 800145e:	210c      	movs	r1, #12
 8001460:	2800      	cmp	r0, #0
 8001462:	d0e6      	beq.n	8001432 <__gnu_Unwind_Backtrace+0x2e>
 8001464:	2409      	movs	r4, #9
 8001466:	a816      	add	r0, sp, #88	; 0x58
 8001468:	f7ff fe4e 	bl	8001108 <restore_non_core_regs>
 800146c:	4620      	mov	r0, r4
 800146e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001472:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001474 <__gnu_unwind_pr_common>:
 8001474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001478:	460d      	mov	r5, r1
 800147a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800147c:	b08b      	sub	sp, #44	; 0x2c
 800147e:	1d0c      	adds	r4, r1, #4
 8001480:	6809      	ldr	r1, [r1, #0]
 8001482:	9107      	str	r1, [sp, #28]
 8001484:	4691      	mov	r9, r2
 8001486:	9408      	str	r4, [sp, #32]
 8001488:	f000 0b03 	and.w	fp, r0, #3
 800148c:	461e      	mov	r6, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	d160      	bne.n	8001554 <__gnu_unwind_pr_common+0xe0>
 8001492:	0209      	lsls	r1, r1, #8
 8001494:	2303      	movs	r3, #3
 8001496:	9107      	str	r1, [sp, #28]
 8001498:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 800149c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80014a0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80014a2:	f1bb 0f02 	cmp.w	fp, #2
 80014a6:	bf08      	it	eq
 80014a8:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80014aa:	f013 0301 	ands.w	r3, r3, #1
 80014ae:	d140      	bne.n	8001532 <__gnu_unwind_pr_common+0xbe>
 80014b0:	9301      	str	r3, [sp, #4]
 80014b2:	f000 0308 	and.w	r3, r0, #8
 80014b6:	9303      	str	r3, [sp, #12]
 80014b8:	f8d4 8000 	ldr.w	r8, [r4]
 80014bc:	f1b8 0f00 	cmp.w	r8, #0
 80014c0:	d039      	beq.n	8001536 <__gnu_unwind_pr_common+0xc2>
 80014c2:	2e02      	cmp	r6, #2
 80014c4:	d043      	beq.n	800154e <__gnu_unwind_pr_common+0xda>
 80014c6:	f8b4 8000 	ldrh.w	r8, [r4]
 80014ca:	8867      	ldrh	r7, [r4, #2]
 80014cc:	3404      	adds	r4, #4
 80014ce:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80014d0:	f027 0a01 	bic.w	sl, r7, #1
 80014d4:	210f      	movs	r1, #15
 80014d6:	4648      	mov	r0, r9
 80014d8:	449a      	add	sl, r3
 80014da:	f7ff ff5f 	bl	800139c <_Unwind_GetGR>
 80014de:	4582      	cmp	sl, r0
 80014e0:	d833      	bhi.n	800154a <__gnu_unwind_pr_common+0xd6>
 80014e2:	f028 0301 	bic.w	r3, r8, #1
 80014e6:	449a      	add	sl, r3
 80014e8:	4550      	cmp	r0, sl
 80014ea:	bf2c      	ite	cs
 80014ec:	2000      	movcs	r0, #0
 80014ee:	2001      	movcc	r0, #1
 80014f0:	007f      	lsls	r7, r7, #1
 80014f2:	f007 0702 	and.w	r7, r7, #2
 80014f6:	f008 0801 	and.w	r8, r8, #1
 80014fa:	ea47 0708 	orr.w	r7, r7, r8
 80014fe:	2f01      	cmp	r7, #1
 8001500:	d03e      	beq.n	8001580 <__gnu_unwind_pr_common+0x10c>
 8001502:	d335      	bcc.n	8001570 <__gnu_unwind_pr_common+0xfc>
 8001504:	2f02      	cmp	r7, #2
 8001506:	d11c      	bne.n	8001542 <__gnu_unwind_pr_common+0xce>
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800150e:	9202      	str	r2, [sp, #8]
 8001510:	f1bb 0f00 	cmp.w	fp, #0
 8001514:	d176      	bne.n	8001604 <__gnu_unwind_pr_common+0x190>
 8001516:	b128      	cbz	r0, 8001524 <__gnu_unwind_pr_common+0xb0>
 8001518:	9903      	ldr	r1, [sp, #12]
 800151a:	2900      	cmp	r1, #0
 800151c:	d07e      	beq.n	800161c <__gnu_unwind_pr_common+0x1a8>
 800151e:	2a00      	cmp	r2, #0
 8001520:	f000 80a6 	beq.w	8001670 <__gnu_unwind_pr_common+0x1fc>
 8001524:	2b00      	cmp	r3, #0
 8001526:	db77      	blt.n	8001618 <__gnu_unwind_pr_common+0x1a4>
 8001528:	9b02      	ldr	r3, [sp, #8]
 800152a:	3301      	adds	r3, #1
 800152c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001530:	e7c2      	b.n	80014b8 <__gnu_unwind_pr_common+0x44>
 8001532:	2300      	movs	r3, #0
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	2e02      	cmp	r6, #2
 8001538:	dd3e      	ble.n	80015b8 <__gnu_unwind_pr_common+0x144>
 800153a:	f7ff fe17 	bl	800116c <__gnu_unwind_24bit.isra.1>
 800153e:	2800      	cmp	r0, #0
 8001540:	d040      	beq.n	80015c4 <__gnu_unwind_pr_common+0x150>
 8001542:	2009      	movs	r0, #9
 8001544:	b00b      	add	sp, #44	; 0x2c
 8001546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800154a:	2000      	movs	r0, #0
 800154c:	e7d0      	b.n	80014f0 <__gnu_unwind_pr_common+0x7c>
 800154e:	6867      	ldr	r7, [r4, #4]
 8001550:	3408      	adds	r4, #8
 8001552:	e7bc      	b.n	80014ce <__gnu_unwind_pr_common+0x5a>
 8001554:	2b02      	cmp	r3, #2
 8001556:	dca3      	bgt.n	80014a0 <__gnu_unwind_pr_common+0x2c>
 8001558:	0c0b      	lsrs	r3, r1, #16
 800155a:	b2da      	uxtb	r2, r3
 800155c:	0409      	lsls	r1, r1, #16
 800155e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001562:	2302      	movs	r3, #2
 8001564:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001568:	9107      	str	r1, [sp, #28]
 800156a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800156e:	e797      	b.n	80014a0 <__gnu_unwind_pr_common+0x2c>
 8001570:	f1bb 0f00 	cmp.w	fp, #0
 8001574:	d002      	beq.n	800157c <__gnu_unwind_pr_common+0x108>
 8001576:	2800      	cmp	r0, #0
 8001578:	f040 80bd 	bne.w	80016f6 <__gnu_unwind_pr_common+0x282>
 800157c:	3404      	adds	r4, #4
 800157e:	e79b      	b.n	80014b8 <__gnu_unwind_pr_common+0x44>
 8001580:	f1bb 0f00 	cmp.w	fp, #0
 8001584:	d125      	bne.n	80015d2 <__gnu_unwind_pr_common+0x15e>
 8001586:	b1a8      	cbz	r0, 80015b4 <__gnu_unwind_pr_common+0x140>
 8001588:	e894 000c 	ldmia.w	r4, {r2, r3}
 800158c:	1c99      	adds	r1, r3, #2
 800158e:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001592:	d0d6      	beq.n	8001542 <__gnu_unwind_pr_common+0xce>
 8001594:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001598:	3301      	adds	r3, #1
 800159a:	9106      	str	r1, [sp, #24]
 800159c:	f000 80a3 	beq.w	80016e6 <__gnu_unwind_pr_common+0x272>
 80015a0:	1d20      	adds	r0, r4, #4
 80015a2:	f7ff fddd 	bl	8001160 <_Unwind_decode_typeinfo_ptr.isra.0>
 80015a6:	ab06      	add	r3, sp, #24
 80015a8:	4601      	mov	r1, r0
 80015aa:	4628      	mov	r0, r5
 80015ac:	f3af 8000 	nop.w
 80015b0:	2800      	cmp	r0, #0
 80015b2:	d177      	bne.n	80016a4 <__gnu_unwind_pr_common+0x230>
 80015b4:	3408      	adds	r4, #8
 80015b6:	e77f      	b.n	80014b8 <__gnu_unwind_pr_common+0x44>
 80015b8:	a907      	add	r1, sp, #28
 80015ba:	4648      	mov	r0, r9
 80015bc:	f000 faee 	bl	8001b9c <__gnu_unwind_execute>
 80015c0:	2800      	cmp	r0, #0
 80015c2:	d1be      	bne.n	8001542 <__gnu_unwind_pr_common+0xce>
 80015c4:	9b01      	ldr	r3, [sp, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d15c      	bne.n	8001684 <__gnu_unwind_pr_common+0x210>
 80015ca:	2008      	movs	r0, #8
 80015cc:	b00b      	add	sp, #44	; 0x2c
 80015ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015d2:	210d      	movs	r1, #13
 80015d4:	4648      	mov	r0, r9
 80015d6:	6a2f      	ldr	r7, [r5, #32]
 80015d8:	f7ff fee0 	bl	800139c <_Unwind_GetGR>
 80015dc:	4287      	cmp	r7, r0
 80015de:	d1e9      	bne.n	80015b4 <__gnu_unwind_pr_common+0x140>
 80015e0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015e2:	429c      	cmp	r4, r3
 80015e4:	d1e6      	bne.n	80015b4 <__gnu_unwind_pr_common+0x140>
 80015e6:	4620      	mov	r0, r4
 80015e8:	f7ff fcf0 	bl	8000fcc <selfrel_offset31>
 80015ec:	210f      	movs	r1, #15
 80015ee:	4602      	mov	r2, r0
 80015f0:	4648      	mov	r0, r9
 80015f2:	f7ff fef9 	bl	80013e8 <_Unwind_SetGR>
 80015f6:	4648      	mov	r0, r9
 80015f8:	462a      	mov	r2, r5
 80015fa:	2100      	movs	r1, #0
 80015fc:	f7ff fef4 	bl	80013e8 <_Unwind_SetGR>
 8001600:	2007      	movs	r0, #7
 8001602:	e79f      	b.n	8001544 <__gnu_unwind_pr_common+0xd0>
 8001604:	210d      	movs	r1, #13
 8001606:	4648      	mov	r0, r9
 8001608:	6a2f      	ldr	r7, [r5, #32]
 800160a:	f7ff fec7 	bl	800139c <_Unwind_GetGR>
 800160e:	4287      	cmp	r7, r0
 8001610:	d058      	beq.n	80016c4 <__gnu_unwind_pr_common+0x250>
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	da87      	bge.n	8001528 <__gnu_unwind_pr_common+0xb4>
 8001618:	3404      	adds	r4, #4
 800161a:	e785      	b.n	8001528 <__gnu_unwind_pr_common+0xb4>
 800161c:	9b02      	ldr	r3, [sp, #8]
 800161e:	b33b      	cbz	r3, 8001670 <__gnu_unwind_pr_common+0x1fc>
 8001620:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001624:	1d27      	adds	r7, r4, #4
 8001626:	f8cd b010 	str.w	fp, [sp, #16]
 800162a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800162e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001632:	9605      	str	r6, [sp, #20]
 8001634:	46a3      	mov	fp, r4
 8001636:	461c      	mov	r4, r3
 8001638:	e002      	b.n	8001640 <__gnu_unwind_pr_common+0x1cc>
 800163a:	45b2      	cmp	sl, r6
 800163c:	46b0      	mov	r8, r6
 800163e:	d016      	beq.n	800166e <__gnu_unwind_pr_common+0x1fa>
 8001640:	4638      	mov	r0, r7
 8001642:	9406      	str	r4, [sp, #24]
 8001644:	f7ff fd8c 	bl	8001160 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001648:	ab06      	add	r3, sp, #24
 800164a:	4601      	mov	r1, r0
 800164c:	2200      	movs	r2, #0
 800164e:	4628      	mov	r0, r5
 8001650:	f3af 8000 	nop.w
 8001654:	f108 0601 	add.w	r6, r8, #1
 8001658:	3704      	adds	r7, #4
 800165a:	2800      	cmp	r0, #0
 800165c:	d0ed      	beq.n	800163a <__gnu_unwind_pr_common+0x1c6>
 800165e:	9b02      	ldr	r3, [sp, #8]
 8001660:	9e05      	ldr	r6, [sp, #20]
 8001662:	4543      	cmp	r3, r8
 8001664:	465c      	mov	r4, fp
 8001666:	f8dd b010 	ldr.w	fp, [sp, #16]
 800166a:	d1d2      	bne.n	8001612 <__gnu_unwind_pr_common+0x19e>
 800166c:	e000      	b.n	8001670 <__gnu_unwind_pr_common+0x1fc>
 800166e:	465c      	mov	r4, fp
 8001670:	4648      	mov	r0, r9
 8001672:	210d      	movs	r1, #13
 8001674:	f7ff fe92 	bl	800139c <_Unwind_GetGR>
 8001678:	9b06      	ldr	r3, [sp, #24]
 800167a:	6228      	str	r0, [r5, #32]
 800167c:	62ac      	str	r4, [r5, #40]	; 0x28
 800167e:	626b      	str	r3, [r5, #36]	; 0x24
 8001680:	2006      	movs	r0, #6
 8001682:	e75f      	b.n	8001544 <__gnu_unwind_pr_common+0xd0>
 8001684:	210f      	movs	r1, #15
 8001686:	4648      	mov	r0, r9
 8001688:	f7ff fe88 	bl	800139c <_Unwind_GetGR>
 800168c:	210e      	movs	r1, #14
 800168e:	4602      	mov	r2, r0
 8001690:	4648      	mov	r0, r9
 8001692:	f7ff fea9 	bl	80013e8 <_Unwind_SetGR>
 8001696:	4648      	mov	r0, r9
 8001698:	4a29      	ldr	r2, [pc, #164]	; (8001740 <__gnu_unwind_pr_common+0x2cc>)
 800169a:	210f      	movs	r1, #15
 800169c:	f7ff fea4 	bl	80013e8 <_Unwind_SetGR>
 80016a0:	2007      	movs	r0, #7
 80016a2:	e74f      	b.n	8001544 <__gnu_unwind_pr_common+0xd0>
 80016a4:	4607      	mov	r7, r0
 80016a6:	210d      	movs	r1, #13
 80016a8:	4648      	mov	r0, r9
 80016aa:	f7ff fe77 	bl	800139c <_Unwind_GetGR>
 80016ae:	2f02      	cmp	r7, #2
 80016b0:	6228      	str	r0, [r5, #32]
 80016b2:	d11d      	bne.n	80016f0 <__gnu_unwind_pr_common+0x27c>
 80016b4:	462b      	mov	r3, r5
 80016b6:	9a06      	ldr	r2, [sp, #24]
 80016b8:	f843 2f2c 	str.w	r2, [r3, #44]!
 80016bc:	626b      	str	r3, [r5, #36]	; 0x24
 80016be:	62ac      	str	r4, [r5, #40]	; 0x28
 80016c0:	2006      	movs	r0, #6
 80016c2:	e73f      	b.n	8001544 <__gnu_unwind_pr_common+0xd0>
 80016c4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80016c6:	429c      	cmp	r4, r3
 80016c8:	d1a3      	bne.n	8001612 <__gnu_unwind_pr_common+0x19e>
 80016ca:	2204      	movs	r2, #4
 80016cc:	2700      	movs	r7, #0
 80016ce:	18a3      	adds	r3, r4, r2
 80016d0:	9902      	ldr	r1, [sp, #8]
 80016d2:	62a9      	str	r1, [r5, #40]	; 0x28
 80016d4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80016d6:	632a      	str	r2, [r5, #48]	; 0x30
 80016d8:	636b      	str	r3, [r5, #52]	; 0x34
 80016da:	6823      	ldr	r3, [r4, #0]
 80016dc:	42bb      	cmp	r3, r7
 80016de:	db1d      	blt.n	800171c <__gnu_unwind_pr_common+0x2a8>
 80016e0:	2301      	movs	r3, #1
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	e720      	b.n	8001528 <__gnu_unwind_pr_common+0xb4>
 80016e6:	4648      	mov	r0, r9
 80016e8:	210d      	movs	r1, #13
 80016ea:	f7ff fe57 	bl	800139c <_Unwind_GetGR>
 80016ee:	6228      	str	r0, [r5, #32]
 80016f0:	9b06      	ldr	r3, [sp, #24]
 80016f2:	626b      	str	r3, [r5, #36]	; 0x24
 80016f4:	e7e3      	b.n	80016be <__gnu_unwind_pr_common+0x24a>
 80016f6:	4620      	mov	r0, r4
 80016f8:	f7ff fc68 	bl	8000fcc <selfrel_offset31>
 80016fc:	3404      	adds	r4, #4
 80016fe:	4606      	mov	r6, r0
 8001700:	63ac      	str	r4, [r5, #56]	; 0x38
 8001702:	4628      	mov	r0, r5
 8001704:	f3af 8000 	nop.w
 8001708:	2800      	cmp	r0, #0
 800170a:	f43f af1a 	beq.w	8001542 <__gnu_unwind_pr_common+0xce>
 800170e:	4648      	mov	r0, r9
 8001710:	4632      	mov	r2, r6
 8001712:	210f      	movs	r1, #15
 8001714:	f7ff fe68 	bl	80013e8 <_Unwind_SetGR>
 8001718:	2007      	movs	r0, #7
 800171a:	e713      	b.n	8001544 <__gnu_unwind_pr_common+0xd0>
 800171c:	4608      	mov	r0, r1
 800171e:	3001      	adds	r0, #1
 8001720:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001724:	f7ff fc52 	bl	8000fcc <selfrel_offset31>
 8001728:	210f      	movs	r1, #15
 800172a:	4602      	mov	r2, r0
 800172c:	4648      	mov	r0, r9
 800172e:	f7ff fe5b 	bl	80013e8 <_Unwind_SetGR>
 8001732:	4648      	mov	r0, r9
 8001734:	462a      	mov	r2, r5
 8001736:	4639      	mov	r1, r7
 8001738:	f7ff fe56 	bl	80013e8 <_Unwind_SetGR>
 800173c:	2007      	movs	r0, #7
 800173e:	e701      	b.n	8001544 <__gnu_unwind_pr_common+0xd0>
 8001740:	00000000 	.word	0x00000000

08001744 <__aeabi_unwind_cpp_pr0>:
 8001744:	2300      	movs	r3, #0
 8001746:	e695      	b.n	8001474 <__gnu_unwind_pr_common>

08001748 <__aeabi_unwind_cpp_pr1>:
 8001748:	2301      	movs	r3, #1
 800174a:	e693      	b.n	8001474 <__gnu_unwind_pr_common>

0800174c <__aeabi_unwind_cpp_pr2>:
 800174c:	2302      	movs	r3, #2
 800174e:	e691      	b.n	8001474 <__gnu_unwind_pr_common>

08001750 <_Unwind_VRS_Pop>:
 8001750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001752:	4604      	mov	r4, r0
 8001754:	b0c5      	sub	sp, #276	; 0x114
 8001756:	2904      	cmp	r1, #4
 8001758:	d80d      	bhi.n	8001776 <_Unwind_VRS_Pop+0x26>
 800175a:	e8df f001 	tbb	[pc, r1]
 800175e:	0353      	.short	0x0353
 8001760:	310c      	.short	0x310c
 8001762:	0f          	.byte	0x0f
 8001763:	00          	.byte	0x00
 8001764:	2b01      	cmp	r3, #1
 8001766:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800176a:	b295      	uxth	r5, r2
 800176c:	d162      	bne.n	8001834 <_Unwind_VRS_Pop+0xe4>
 800176e:	1972      	adds	r2, r6, r5
 8001770:	2a10      	cmp	r2, #16
 8001772:	f240 809b 	bls.w	80018ac <_Unwind_VRS_Pop+0x15c>
 8001776:	2002      	movs	r0, #2
 8001778:	b045      	add	sp, #276	; 0x114
 800177a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800177c:	2b00      	cmp	r3, #0
 800177e:	d1fa      	bne.n	8001776 <_Unwind_VRS_Pop+0x26>
 8001780:	2a10      	cmp	r2, #16
 8001782:	d8f8      	bhi.n	8001776 <_Unwind_VRS_Pop+0x26>
 8001784:	6823      	ldr	r3, [r4, #0]
 8001786:	06d8      	lsls	r0, r3, #27
 8001788:	f100 80c6 	bmi.w	8001918 <_Unwind_VRS_Pop+0x1c8>
 800178c:	ae22      	add	r6, sp, #136	; 0x88
 800178e:	4630      	mov	r0, r6
 8001790:	9201      	str	r2, [sp, #4]
 8001792:	f000 f973 	bl	8001a7c <__gnu_Unwind_Save_WMMXC>
 8001796:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001798:	9a01      	ldr	r2, [sp, #4]
 800179a:	2300      	movs	r3, #0
 800179c:	2501      	movs	r5, #1
 800179e:	fa05 f103 	lsl.w	r1, r5, r3
 80017a2:	4211      	tst	r1, r2
 80017a4:	d003      	beq.n	80017ae <_Unwind_VRS_Pop+0x5e>
 80017a6:	6801      	ldr	r1, [r0, #0]
 80017a8:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80017ac:	3004      	adds	r0, #4
 80017ae:	3301      	adds	r3, #1
 80017b0:	2b04      	cmp	r3, #4
 80017b2:	d1f4      	bne.n	800179e <_Unwind_VRS_Pop+0x4e>
 80017b4:	63a0      	str	r0, [r4, #56]	; 0x38
 80017b6:	4630      	mov	r0, r6
 80017b8:	f000 f956 	bl	8001a68 <__gnu_Unwind_Restore_WMMXC>
 80017bc:	2000      	movs	r0, #0
 80017be:	e7db      	b.n	8001778 <_Unwind_VRS_Pop+0x28>
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	d1d8      	bne.n	8001776 <_Unwind_VRS_Pop+0x26>
 80017c4:	0c15      	lsrs	r5, r2, #16
 80017c6:	b297      	uxth	r7, r2
 80017c8:	19eb      	adds	r3, r5, r7
 80017ca:	2b10      	cmp	r3, #16
 80017cc:	d8d3      	bhi.n	8001776 <_Unwind_VRS_Pop+0x26>
 80017ce:	6823      	ldr	r3, [r4, #0]
 80017d0:	071e      	lsls	r6, r3, #28
 80017d2:	f100 80b5 	bmi.w	8001940 <_Unwind_VRS_Pop+0x1f0>
 80017d6:	ae22      	add	r6, sp, #136	; 0x88
 80017d8:	4630      	mov	r0, r6
 80017da:	f000 f923 	bl	8001a24 <__gnu_Unwind_Save_WMMXD>
 80017de:	00ed      	lsls	r5, r5, #3
 80017e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017e2:	b14f      	cbz	r7, 80017f8 <_Unwind_VRS_Pop+0xa8>
 80017e4:	3d04      	subs	r5, #4
 80017e6:	1971      	adds	r1, r6, r5
 80017e8:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80017ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80017f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80017f4:	4283      	cmp	r3, r0
 80017f6:	d1f9      	bne.n	80017ec <_Unwind_VRS_Pop+0x9c>
 80017f8:	4630      	mov	r0, r6
 80017fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80017fc:	f000 f8f0 	bl	80019e0 <__gnu_Unwind_Restore_WMMXD>
 8001800:	2000      	movs	r0, #0
 8001802:	e7b9      	b.n	8001778 <_Unwind_VRS_Pop+0x28>
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1b6      	bne.n	8001776 <_Unwind_VRS_Pop+0x26>
 8001808:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800180a:	b297      	uxth	r7, r2
 800180c:	1d20      	adds	r0, r4, #4
 800180e:	2601      	movs	r6, #1
 8001810:	fa06 f103 	lsl.w	r1, r6, r3
 8001814:	4239      	tst	r1, r7
 8001816:	f103 0301 	add.w	r3, r3, #1
 800181a:	d002      	beq.n	8001822 <_Unwind_VRS_Pop+0xd2>
 800181c:	6829      	ldr	r1, [r5, #0]
 800181e:	6001      	str	r1, [r0, #0]
 8001820:	3504      	adds	r5, #4
 8001822:	2b10      	cmp	r3, #16
 8001824:	f100 0004 	add.w	r0, r0, #4
 8001828:	d1f2      	bne.n	8001810 <_Unwind_VRS_Pop+0xc0>
 800182a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800182e:	d13b      	bne.n	80018a8 <_Unwind_VRS_Pop+0x158>
 8001830:	63a5      	str	r5, [r4, #56]	; 0x38
 8001832:	e7a1      	b.n	8001778 <_Unwind_VRS_Pop+0x28>
 8001834:	2b05      	cmp	r3, #5
 8001836:	d19e      	bne.n	8001776 <_Unwind_VRS_Pop+0x26>
 8001838:	1977      	adds	r7, r6, r5
 800183a:	2f20      	cmp	r7, #32
 800183c:	d89b      	bhi.n	8001776 <_Unwind_VRS_Pop+0x26>
 800183e:	2e0f      	cmp	r6, #15
 8001840:	d966      	bls.n	8001910 <_Unwind_VRS_Pop+0x1c0>
 8001842:	462f      	mov	r7, r5
 8001844:	2d00      	cmp	r5, #0
 8001846:	d13a      	bne.n	80018be <_Unwind_VRS_Pop+0x16e>
 8001848:	462a      	mov	r2, r5
 800184a:	2700      	movs	r7, #0
 800184c:	2a00      	cmp	r2, #0
 800184e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001850:	dd72      	ble.n	8001938 <_Unwind_VRS_Pop+0x1e8>
 8001852:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001856:	4601      	mov	r1, r0
 8001858:	a844      	add	r0, sp, #272	; 0x110
 800185a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800185e:	388c      	subs	r0, #140	; 0x8c
 8001860:	f851 5b04 	ldr.w	r5, [r1], #4
 8001864:	f840 5f04 	str.w	r5, [r0, #4]!
 8001868:	4291      	cmp	r1, r2
 800186a:	d1f9      	bne.n	8001860 <_Unwind_VRS_Pop+0x110>
 800186c:	4608      	mov	r0, r1
 800186e:	b197      	cbz	r7, 8001896 <_Unwind_VRS_Pop+0x146>
 8001870:	2e10      	cmp	r6, #16
 8001872:	4632      	mov	r2, r6
 8001874:	a944      	add	r1, sp, #272	; 0x110
 8001876:	bf38      	it	cc
 8001878:	2210      	movcc	r2, #16
 800187a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800187e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001882:	0079      	lsls	r1, r7, #1
 8001884:	3a04      	subs	r2, #4
 8001886:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800188a:	f850 5b04 	ldr.w	r5, [r0], #4
 800188e:	f842 5f04 	str.w	r5, [r2, #4]!
 8001892:	4288      	cmp	r0, r1
 8001894:	d1f9      	bne.n	800188a <_Unwind_VRS_Pop+0x13a>
 8001896:	2b01      	cmp	r3, #1
 8001898:	d048      	beq.n	800192c <_Unwind_VRS_Pop+0x1dc>
 800189a:	2e0f      	cmp	r6, #15
 800189c:	63a1      	str	r1, [r4, #56]	; 0x38
 800189e:	d933      	bls.n	8001908 <_Unwind_VRS_Pop+0x1b8>
 80018a0:	b117      	cbz	r7, 80018a8 <_Unwind_VRS_Pop+0x158>
 80018a2:	a802      	add	r0, sp, #8
 80018a4:	f000 f894 	bl	80019d0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80018a8:	2000      	movs	r0, #0
 80018aa:	e765      	b.n	8001778 <_Unwind_VRS_Pop+0x28>
 80018ac:	2e0f      	cmp	r6, #15
 80018ae:	f63f af62 	bhi.w	8001776 <_Unwind_VRS_Pop+0x26>
 80018b2:	2700      	movs	r7, #0
 80018b4:	6822      	ldr	r2, [r4, #0]
 80018b6:	07d1      	lsls	r1, r2, #31
 80018b8:	d417      	bmi.n	80018ea <_Unwind_VRS_Pop+0x19a>
 80018ba:	2f00      	cmp	r7, #0
 80018bc:	d060      	beq.n	8001980 <_Unwind_VRS_Pop+0x230>
 80018be:	6822      	ldr	r2, [r4, #0]
 80018c0:	0751      	lsls	r1, r2, #29
 80018c2:	d445      	bmi.n	8001950 <_Unwind_VRS_Pop+0x200>
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d04d      	beq.n	8001964 <_Unwind_VRS_Pop+0x214>
 80018c8:	2e0f      	cmp	r6, #15
 80018ca:	d806      	bhi.n	80018da <_Unwind_VRS_Pop+0x18a>
 80018cc:	a822      	add	r0, sp, #136	; 0x88
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	f000 f87a 	bl	80019c8 <__gnu_Unwind_Save_VFP_D>
 80018d4:	9b01      	ldr	r3, [sp, #4]
 80018d6:	2f00      	cmp	r7, #0
 80018d8:	d0b6      	beq.n	8001848 <_Unwind_VRS_Pop+0xf8>
 80018da:	a802      	add	r0, sp, #8
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	f000 f87b 	bl	80019d8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80018e2:	9b01      	ldr	r3, [sp, #4]
 80018e4:	f1c6 0210 	rsb	r2, r6, #16
 80018e8:	e7b0      	b.n	800184c <_Unwind_VRS_Pop+0xfc>
 80018ea:	f022 0101 	bic.w	r1, r2, #1
 80018ee:	2b05      	cmp	r3, #5
 80018f0:	6021      	str	r1, [r4, #0]
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	4620      	mov	r0, r4
 80018f6:	d03b      	beq.n	8001970 <_Unwind_VRS_Pop+0x220>
 80018f8:	f022 0203 	bic.w	r2, r2, #3
 80018fc:	f840 2b48 	str.w	r2, [r0], #72
 8001900:	f000 f85a 	bl	80019b8 <__gnu_Unwind_Save_VFP>
 8001904:	9b01      	ldr	r3, [sp, #4]
 8001906:	e7d8      	b.n	80018ba <_Unwind_VRS_Pop+0x16a>
 8001908:	a822      	add	r0, sp, #136	; 0x88
 800190a:	f000 f859 	bl	80019c0 <__gnu_Unwind_Restore_VFP_D>
 800190e:	e7c7      	b.n	80018a0 <_Unwind_VRS_Pop+0x150>
 8001910:	2f10      	cmp	r7, #16
 8001912:	d9ce      	bls.n	80018b2 <_Unwind_VRS_Pop+0x162>
 8001914:	3f10      	subs	r7, #16
 8001916:	e7cd      	b.n	80018b4 <_Unwind_VRS_Pop+0x164>
 8001918:	f023 0310 	bic.w	r3, r3, #16
 800191c:	6023      	str	r3, [r4, #0]
 800191e:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001922:	9201      	str	r2, [sp, #4]
 8001924:	f000 f8aa 	bl	8001a7c <__gnu_Unwind_Save_WMMXC>
 8001928:	9a01      	ldr	r2, [sp, #4]
 800192a:	e72f      	b.n	800178c <_Unwind_VRS_Pop+0x3c>
 800192c:	3104      	adds	r1, #4
 800192e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001930:	a822      	add	r0, sp, #136	; 0x88
 8001932:	f000 f83d 	bl	80019b0 <__gnu_Unwind_Restore_VFP>
 8001936:	e7b7      	b.n	80018a8 <_Unwind_VRS_Pop+0x158>
 8001938:	2f00      	cmp	r7, #0
 800193a:	d199      	bne.n	8001870 <_Unwind_VRS_Pop+0x120>
 800193c:	4601      	mov	r1, r0
 800193e:	e7aa      	b.n	8001896 <_Unwind_VRS_Pop+0x146>
 8001940:	f023 0308 	bic.w	r3, r3, #8
 8001944:	6023      	str	r3, [r4, #0]
 8001946:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800194a:	f000 f86b 	bl	8001a24 <__gnu_Unwind_Save_WMMXD>
 800194e:	e742      	b.n	80017d6 <_Unwind_VRS_Pop+0x86>
 8001950:	4620      	mov	r0, r4
 8001952:	f022 0204 	bic.w	r2, r2, #4
 8001956:	f840 2bd0 	str.w	r2, [r0], #208
 800195a:	9301      	str	r3, [sp, #4]
 800195c:	f000 f83c 	bl	80019d8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001960:	9b01      	ldr	r3, [sp, #4]
 8001962:	e7af      	b.n	80018c4 <_Unwind_VRS_Pop+0x174>
 8001964:	a822      	add	r0, sp, #136	; 0x88
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	f000 f826 	bl	80019b8 <__gnu_Unwind_Save_VFP>
 800196c:	9b01      	ldr	r3, [sp, #4]
 800196e:	e7b9      	b.n	80018e4 <_Unwind_VRS_Pop+0x194>
 8001970:	f041 0102 	orr.w	r1, r1, #2
 8001974:	f840 1b48 	str.w	r1, [r0], #72
 8001978:	f000 f826 	bl	80019c8 <__gnu_Unwind_Save_VFP_D>
 800197c:	9b01      	ldr	r3, [sp, #4]
 800197e:	e79c      	b.n	80018ba <_Unwind_VRS_Pop+0x16a>
 8001980:	2b01      	cmp	r3, #1
 8001982:	d003      	beq.n	800198c <_Unwind_VRS_Pop+0x23c>
 8001984:	2e0f      	cmp	r6, #15
 8001986:	f63f af5f 	bhi.w	8001848 <_Unwind_VRS_Pop+0xf8>
 800198a:	e79f      	b.n	80018cc <_Unwind_VRS_Pop+0x17c>
 800198c:	a822      	add	r0, sp, #136	; 0x88
 800198e:	9301      	str	r3, [sp, #4]
 8001990:	f000 f812 	bl	80019b8 <__gnu_Unwind_Save_VFP>
 8001994:	9b01      	ldr	r3, [sp, #4]
 8001996:	e757      	b.n	8001848 <_Unwind_VRS_Pop+0xf8>

08001998 <__restore_core_regs>:
 8001998:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800199c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80019a0:	469c      	mov	ip, r3
 80019a2:	46a6      	mov	lr, r4
 80019a4:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80019a8:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80019ac:	46e5      	mov	sp, ip
 80019ae:	bd00      	pop	{pc}

080019b0 <__gnu_Unwind_Restore_VFP>:
 80019b0:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <__gnu_Unwind_Save_VFP>:
 80019b8:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop

080019c0 <__gnu_Unwind_Restore_VFP_D>:
 80019c0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop

080019c8 <__gnu_Unwind_Save_VFP_D>:
 80019c8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop

080019d0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80019d0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop

080019d8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80019d8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop

080019e0 <__gnu_Unwind_Restore_WMMXD>:
 80019e0:	ecf0 0102 	ldfe	f0, [r0], #8
 80019e4:	ecf0 1102 	ldfe	f1, [r0], #8
 80019e8:	ecf0 2102 	ldfe	f2, [r0], #8
 80019ec:	ecf0 3102 	ldfe	f3, [r0], #8
 80019f0:	ecf0 4102 	ldfe	f4, [r0], #8
 80019f4:	ecf0 5102 	ldfe	f5, [r0], #8
 80019f8:	ecf0 6102 	ldfe	f6, [r0], #8
 80019fc:	ecf0 7102 	ldfe	f7, [r0], #8
 8001a00:	ecf0 8102 	ldfp	f0, [r0], #8
 8001a04:	ecf0 9102 	ldfp	f1, [r0], #8
 8001a08:	ecf0 a102 	ldfp	f2, [r0], #8
 8001a0c:	ecf0 b102 	ldfp	f3, [r0], #8
 8001a10:	ecf0 c102 	ldfp	f4, [r0], #8
 8001a14:	ecf0 d102 	ldfp	f5, [r0], #8
 8001a18:	ecf0 e102 	ldfp	f6, [r0], #8
 8001a1c:	ecf0 f102 	ldfp	f7, [r0], #8
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <__gnu_Unwind_Save_WMMXD>:
 8001a24:	ece0 0102 	stfe	f0, [r0], #8
 8001a28:	ece0 1102 	stfe	f1, [r0], #8
 8001a2c:	ece0 2102 	stfe	f2, [r0], #8
 8001a30:	ece0 3102 	stfe	f3, [r0], #8
 8001a34:	ece0 4102 	stfe	f4, [r0], #8
 8001a38:	ece0 5102 	stfe	f5, [r0], #8
 8001a3c:	ece0 6102 	stfe	f6, [r0], #8
 8001a40:	ece0 7102 	stfe	f7, [r0], #8
 8001a44:	ece0 8102 	stfp	f0, [r0], #8
 8001a48:	ece0 9102 	stfp	f1, [r0], #8
 8001a4c:	ece0 a102 	stfp	f2, [r0], #8
 8001a50:	ece0 b102 	stfp	f3, [r0], #8
 8001a54:	ece0 c102 	stfp	f4, [r0], #8
 8001a58:	ece0 d102 	stfp	f5, [r0], #8
 8001a5c:	ece0 e102 	stfp	f6, [r0], #8
 8001a60:	ece0 f102 	stfp	f7, [r0], #8
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop

08001a68 <__gnu_Unwind_Restore_WMMXC>:
 8001a68:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001a6c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001a70:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001a74:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop

08001a7c <__gnu_Unwind_Save_WMMXC>:
 8001a7c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001a80:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001a84:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001a88:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop

08001a90 <_Unwind_RaiseException>:
 8001a90:	46ec      	mov	ip, sp
 8001a92:	b500      	push	{lr}
 8001a94:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a98:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a9c:	f04f 0300 	mov.w	r3, #0
 8001aa0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001aa4:	a901      	add	r1, sp, #4
 8001aa6:	f7ff fbf3 	bl	8001290 <__gnu_Unwind_RaiseException>
 8001aaa:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001aae:	b012      	add	sp, #72	; 0x48
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop

08001ab4 <_Unwind_Resume>:
 8001ab4:	46ec      	mov	ip, sp
 8001ab6:	b500      	push	{lr}
 8001ab8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001abc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ac0:	f04f 0300 	mov.w	r3, #0
 8001ac4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001ac8:	a901      	add	r1, sp, #4
 8001aca:	f7ff fc1b 	bl	8001304 <__gnu_Unwind_Resume>
 8001ace:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001ad2:	b012      	add	sp, #72	; 0x48
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop

08001ad8 <_Unwind_Resume_or_Rethrow>:
 8001ad8:	46ec      	mov	ip, sp
 8001ada:	b500      	push	{lr}
 8001adc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ae0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001aec:	a901      	add	r1, sp, #4
 8001aee:	f7ff fc2b 	bl	8001348 <__gnu_Unwind_Resume_or_Rethrow>
 8001af2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001af6:	b012      	add	sp, #72	; 0x48
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop

08001afc <_Unwind_ForcedUnwind>:
 8001afc:	46ec      	mov	ip, sp
 8001afe:	b500      	push	{lr}
 8001b00:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001b04:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001b08:	f04f 0300 	mov.w	r3, #0
 8001b0c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001b10:	ab01      	add	r3, sp, #4
 8001b12:	f7ff fbed 	bl	80012f0 <__gnu_Unwind_ForcedUnwind>
 8001b16:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001b1a:	b012      	add	sp, #72	; 0x48
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop

08001b20 <_Unwind_Backtrace>:
 8001b20:	46ec      	mov	ip, sp
 8001b22:	b500      	push	{lr}
 8001b24:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001b28:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001b2c:	f04f 0300 	mov.w	r3, #0
 8001b30:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001b34:	aa01      	add	r2, sp, #4
 8001b36:	f7ff fc65 	bl	8001404 <__gnu_Unwind_Backtrace>
 8001b3a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001b3e:	b012      	add	sp, #72	; 0x48
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop

08001b44 <next_unwind_byte>:
 8001b44:	7a02      	ldrb	r2, [r0, #8]
 8001b46:	b91a      	cbnz	r2, 8001b50 <next_unwind_byte+0xc>
 8001b48:	7a43      	ldrb	r3, [r0, #9]
 8001b4a:	b943      	cbnz	r3, 8001b5e <next_unwind_byte+0x1a>
 8001b4c:	20b0      	movs	r0, #176	; 0xb0
 8001b4e:	4770      	bx	lr
 8001b50:	6803      	ldr	r3, [r0, #0]
 8001b52:	3a01      	subs	r2, #1
 8001b54:	7202      	strb	r2, [r0, #8]
 8001b56:	021a      	lsls	r2, r3, #8
 8001b58:	6002      	str	r2, [r0, #0]
 8001b5a:	0e18      	lsrs	r0, r3, #24
 8001b5c:	4770      	bx	lr
 8001b5e:	6842      	ldr	r2, [r0, #4]
 8001b60:	3b01      	subs	r3, #1
 8001b62:	b410      	push	{r4}
 8001b64:	7243      	strb	r3, [r0, #9]
 8001b66:	6813      	ldr	r3, [r2, #0]
 8001b68:	2103      	movs	r1, #3
 8001b6a:	1d14      	adds	r4, r2, #4
 8001b6c:	7201      	strb	r1, [r0, #8]
 8001b6e:	021a      	lsls	r2, r3, #8
 8001b70:	6044      	str	r4, [r0, #4]
 8001b72:	6002      	str	r2, [r0, #0]
 8001b74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b78:	0e18      	lsrs	r0, r3, #24
 8001b7a:	4770      	bx	lr

08001b7c <_Unwind_GetGR.constprop.0>:
 8001b7c:	b500      	push	{lr}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	aa03      	add	r2, sp, #12
 8001b82:	2300      	movs	r3, #0
 8001b84:	9200      	str	r2, [sp, #0]
 8001b86:	4619      	mov	r1, r3
 8001b88:	220c      	movs	r2, #12
 8001b8a:	f7ff fbed 	bl	8001368 <_Unwind_VRS_Get>
 8001b8e:	9803      	ldr	r0, [sp, #12]
 8001b90:	b005      	add	sp, #20
 8001b92:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b96:	bf00      	nop

08001b98 <unwind_UCB_from_context>:
 8001b98:	e7f0      	b.n	8001b7c <_Unwind_GetGR.constprop.0>
 8001b9a:	bf00      	nop

08001b9c <__gnu_unwind_execute>:
 8001b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ba0:	4606      	mov	r6, r0
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	460f      	mov	r7, r1
 8001ba6:	f04f 0800 	mov.w	r8, #0
 8001baa:	4638      	mov	r0, r7
 8001bac:	f7ff ffca 	bl	8001b44 <next_unwind_byte>
 8001bb0:	28b0      	cmp	r0, #176	; 0xb0
 8001bb2:	4604      	mov	r4, r0
 8001bb4:	d023      	beq.n	8001bfe <__gnu_unwind_execute+0x62>
 8001bb6:	0605      	lsls	r5, r0, #24
 8001bb8:	d427      	bmi.n	8001c0a <__gnu_unwind_execute+0x6e>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f10d 090c 	add.w	r9, sp, #12
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	0085      	lsls	r5, r0, #2
 8001bc4:	220d      	movs	r2, #13
 8001bc6:	f8cd 9000 	str.w	r9, [sp]
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f7ff fbcc 	bl	8001368 <_Unwind_VRS_Get>
 8001bd0:	b2ed      	uxtb	r5, r5
 8001bd2:	9b03      	ldr	r3, [sp, #12]
 8001bd4:	f8cd 9000 	str.w	r9, [sp]
 8001bd8:	0660      	lsls	r0, r4, #25
 8001bda:	f105 0504 	add.w	r5, r5, #4
 8001bde:	bf4c      	ite	mi
 8001be0:	1b5d      	submi	r5, r3, r5
 8001be2:	18ed      	addpl	r5, r5, r3
 8001be4:	2300      	movs	r3, #0
 8001be6:	4619      	mov	r1, r3
 8001be8:	220d      	movs	r2, #13
 8001bea:	4630      	mov	r0, r6
 8001bec:	9503      	str	r5, [sp, #12]
 8001bee:	f7ff fbe1 	bl	80013b4 <_Unwind_VRS_Set>
 8001bf2:	4638      	mov	r0, r7
 8001bf4:	f7ff ffa6 	bl	8001b44 <next_unwind_byte>
 8001bf8:	28b0      	cmp	r0, #176	; 0xb0
 8001bfa:	4604      	mov	r4, r0
 8001bfc:	d1db      	bne.n	8001bb6 <__gnu_unwind_execute+0x1a>
 8001bfe:	f1b8 0f00 	cmp.w	r8, #0
 8001c02:	f000 8095 	beq.w	8001d30 <__gnu_unwind_execute+0x194>
 8001c06:	2000      	movs	r0, #0
 8001c08:	e01c      	b.n	8001c44 <__gnu_unwind_execute+0xa8>
 8001c0a:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001c0e:	2b80      	cmp	r3, #128	; 0x80
 8001c10:	d05d      	beq.n	8001cce <__gnu_unwind_execute+0x132>
 8001c12:	2b90      	cmp	r3, #144	; 0x90
 8001c14:	d019      	beq.n	8001c4a <__gnu_unwind_execute+0xae>
 8001c16:	2ba0      	cmp	r3, #160	; 0xa0
 8001c18:	d02c      	beq.n	8001c74 <__gnu_unwind_execute+0xd8>
 8001c1a:	2bb0      	cmp	r3, #176	; 0xb0
 8001c1c:	d03f      	beq.n	8001c9e <__gnu_unwind_execute+0x102>
 8001c1e:	2bc0      	cmp	r3, #192	; 0xc0
 8001c20:	d06c      	beq.n	8001cfc <__gnu_unwind_execute+0x160>
 8001c22:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c26:	2bd0      	cmp	r3, #208	; 0xd0
 8001c28:	d10b      	bne.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001c2a:	f000 0207 	and.w	r2, r0, #7
 8001c2e:	3201      	adds	r2, #1
 8001c30:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001c34:	2305      	movs	r3, #5
 8001c36:	2101      	movs	r1, #1
 8001c38:	4630      	mov	r0, r6
 8001c3a:	f7ff fd89 	bl	8001750 <_Unwind_VRS_Pop>
 8001c3e:	2800      	cmp	r0, #0
 8001c40:	d0b3      	beq.n	8001baa <__gnu_unwind_execute+0xe>
 8001c42:	2009      	movs	r0, #9
 8001c44:	b005      	add	sp, #20
 8001c46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c4a:	f000 030d 	and.w	r3, r0, #13
 8001c4e:	2b0d      	cmp	r3, #13
 8001c50:	d0f7      	beq.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001c52:	ad03      	add	r5, sp, #12
 8001c54:	2300      	movs	r3, #0
 8001c56:	f000 020f 	and.w	r2, r0, #15
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	9500      	str	r5, [sp, #0]
 8001c5e:	4630      	mov	r0, r6
 8001c60:	f7ff fb82 	bl	8001368 <_Unwind_VRS_Get>
 8001c64:	2300      	movs	r3, #0
 8001c66:	9500      	str	r5, [sp, #0]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	220d      	movs	r2, #13
 8001c6c:	4630      	mov	r0, r6
 8001c6e:	f7ff fba1 	bl	80013b4 <_Unwind_VRS_Set>
 8001c72:	e79a      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001c74:	43c2      	mvns	r2, r0
 8001c76:	f002 0307 	and.w	r3, r2, #7
 8001c7a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001c7e:	411a      	asrs	r2, r3
 8001c80:	0701      	lsls	r1, r0, #28
 8001c82:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001c86:	f04f 0300 	mov.w	r3, #0
 8001c8a:	bf48      	it	mi
 8001c8c:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001c90:	4619      	mov	r1, r3
 8001c92:	4630      	mov	r0, r6
 8001c94:	f7ff fd5c 	bl	8001750 <_Unwind_VRS_Pop>
 8001c98:	2800      	cmp	r0, #0
 8001c9a:	d1d2      	bne.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001c9c:	e785      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001c9e:	28b1      	cmp	r0, #177	; 0xb1
 8001ca0:	d057      	beq.n	8001d52 <__gnu_unwind_execute+0x1b6>
 8001ca2:	28b2      	cmp	r0, #178	; 0xb2
 8001ca4:	d068      	beq.n	8001d78 <__gnu_unwind_execute+0x1dc>
 8001ca6:	28b3      	cmp	r0, #179	; 0xb3
 8001ca8:	f000 8095 	beq.w	8001dd6 <__gnu_unwind_execute+0x23a>
 8001cac:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001cb0:	2bb4      	cmp	r3, #180	; 0xb4
 8001cb2:	d0c6      	beq.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001cb4:	f000 0207 	and.w	r2, r0, #7
 8001cb8:	3201      	adds	r2, #1
 8001cba:	2301      	movs	r3, #1
 8001cbc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4630      	mov	r0, r6
 8001cc4:	f7ff fd44 	bl	8001750 <_Unwind_VRS_Pop>
 8001cc8:	2800      	cmp	r0, #0
 8001cca:	d1ba      	bne.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001ccc:	e76d      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001cce:	4638      	mov	r0, r7
 8001cd0:	f7ff ff38 	bl	8001b44 <next_unwind_byte>
 8001cd4:	0224      	lsls	r4, r4, #8
 8001cd6:	4304      	orrs	r4, r0
 8001cd8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001cdc:	d0b1      	beq.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001cde:	0124      	lsls	r4, r4, #4
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	b2a2      	uxth	r2, r4
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4630      	mov	r0, r6
 8001ce8:	f7ff fd32 	bl	8001750 <_Unwind_VRS_Pop>
 8001cec:	2800      	cmp	r0, #0
 8001cee:	d1a8      	bne.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001cf0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001cf4:	bf18      	it	ne
 8001cf6:	f04f 0801 	movne.w	r8, #1
 8001cfa:	e756      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001cfc:	28c6      	cmp	r0, #198	; 0xc6
 8001cfe:	d07d      	beq.n	8001dfc <__gnu_unwind_execute+0x260>
 8001d00:	28c7      	cmp	r0, #199	; 0xc7
 8001d02:	f000 8086 	beq.w	8001e12 <__gnu_unwind_execute+0x276>
 8001d06:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001d0a:	2bc0      	cmp	r3, #192	; 0xc0
 8001d0c:	f000 8094 	beq.w	8001e38 <__gnu_unwind_execute+0x29c>
 8001d10:	28c8      	cmp	r0, #200	; 0xc8
 8001d12:	f000 809f 	beq.w	8001e54 <__gnu_unwind_execute+0x2b8>
 8001d16:	28c9      	cmp	r0, #201	; 0xc9
 8001d18:	d193      	bne.n	8001c42 <__gnu_unwind_execute+0xa6>
 8001d1a:	4638      	mov	r0, r7
 8001d1c:	f7ff ff12 	bl	8001b44 <next_unwind_byte>
 8001d20:	0302      	lsls	r2, r0, #12
 8001d22:	f000 000f 	and.w	r0, r0, #15
 8001d26:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001d2a:	3001      	adds	r0, #1
 8001d2c:	4302      	orrs	r2, r0
 8001d2e:	e781      	b.n	8001c34 <__gnu_unwind_execute+0x98>
 8001d30:	ac03      	add	r4, sp, #12
 8001d32:	4643      	mov	r3, r8
 8001d34:	220e      	movs	r2, #14
 8001d36:	4641      	mov	r1, r8
 8001d38:	9400      	str	r4, [sp, #0]
 8001d3a:	4630      	mov	r0, r6
 8001d3c:	f7ff fb14 	bl	8001368 <_Unwind_VRS_Get>
 8001d40:	9400      	str	r4, [sp, #0]
 8001d42:	4630      	mov	r0, r6
 8001d44:	4643      	mov	r3, r8
 8001d46:	220f      	movs	r2, #15
 8001d48:	4641      	mov	r1, r8
 8001d4a:	f7ff fb33 	bl	80013b4 <_Unwind_VRS_Set>
 8001d4e:	4640      	mov	r0, r8
 8001d50:	e778      	b.n	8001c44 <__gnu_unwind_execute+0xa8>
 8001d52:	4638      	mov	r0, r7
 8001d54:	f7ff fef6 	bl	8001b44 <next_unwind_byte>
 8001d58:	2800      	cmp	r0, #0
 8001d5a:	f43f af72 	beq.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001d5e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d62:	f47f af6e 	bne.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001d66:	4602      	mov	r2, r0
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4630      	mov	r0, r6
 8001d6c:	f7ff fcf0 	bl	8001750 <_Unwind_VRS_Pop>
 8001d70:	2800      	cmp	r0, #0
 8001d72:	f47f af66 	bne.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001d76:	e718      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f10d 090c 	add.w	r9, sp, #12
 8001d7e:	220d      	movs	r2, #13
 8001d80:	4619      	mov	r1, r3
 8001d82:	f8cd 9000 	str.w	r9, [sp]
 8001d86:	4630      	mov	r0, r6
 8001d88:	f7ff faee 	bl	8001368 <_Unwind_VRS_Get>
 8001d8c:	4638      	mov	r0, r7
 8001d8e:	f7ff fed9 	bl	8001b44 <next_unwind_byte>
 8001d92:	0602      	lsls	r2, r0, #24
 8001d94:	f04f 0402 	mov.w	r4, #2
 8001d98:	d50c      	bpl.n	8001db4 <__gnu_unwind_execute+0x218>
 8001d9a:	9b03      	ldr	r3, [sp, #12]
 8001d9c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001da0:	40a0      	lsls	r0, r4
 8001da2:	4403      	add	r3, r0
 8001da4:	4638      	mov	r0, r7
 8001da6:	9303      	str	r3, [sp, #12]
 8001da8:	f7ff fecc 	bl	8001b44 <next_unwind_byte>
 8001dac:	0603      	lsls	r3, r0, #24
 8001dae:	f104 0407 	add.w	r4, r4, #7
 8001db2:	d4f2      	bmi.n	8001d9a <__gnu_unwind_execute+0x1fe>
 8001db4:	9b03      	ldr	r3, [sp, #12]
 8001db6:	f8cd 9000 	str.w	r9, [sp]
 8001dba:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001dbe:	40a2      	lsls	r2, r4
 8001dc0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	4414      	add	r4, r2
 8001dc8:	4619      	mov	r1, r3
 8001dca:	220d      	movs	r2, #13
 8001dcc:	4630      	mov	r0, r6
 8001dce:	9403      	str	r4, [sp, #12]
 8001dd0:	f7ff faf0 	bl	80013b4 <_Unwind_VRS_Set>
 8001dd4:	e6e9      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001dd6:	4638      	mov	r0, r7
 8001dd8:	f7ff feb4 	bl	8001b44 <next_unwind_byte>
 8001ddc:	0301      	lsls	r1, r0, #12
 8001dde:	f000 000f 	and.w	r0, r0, #15
 8001de2:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001de6:	1c42      	adds	r2, r0, #1
 8001de8:	2301      	movs	r3, #1
 8001dea:	430a      	orrs	r2, r1
 8001dec:	4630      	mov	r0, r6
 8001dee:	4619      	mov	r1, r3
 8001df0:	f7ff fcae 	bl	8001750 <_Unwind_VRS_Pop>
 8001df4:	2800      	cmp	r0, #0
 8001df6:	f47f af24 	bne.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001dfa:	e6d6      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001dfc:	4638      	mov	r0, r7
 8001dfe:	f7ff fea1 	bl	8001b44 <next_unwind_byte>
 8001e02:	0301      	lsls	r1, r0, #12
 8001e04:	f000 000f 	and.w	r0, r0, #15
 8001e08:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001e0c:	1c42      	adds	r2, r0, #1
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e7eb      	b.n	8001dea <__gnu_unwind_execute+0x24e>
 8001e12:	4638      	mov	r0, r7
 8001e14:	f7ff fe96 	bl	8001b44 <next_unwind_byte>
 8001e18:	2800      	cmp	r0, #0
 8001e1a:	f43f af12 	beq.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001e1e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001e22:	f47f af0e 	bne.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001e26:	4602      	mov	r2, r0
 8001e28:	2104      	movs	r1, #4
 8001e2a:	4630      	mov	r0, r6
 8001e2c:	f7ff fc90 	bl	8001750 <_Unwind_VRS_Pop>
 8001e30:	2800      	cmp	r0, #0
 8001e32:	f47f af06 	bne.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001e36:	e6b8      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001e38:	f000 020f 	and.w	r2, r0, #15
 8001e3c:	3201      	adds	r2, #1
 8001e3e:	2303      	movs	r3, #3
 8001e40:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001e44:	4619      	mov	r1, r3
 8001e46:	4630      	mov	r0, r6
 8001e48:	f7ff fc82 	bl	8001750 <_Unwind_VRS_Pop>
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	f47f aef8 	bne.w	8001c42 <__gnu_unwind_execute+0xa6>
 8001e52:	e6aa      	b.n	8001baa <__gnu_unwind_execute+0xe>
 8001e54:	4638      	mov	r0, r7
 8001e56:	f7ff fe75 	bl	8001b44 <next_unwind_byte>
 8001e5a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001e5e:	f000 030f 	and.w	r3, r0, #15
 8001e62:	3210      	adds	r2, #16
 8001e64:	3301      	adds	r3, #1
 8001e66:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001e6a:	e6e3      	b.n	8001c34 <__gnu_unwind_execute+0x98>

08001e6c <__gnu_unwind_frame>:
 8001e6c:	b510      	push	{r4, lr}
 8001e6e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001e70:	b084      	sub	sp, #16
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	2003      	movs	r0, #3
 8001e76:	f88d 000c 	strb.w	r0, [sp, #12]
 8001e7a:	79dc      	ldrb	r4, [r3, #7]
 8001e7c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001e80:	0212      	lsls	r2, r2, #8
 8001e82:	3308      	adds	r3, #8
 8001e84:	4608      	mov	r0, r1
 8001e86:	a901      	add	r1, sp, #4
 8001e88:	9201      	str	r2, [sp, #4]
 8001e8a:	9302      	str	r3, [sp, #8]
 8001e8c:	f7ff fe86 	bl	8001b9c <__gnu_unwind_execute>
 8001e90:	b004      	add	sp, #16
 8001e92:	bd10      	pop	{r4, pc}

08001e94 <_Unwind_GetRegionStart>:
 8001e94:	b508      	push	{r3, lr}
 8001e96:	f7ff fe7f 	bl	8001b98 <unwind_UCB_from_context>
 8001e9a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001e9c:	bd08      	pop	{r3, pc}
 8001e9e:	bf00      	nop

08001ea0 <_Unwind_GetLanguageSpecificData>:
 8001ea0:	b508      	push	{r3, lr}
 8001ea2:	f7ff fe79 	bl	8001b98 <unwind_UCB_from_context>
 8001ea6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001ea8:	79c3      	ldrb	r3, [r0, #7]
 8001eaa:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001eae:	3008      	adds	r0, #8
 8001eb0:	bd08      	pop	{r3, pc}
 8001eb2:	bf00      	nop

08001eb4 <_Unwind_GetTextRelBase>:
 8001eb4:	b508      	push	{r3, lr}
 8001eb6:	f00a fb75 	bl	800c5a4 <abort>
 8001eba:	bf00      	nop

08001ebc <_Unwind_GetDataRelBase>:
 8001ebc:	b508      	push	{r3, lr}
 8001ebe:	f7ff fff9 	bl	8001eb4 <_Unwind_GetTextRelBase>
 8001ec2:	bf00      	nop

08001ec4 <__aeabi_idiv0>:
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop

08001ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eca:	4a0e      	ldr	r2, [pc, #56]	; (8001f04 <HAL_InitTick+0x3c>)
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <HAL_InitTick+0x40>)
{
 8001ece:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ed0:	7818      	ldrb	r0, [r3, #0]
 8001ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ed6:	fbb3 f3f0 	udiv	r3, r3, r0
 8001eda:	6810      	ldr	r0, [r2, #0]
 8001edc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ee0:	f000 fbb8 	bl	8002654 <HAL_SYSTICK_Config>
 8001ee4:	4604      	mov	r4, r0
 8001ee6:	b958      	cbnz	r0, 8001f00 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ee8:	2d0f      	cmp	r5, #15
 8001eea:	d809      	bhi.n	8001f00 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eec:	4602      	mov	r2, r0
 8001eee:	4629      	mov	r1, r5
 8001ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef4:	f000 fb6c 	bl	80025d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ef8:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <HAL_InitTick+0x44>)
 8001efa:	4620      	mov	r0, r4
 8001efc:	601d      	str	r5, [r3, #0]
 8001efe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001f00:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001f02:	bd38      	pop	{r3, r4, r5, pc}
 8001f04:	20000008 	.word	0x20000008
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	20000004 	.word	0x20000004

08001f10 <HAL_Init>:
{
 8001f10:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_Init+0x30>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f1a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f22:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f2a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	f000 fb3d 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f32:	2000      	movs	r0, #0
 8001f34:	f7ff ffc8 	bl	8001ec8 <HAL_InitTick>
  HAL_MspInit();
 8001f38:	f002 fd2e 	bl	8004998 <HAL_MspInit>
}
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	bd08      	pop	{r3, pc}
 8001f40:	40023c00 	.word	0x40023c00

08001f44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001f44:	4a03      	ldr	r2, [pc, #12]	; (8001f54 <HAL_IncTick+0x10>)
 8001f46:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <HAL_IncTick+0x14>)
 8001f48:	6811      	ldr	r1, [r2, #0]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	440b      	add	r3, r1
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000704 	.word	0x20000704
 8001f58:	20000000 	.word	0x20000000

08001f5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001f5c:	4b01      	ldr	r3, [pc, #4]	; (8001f64 <HAL_GetTick+0x8>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
}
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000704 	.word	0x20000704

08001f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f68:	b538      	push	{r3, r4, r5, lr}
 8001f6a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f6c:	f7ff fff6 	bl	8001f5c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f70:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001f72:	bf1c      	itt	ne
 8001f74:	4b05      	ldrne	r3, [pc, #20]	; (8001f8c <HAL_Delay+0x24>)
 8001f76:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001f78:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001f7a:	bf18      	it	ne
 8001f7c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f7e:	f7ff ffed 	bl	8001f5c <HAL_GetTick>
 8001f82:	1b40      	subs	r0, r0, r5
 8001f84:	4284      	cmp	r4, r0
 8001f86:	d8fa      	bhi.n	8001f7e <HAL_Delay+0x16>
  {
  }
}
 8001f88:	bd38      	pop	{r3, r4, r5, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000000 	.word	0x20000000

08001f90 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f90:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f92:	4604      	mov	r4, r0
 8001f94:	2800      	cmp	r0, #0
 8001f96:	d06e      	beq.n	8002076 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f98:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001f9c:	b90b      	cbnz	r3, 8001fa2 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f9e:	f001 fed5 	bl	8003d4c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001fa2:	6822      	ldr	r2, [r4, #0]
 8001fa4:	6813      	ldr	r3, [r2, #0]
 8001fa6:	f023 0302 	bic.w	r3, r3, #2
 8001faa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fac:	f7ff ffd6 	bl	8001f5c <HAL_GetTick>
 8001fb0:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fb2:	6823      	ldr	r3, [r4, #0]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	0791      	lsls	r1, r2, #30
 8001fb8:	d451      	bmi.n	800205e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fc2:	f7ff ffcb 	bl	8001f5c <HAL_GetTick>
 8001fc6:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	07d2      	lsls	r2, r2, #31
 8001fce:	d554      	bpl.n	800207a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fd0:	7e22      	ldrb	r2, [r4, #24]
 8001fd2:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	bf0c      	ite	eq
 8001fd8:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fdc:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001fe0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001fe2:	7e62      	ldrb	r2, [r4, #25]
 8001fe4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	bf0c      	ite	eq
 8001fea:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001fee:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001ff2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ff4:	7ea2      	ldrb	r2, [r4, #26]
 8001ff6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	bf0c      	ite	eq
 8001ffc:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002000:	f022 0220 	bicne.w	r2, r2, #32
 8002004:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002006:	7ee2      	ldrb	r2, [r4, #27]
 8002008:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	bf0c      	ite	eq
 800200e:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002012:	f042 0210 	orrne.w	r2, r2, #16
 8002016:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002018:	7f22      	ldrb	r2, [r4, #28]
 800201a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	bf0c      	ite	eq
 8002020:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002024:	f022 0208 	bicne.w	r2, r2, #8
 8002028:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800202a:	7f62      	ldrb	r2, [r4, #29]
 800202c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	bf0c      	ite	eq
 8002032:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002036:	f022 0204 	bicne.w	r2, r2, #4
 800203a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800203c:	68e1      	ldr	r1, [r4, #12]
 800203e:	68a2      	ldr	r2, [r4, #8]
 8002040:	430a      	orrs	r2, r1
 8002042:	6921      	ldr	r1, [r4, #16]
 8002044:	430a      	orrs	r2, r1
 8002046:	6961      	ldr	r1, [r4, #20]
 8002048:	430a      	orrs	r2, r1
 800204a:	6861      	ldr	r1, [r4, #4]
 800204c:	3901      	subs	r1, #1
 800204e:	430a      	orrs	r2, r1
 8002050:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002052:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002054:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002056:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8002058:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 800205c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800205e:	f7ff ff7d 	bl	8001f5c <HAL_GetTick>
 8002062:	1b40      	subs	r0, r0, r5
 8002064:	280a      	cmp	r0, #10
 8002066:	d9a4      	bls.n	8001fb2 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800206a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800206e:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8002070:	2305      	movs	r3, #5
 8002072:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8002076:	2001      	movs	r0, #1
}
 8002078:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800207a:	f7ff ff6f 	bl	8001f5c <HAL_GetTick>
 800207e:	1b40      	subs	r0, r0, r5
 8002080:	280a      	cmp	r0, #10
 8002082:	d9a1      	bls.n	8001fc8 <HAL_CAN_Init+0x38>
 8002084:	e7f0      	b.n	8002068 <HAL_CAN_Init+0xd8>
	...

08002088 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002088:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800208c:	3b01      	subs	r3, #1
 800208e:	2b01      	cmp	r3, #1
{
 8002090:	b530      	push	{r4, r5, lr}
  if ((state == HAL_CAN_STATE_READY) ||
 8002092:	d879      	bhi.n	8002188 <HAL_CAN_ConfigFilter+0x100>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002094:	4b3f      	ldr	r3, [pc, #252]	; (8002194 <HAL_CAN_ConfigFilter+0x10c>)
 8002096:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800209a:	f042 0201 	orr.w	r2, r2, #1
 800209e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80020a2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80020a6:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80020aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80020ae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80020b2:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80020b4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80020b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80020bc:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80020be:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80020c2:	f000 021f 	and.w	r2, r0, #31
 80020c6:	2401      	movs	r4, #1
 80020c8:	4094      	lsls	r4, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80020ca:	43e2      	mvns	r2, r4
 80020cc:	4015      	ands	r5, r2
 80020ce:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80020d2:	69cd      	ldr	r5, [r1, #28]
 80020d4:	2d00      	cmp	r5, #0
 80020d6:	d136      	bne.n	8002146 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80020d8:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80020dc:	4015      	ands	r5, r2
 80020de:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 80020e2:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80020e4:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80020e6:	888b      	ldrh	r3, [r1, #4]
 80020e8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80020ec:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80020f0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020f4:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020f8:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80020fa:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020fc:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002100:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002104:	6988      	ldr	r0, [r1, #24]
 8002106:	4b23      	ldr	r3, [pc, #140]	; (8002194 <HAL_CAN_ConfigFilter+0x10c>)
 8002108:	2800      	cmp	r0, #0
 800210a:	d135      	bne.n	8002178 <HAL_CAN_ConfigFilter+0xf0>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800210c:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8002110:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002112:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002116:	6908      	ldr	r0, [r1, #16]
 8002118:	bb90      	cbnz	r0, 8002180 <HAL_CAN_ConfigFilter+0xf8>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800211a:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800211e:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002120:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002124:	6a0b      	ldr	r3, [r1, #32]
 8002126:	4a1b      	ldr	r2, [pc, #108]	; (8002194 <HAL_CAN_ConfigFilter+0x10c>)
 8002128:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800212a:	bf02      	ittt	eq
 800212c:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 8002130:	4323      	orreq	r3, r4
 8002132:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002136:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 800213a:	f023 0301 	bic.w	r3, r3, #1
 800213e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002142:	2000      	movs	r0, #0
 8002144:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002146:	2d01      	cmp	r5, #1
 8002148:	d1dc      	bne.n	8002104 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800214a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800214e:	4325      	orrs	r5, r4
 8002150:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002154:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002156:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002158:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800215c:	00c3      	lsls	r3, r0, #3
 800215e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002162:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002166:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002168:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800216c:	688d      	ldr	r5, [r1, #8]
 800216e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002172:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 8002176:	e7c5      	b.n	8002104 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002178:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800217c:	4320      	orrs	r0, r4
 800217e:	e7c8      	b.n	8002112 <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002180:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002184:	4322      	orrs	r2, r4
 8002186:	e7cb      	b.n	8002120 <HAL_CAN_ConfigFilter+0x98>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002188:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800218a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800218e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002190:	2001      	movs	r0, #1
  }
}
 8002192:	bd30      	pop	{r4, r5, pc}
 8002194:	40006400 	.word	0x40006400

08002198 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002198:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800219a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800219e:	2b01      	cmp	r3, #1
{
 80021a0:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80021a2:	d11f      	bne.n	80021e4 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80021a4:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80021a6:	2302      	movs	r3, #2
 80021a8:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80021ac:	6813      	ldr	r3, [r2, #0]
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021b4:	f7ff fed2 	bl	8001f5c <HAL_GetTick>
 80021b8:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021ba:	6823      	ldr	r3, [r4, #0]
 80021bc:	6858      	ldr	r0, [r3, #4]
 80021be:	f010 0001 	ands.w	r0, r0, #1
 80021c2:	d101      	bne.n	80021c8 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80021c4:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80021c6:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80021c8:	f7ff fec8 	bl	8001f5c <HAL_GetTick>
 80021cc:	1b40      	subs	r0, r0, r5
 80021ce:	280a      	cmp	r0, #10
 80021d0:	d9f3      	bls.n	80021ba <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80021d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80021da:	2305      	movs	r3, #5
 80021dc:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 80021e0:	2001      	movs	r0, #1
  }
}
 80021e2:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80021e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021ea:	6243      	str	r3, [r0, #36]	; 0x24
 80021ec:	e7f8      	b.n	80021e0 <HAL_CAN_Start+0x48>

080021ee <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80021ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80021f0:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80021f4:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80021f6:	3d01      	subs	r5, #1
 80021f8:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80021fa:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 80021fc:	d840      	bhi.n	8002280 <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80021fe:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8002202:	d039      	beq.n	8002278 <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002204:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002208:	2c03      	cmp	r4, #3
 800220a:	f04f 0501 	mov.w	r5, #1
 800220e:	d105      	bne.n	800221c <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002210:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002212:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002216:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002218:	2001      	movs	r0, #1
  }
}
 800221a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800221c:	40a5      	lsls	r5, r4
 800221e:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8002220:	6888      	ldr	r0, [r1, #8]
 8002222:	68cf      	ldr	r7, [r1, #12]
 8002224:	f104 0318 	add.w	r3, r4, #24
 8002228:	bb08      	cbnz	r0, 800226e <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800222a:	6808      	ldr	r0, [r1, #0]
 800222c:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	0124      	lsls	r4, r4, #4
 8002234:	50f0      	str	r0, [r6, r3]
 8002236:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002238:	6908      	ldr	r0, [r1, #16]
      if (pHeader->TransmitGlobalTime == ENABLE)
 800223a:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800223c:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002240:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002242:	bf02      	ittt	eq
 8002244:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8002248:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 800224c:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002250:	4434      	add	r4, r6
 8002252:	6851      	ldr	r1, [r2, #4]
 8002254:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002258:	6812      	ldr	r2, [r2, #0]
 800225a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800225e:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 800226a:	2000      	movs	r0, #0
 800226c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800226e:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8002270:	4338      	orrs	r0, r7
 8002272:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8002276:	e7db      	b.n	8002230 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002278:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800227a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800227e:	e7ca      	b.n	8002216 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002280:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002282:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002286:	e7c6      	b.n	8002216 <HAL_CAN_AddTxMessage+0x28>

08002288 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002288:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 800228a:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800228e:	3c01      	subs	r4, #1
 8002290:	2c01      	cmp	r4, #1
 8002292:	d86b      	bhi.n	800236c <HAL_CAN_GetRxMessage+0xe4>
 8002294:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002296:	b941      	cbnz	r1, 80022aa <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002298:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800229a:	07a4      	lsls	r4, r4, #30
 800229c:	d107      	bne.n	80022ae <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800229e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80022a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022a4:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80022a6:	2001      	movs	r0, #1
  }
}
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80022aa:	6934      	ldr	r4, [r6, #16]
 80022ac:	e7f5      	b.n	800229a <HAL_CAN_GetRxMessage+0x12>
 80022ae:	010c      	lsls	r4, r1, #4
 80022b0:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80022b2:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80022b6:	f007 0704 	and.w	r7, r7, #4
 80022ba:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80022bc:	2f00      	cmp	r7, #0
 80022be:	d14b      	bne.n	8002358 <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80022c0:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80022c4:	0d7f      	lsrs	r7, r7, #21
 80022c6:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80022c8:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80022cc:	f3c7 0740 	ubfx	r7, r7, #1, #1
 80022d0:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80022d2:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 80022d6:	f007 070f 	and.w	r7, r7, #15
 80022da:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022dc:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022e0:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80022e4:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022e6:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022ea:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022ec:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022ee:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80022f0:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 80022f4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80022f6:	6802      	ldr	r2, [r0, #0]
 80022f8:	4422      	add	r2, r4
 80022fa:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80022fe:	0a12      	lsrs	r2, r2, #8
 8002300:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002302:	6802      	ldr	r2, [r0, #0]
 8002304:	4422      	add	r2, r4
 8002306:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800230a:	0c12      	lsrs	r2, r2, #16
 800230c:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800230e:	6802      	ldr	r2, [r0, #0]
 8002310:	4422      	add	r2, r4
 8002312:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002316:	0e12      	lsrs	r2, r2, #24
 8002318:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800231a:	6802      	ldr	r2, [r0, #0]
 800231c:	4422      	add	r2, r4
 800231e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002322:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002324:	6802      	ldr	r2, [r0, #0]
 8002326:	4422      	add	r2, r4
 8002328:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800232c:	0a12      	lsrs	r2, r2, #8
 800232e:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002330:	6802      	ldr	r2, [r0, #0]
 8002332:	4422      	add	r2, r4
 8002334:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002338:	0c12      	lsrs	r2, r2, #16
 800233a:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800233c:	6802      	ldr	r2, [r0, #0]
 800233e:	4414      	add	r4, r2
 8002340:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8002344:	0e12      	lsrs	r2, r2, #24
 8002346:	71da      	strb	r2, [r3, #7]
 8002348:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800234a:	b951      	cbnz	r1, 8002362 <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	f042 0220 	orr.w	r2, r2, #32
 8002352:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8002354:	2000      	movs	r0, #0
 8002356:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002358:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800235c:	08ff      	lsrs	r7, r7, #3
 800235e:	6057      	str	r7, [r2, #4]
 8002360:	e7b2      	b.n	80022c8 <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002362:	691a      	ldr	r2, [r3, #16]
 8002364:	f042 0220 	orr.w	r2, r2, #32
 8002368:	611a      	str	r2, [r3, #16]
 800236a:	e7f3      	b.n	8002354 <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800236c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800236e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002372:	e797      	b.n	80022a4 <HAL_CAN_GetRxMessage+0x1c>

08002374 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8002374:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002378:	3b01      	subs	r3, #1
 800237a:	2b01      	cmp	r3, #1
 800237c:	d805      	bhi.n	800238a <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800237e:	6802      	ldr	r2, [r0, #0]
 8002380:	6953      	ldr	r3, [r2, #20]
 8002382:	4319      	orrs	r1, r3
 8002384:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 8002386:	2000      	movs	r0, #0
 8002388:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800238a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800238c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002390:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002392:	2001      	movs	r0, #1
  }
}
 8002394:	4770      	bx	lr

08002396 <HAL_CAN_TxMailbox0CompleteCallback>:
 8002396:	4770      	bx	lr

08002398 <HAL_CAN_TxMailbox1CompleteCallback>:
 8002398:	4770      	bx	lr

0800239a <HAL_CAN_TxMailbox2CompleteCallback>:
 800239a:	4770      	bx	lr

0800239c <HAL_CAN_TxMailbox0AbortCallback>:
 800239c:	4770      	bx	lr

0800239e <HAL_CAN_TxMailbox1AbortCallback>:
 800239e:	4770      	bx	lr

080023a0 <HAL_CAN_TxMailbox2AbortCallback>:
 80023a0:	4770      	bx	lr

080023a2 <HAL_CAN_RxFifo0FullCallback>:
 80023a2:	4770      	bx	lr

080023a4 <HAL_CAN_RxFifo1MsgPendingCallback>:
 80023a4:	4770      	bx	lr

080023a6 <HAL_CAN_RxFifo1FullCallback>:
 80023a6:	4770      	bx	lr

080023a8 <HAL_CAN_SleepCallback>:
 80023a8:	4770      	bx	lr

080023aa <HAL_CAN_WakeUpFromRxMsgCallback>:
 80023aa:	4770      	bx	lr

080023ac <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80023ac:	4770      	bx	lr

080023ae <HAL_CAN_IRQHandler>:
{
 80023ae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80023b2:	6803      	ldr	r3, [r0, #0]
 80023b4:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80023b6:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80023ba:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80023bc:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80023c0:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80023c4:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80023c8:	f016 0401 	ands.w	r4, r6, #1
{
 80023cc:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80023ce:	d022      	beq.n	8002416 <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80023d0:	f017 0401 	ands.w	r4, r7, #1
 80023d4:	d007      	beq.n	80023e6 <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80023d6:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80023d8:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80023da:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80023dc:	f140 80a3 	bpl.w	8002526 <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80023e0:	f7ff ffd9 	bl	8002396 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80023e4:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80023e6:	05fb      	lsls	r3, r7, #23
 80023e8:	d509      	bpl.n	80023fe <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80023ea:	682b      	ldr	r3, [r5, #0]
 80023ec:	f44f 7280 	mov.w	r2, #256	; 0x100
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80023f0:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80023f2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80023f4:	f140 80a5 	bpl.w	8002542 <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80023f8:	4628      	mov	r0, r5
 80023fa:	f7ff ffcd 	bl	8002398 <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80023fe:	03fb      	lsls	r3, r7, #15
 8002400:	d509      	bpl.n	8002416 <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002402:	682b      	ldr	r3, [r5, #0]
 8002404:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002408:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800240a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800240c:	f140 80a7 	bpl.w	800255e <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002410:	4628      	mov	r0, r5
 8002412:	f7ff ffc2 	bl	800239a <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002416:	0733      	lsls	r3, r6, #28
 8002418:	d507      	bpl.n	800242a <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800241a:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800241e:	bf1f      	itttt	ne
 8002420:	682b      	ldrne	r3, [r5, #0]
 8002422:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002424:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002428:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800242a:	0777      	lsls	r7, r6, #29
 800242c:	d508      	bpl.n	8002440 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800242e:	f01b 0f08 	tst.w	fp, #8
 8002432:	d005      	beq.n	8002440 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002434:	682b      	ldr	r3, [r5, #0]
 8002436:	2208      	movs	r2, #8
 8002438:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800243a:	4628      	mov	r0, r5
 800243c:	f7ff ffb1 	bl	80023a2 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002440:	07b0      	lsls	r0, r6, #30
 8002442:	d506      	bpl.n	8002452 <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002444:	682b      	ldr	r3, [r5, #0]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	0799      	lsls	r1, r3, #30
 800244a:	d002      	beq.n	8002452 <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800244c:	4628      	mov	r0, r5
 800244e:	f001 fadf 	bl	8003a10 <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002452:	0672      	lsls	r2, r6, #25
 8002454:	d507      	bpl.n	8002466 <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002456:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800245a:	bf1f      	itttt	ne
 800245c:	682b      	ldrne	r3, [r5, #0]
 800245e:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002460:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002464:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002466:	06b3      	lsls	r3, r6, #26
 8002468:	d508      	bpl.n	800247c <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800246a:	f01a 0f08 	tst.w	sl, #8
 800246e:	d005      	beq.n	800247c <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002470:	682b      	ldr	r3, [r5, #0]
 8002472:	2208      	movs	r2, #8
 8002474:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002476:	4628      	mov	r0, r5
 8002478:	f7ff ff95 	bl	80023a6 <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800247c:	06f7      	lsls	r7, r6, #27
 800247e:	d506      	bpl.n	800248e <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002480:	682b      	ldr	r3, [r5, #0]
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	0798      	lsls	r0, r3, #30
 8002486:	d002      	beq.n	800248e <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002488:	4628      	mov	r0, r5
 800248a:	f7ff ff8b 	bl	80023a4 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800248e:	03b1      	lsls	r1, r6, #14
 8002490:	d508      	bpl.n	80024a4 <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002492:	f019 0f10 	tst.w	r9, #16
 8002496:	d005      	beq.n	80024a4 <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002498:	682b      	ldr	r3, [r5, #0]
 800249a:	2210      	movs	r2, #16
 800249c:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 800249e:	4628      	mov	r0, r5
 80024a0:	f7ff ff82 	bl	80023a8 <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80024a4:	03f2      	lsls	r2, r6, #15
 80024a6:	d508      	bpl.n	80024ba <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80024a8:	f019 0f08 	tst.w	r9, #8
 80024ac:	d005      	beq.n	80024ba <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80024ae:	682b      	ldr	r3, [r5, #0]
 80024b0:	2208      	movs	r2, #8
 80024b2:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80024b4:	4628      	mov	r0, r5
 80024b6:	f7ff ff78 	bl	80023aa <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80024ba:	0433      	lsls	r3, r6, #16
 80024bc:	d52a      	bpl.n	8002514 <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80024be:	f019 0f04 	tst.w	r9, #4
 80024c2:	682a      	ldr	r2, [r5, #0]
 80024c4:	d024      	beq.n	8002510 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80024c6:	05f7      	lsls	r7, r6, #23
 80024c8:	d504      	bpl.n	80024d4 <HAL_CAN_IRQHandler+0x126>
 80024ca:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80024ce:	bf18      	it	ne
 80024d0:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80024d4:	05b0      	lsls	r0, r6, #22
 80024d6:	d504      	bpl.n	80024e2 <HAL_CAN_IRQHandler+0x134>
 80024d8:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80024dc:	bf18      	it	ne
 80024de:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80024e2:	0571      	lsls	r1, r6, #21
 80024e4:	d504      	bpl.n	80024f0 <HAL_CAN_IRQHandler+0x142>
 80024e6:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 80024ea:	bf18      	it	ne
 80024ec:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80024f0:	0533      	lsls	r3, r6, #20
 80024f2:	d50d      	bpl.n	8002510 <HAL_CAN_IRQHandler+0x162>
 80024f4:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 80024f8:	d00a      	beq.n	8002510 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 80024fa:	2b30      	cmp	r3, #48	; 0x30
 80024fc:	d04c      	beq.n	8002598 <HAL_CAN_IRQHandler+0x1ea>
 80024fe:	d83c      	bhi.n	800257a <HAL_CAN_IRQHandler+0x1cc>
 8002500:	2b10      	cmp	r3, #16
 8002502:	d043      	beq.n	800258c <HAL_CAN_IRQHandler+0x1de>
 8002504:	2b20      	cmp	r3, #32
 8002506:	d044      	beq.n	8002592 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002508:	6993      	ldr	r3, [r2, #24]
 800250a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800250e:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002510:	2304      	movs	r3, #4
 8002512:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002514:	b12c      	cbz	r4, 8002522 <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 8002516:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002518:	431c      	orrs	r4, r3
 800251a:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 800251c:	4628      	mov	r0, r5
 800251e:	f7ff ff45 	bl	80023ac <HAL_CAN_ErrorCallback>
 8002522:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002526:	077a      	lsls	r2, r7, #29
 8002528:	d405      	bmi.n	8002536 <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800252a:	f017 0408 	ands.w	r4, r7, #8
 800252e:	d105      	bne.n	800253c <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002530:	f7ff ff34 	bl	800239c <HAL_CAN_TxMailbox0AbortCallback>
 8002534:	e757      	b.n	80023e6 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002536:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800253a:	e754      	b.n	80023e6 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800253c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8002540:	e751      	b.n	80023e6 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002542:	0579      	lsls	r1, r7, #21
 8002544:	d502      	bpl.n	800254c <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002546:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800254a:	e758      	b.n	80023fe <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800254c:	053a      	lsls	r2, r7, #20
 800254e:	d502      	bpl.n	8002556 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002550:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002554:	e753      	b.n	80023fe <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002556:	4628      	mov	r0, r5
 8002558:	f7ff ff21 	bl	800239e <HAL_CAN_TxMailbox1AbortCallback>
 800255c:	e74f      	b.n	80023fe <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800255e:	0379      	lsls	r1, r7, #13
 8002560:	d502      	bpl.n	8002568 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002562:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002566:	e756      	b.n	8002416 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002568:	033a      	lsls	r2, r7, #12
 800256a:	d502      	bpl.n	8002572 <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800256c:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8002570:	e751      	b.n	8002416 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002572:	4628      	mov	r0, r5
 8002574:	f7ff ff14 	bl	80023a0 <HAL_CAN_TxMailbox2AbortCallback>
 8002578:	e74d      	b.n	8002416 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 800257a:	2b50      	cmp	r3, #80	; 0x50
 800257c:	d00f      	beq.n	800259e <HAL_CAN_IRQHandler+0x1f0>
 800257e:	2b60      	cmp	r3, #96	; 0x60
 8002580:	d010      	beq.n	80025a4 <HAL_CAN_IRQHandler+0x1f6>
 8002582:	2b40      	cmp	r3, #64	; 0x40
 8002584:	d1c0      	bne.n	8002508 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002586:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 800258a:	e7bd      	b.n	8002508 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 800258c:	f044 0408 	orr.w	r4, r4, #8
            break;
 8002590:	e7ba      	b.n	8002508 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002592:	f044 0410 	orr.w	r4, r4, #16
            break;
 8002596:	e7b7      	b.n	8002508 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002598:	f044 0420 	orr.w	r4, r4, #32
            break;
 800259c:	e7b4      	b.n	8002508 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 800259e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 80025a2:	e7b1      	b.n	8002508 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80025a4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 80025a8:	e7ae      	b.n	8002508 <HAL_CAN_IRQHandler+0x15a>
	...

080025ac <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025ac:	4a07      	ldr	r2, [pc, #28]	; (80025cc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80025ae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025b4:	041b      	lsls	r3, r3, #16
 80025b6:	0c1b      	lsrs	r3, r3, #16
 80025b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025bc:	0200      	lsls	r0, r0, #8
 80025be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80025c6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80025c8:	60d3      	str	r3, [r2, #12]
 80025ca:	4770      	bx	lr
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d0:	4b17      	ldr	r3, [pc, #92]	; (8002630 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025d2:	b530      	push	{r4, r5, lr}
 80025d4:	68dc      	ldr	r4, [r3, #12]
 80025d6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025da:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025de:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	bf28      	it	cs
 80025e4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	f04f 0501 	mov.w	r5, #1
 80025ec:	fa05 f303 	lsl.w	r3, r5, r3
 80025f0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f4:	bf8c      	ite	hi
 80025f6:	3c03      	subhi	r4, #3
 80025f8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025fa:	4019      	ands	r1, r3
 80025fc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025fe:	fa05 f404 	lsl.w	r4, r5, r4
 8002602:	3c01      	subs	r4, #1
 8002604:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8002606:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002608:	ea42 0201 	orr.w	r2, r2, r1
 800260c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002610:	bfad      	iteet	ge
 8002612:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002616:	f000 000f 	andlt.w	r0, r0, #15
 800261a:	4b06      	ldrlt	r3, [pc, #24]	; (8002634 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002620:	bfb5      	itete	lt
 8002622:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002624:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002626:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002628:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800262c:	bd30      	pop	{r4, r5, pc}
 800262e:	bf00      	nop
 8002630:	e000ed00 	.word	0xe000ed00
 8002634:	e000ed14 	.word	0xe000ed14

08002638 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002638:	2800      	cmp	r0, #0
 800263a:	db08      	blt.n	800264e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800263c:	0942      	lsrs	r2, r0, #5
 800263e:	2301      	movs	r3, #1
 8002640:	f000 001f 	and.w	r0, r0, #31
 8002644:	fa03 f000 	lsl.w	r0, r3, r0
 8002648:	4b01      	ldr	r3, [pc, #4]	; (8002650 <HAL_NVIC_EnableIRQ+0x18>)
 800264a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800264e:	4770      	bx	lr
 8002650:	e000e100 	.word	0xe000e100

08002654 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002654:	3801      	subs	r0, #1
 8002656:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800265a:	d20a      	bcs.n	8002672 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265e:	4a07      	ldr	r2, [pc, #28]	; (800267c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002660:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002662:	21f0      	movs	r1, #240	; 0xf0
 8002664:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002668:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800266c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002672:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	e000e010 	.word	0xe000e010
 800267c:	e000ed00 	.word	0xe000ed00

08002680 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002680:	6803      	ldr	r3, [r0, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002688:	f023 0303 	bic.w	r3, r3, #3
 800268c:	2118      	movs	r1, #24
 800268e:	3a10      	subs	r2, #16
 8002690:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002694:	4904      	ldr	r1, [pc, #16]	; (80026a8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8002696:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002698:	bf88      	it	hi
 800269a:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800269c:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800269e:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026a0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80026a2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	0800c6f4 	.word	0x0800c6f4

080026ac <HAL_DMA_Init>:
{
 80026ac:	b570      	push	{r4, r5, r6, lr}
 80026ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80026b0:	f7ff fc54 	bl	8001f5c <HAL_GetTick>
 80026b4:	4605      	mov	r5, r0
  if(hdma == NULL)
 80026b6:	2c00      	cmp	r4, #0
 80026b8:	d071      	beq.n	800279e <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80026ba:	2300      	movs	r3, #0
 80026bc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80026c0:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80026c2:	2302      	movs	r3, #2
 80026c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80026c8:	6813      	ldr	r3, [r2, #0]
 80026ca:	f023 0301 	bic.w	r3, r3, #1
 80026ce:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026d0:	6821      	ldr	r1, [r4, #0]
 80026d2:	680b      	ldr	r3, [r1, #0]
 80026d4:	07d8      	lsls	r0, r3, #31
 80026d6:	d43c      	bmi.n	8002752 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80026d8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026da:	4d32      	ldr	r5, [pc, #200]	; (80027a4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026dc:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026de:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026e0:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026e2:	68a3      	ldr	r3, [r4, #8]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	68e2      	ldr	r2, [r4, #12]
 80026e8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ea:	6922      	ldr	r2, [r4, #16]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	6962      	ldr	r2, [r4, #20]
 80026f0:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026f2:	69e2      	ldr	r2, [r4, #28]
 80026f4:	4303      	orrs	r3, r0
 80026f6:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80026f8:	6a22      	ldr	r2, [r4, #32]
 80026fa:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026fe:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002700:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002704:	bf01      	itttt	eq
 8002706:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8002708:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800270a:	4335      	orreq	r5, r6
 800270c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800270e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8002710:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002712:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002714:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8002718:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800271c:	d10b      	bne.n	8002736 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800271e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002720:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8002722:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002724:	b13d      	cbz	r5, 8002736 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002726:	b9f8      	cbnz	r0, 8002768 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8002728:	2a01      	cmp	r2, #1
 800272a:	d02d      	beq.n	8002788 <HAL_DMA_Init+0xdc>
 800272c:	d301      	bcc.n	8002732 <HAL_DMA_Init+0x86>
 800272e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002730:	d101      	bne.n	8002736 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002732:	01ea      	lsls	r2, r5, #7
 8002734:	d42b      	bmi.n	800278e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8002736:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002738:	4620      	mov	r0, r4
 800273a:	f7ff ffa1 	bl	8002680 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800273e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002740:	233f      	movs	r3, #63	; 0x3f
 8002742:	4093      	lsls	r3, r2
 8002744:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002746:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002748:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800274a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800274c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002750:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002752:	f7ff fc03 	bl	8001f5c <HAL_GetTick>
 8002756:	1b40      	subs	r0, r0, r5
 8002758:	2805      	cmp	r0, #5
 800275a:	d9b9      	bls.n	80026d0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800275c:	2320      	movs	r3, #32
 800275e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002760:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8002762:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8002766:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002768:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800276c:	d113      	bne.n	8002796 <HAL_DMA_Init+0xea>
    switch (tmp)
 800276e:	2a03      	cmp	r2, #3
 8002770:	d8e1      	bhi.n	8002736 <HAL_DMA_Init+0x8a>
 8002772:	a001      	add	r0, pc, #4	; (adr r0, 8002778 <HAL_DMA_Init+0xcc>)
 8002774:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002778:	0800278f 	.word	0x0800278f
 800277c:	08002733 	.word	0x08002733
 8002780:	0800278f 	.word	0x0800278f
 8002784:	08002789 	.word	0x08002789
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002788:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800278c:	d1d3      	bne.n	8002736 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800278e:	2340      	movs	r3, #64	; 0x40
 8002790:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002792:	2001      	movs	r0, #1
 8002794:	e7e5      	b.n	8002762 <HAL_DMA_Init+0xb6>
    switch (tmp)
 8002796:	2a02      	cmp	r2, #2
 8002798:	d9f9      	bls.n	800278e <HAL_DMA_Init+0xe2>
 800279a:	2a03      	cmp	r2, #3
 800279c:	e7c8      	b.n	8002730 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 800279e:	2001      	movs	r0, #1
 80027a0:	bd70      	pop	{r4, r5, r6, pc}
 80027a2:	bf00      	nop
 80027a4:	f010803f 	.word	0xf010803f

080027a8 <HAL_DMA_IRQHandler>:
{
 80027a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027ae:	4b5a      	ldr	r3, [pc, #360]	; (8002918 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027b0:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80027b2:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027b4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80027b6:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027b8:	2208      	movs	r2, #8
 80027ba:	409a      	lsls	r2, r3
 80027bc:	4216      	tst	r6, r2
{
 80027be:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027c0:	d00c      	beq.n	80027dc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027c2:	6801      	ldr	r1, [r0, #0]
 80027c4:	6808      	ldr	r0, [r1, #0]
 80027c6:	0740      	lsls	r0, r0, #29
 80027c8:	d508      	bpl.n	80027dc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027ca:	6808      	ldr	r0, [r1, #0]
 80027cc:	f020 0004 	bic.w	r0, r0, #4
 80027d0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027d2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027d4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80027d6:	f042 0201 	orr.w	r2, r2, #1
 80027da:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027dc:	2201      	movs	r2, #1
 80027de:	409a      	lsls	r2, r3
 80027e0:	4216      	tst	r6, r2
 80027e2:	d008      	beq.n	80027f6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027e4:	6821      	ldr	r1, [r4, #0]
 80027e6:	6949      	ldr	r1, [r1, #20]
 80027e8:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027ea:	bf41      	itttt	mi
 80027ec:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027ee:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80027f0:	f042 0202 	orrmi.w	r2, r2, #2
 80027f4:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027f6:	2204      	movs	r2, #4
 80027f8:	409a      	lsls	r2, r3
 80027fa:	4216      	tst	r6, r2
 80027fc:	d008      	beq.n	8002810 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027fe:	6821      	ldr	r1, [r4, #0]
 8002800:	6809      	ldr	r1, [r1, #0]
 8002802:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002804:	bf41      	itttt	mi
 8002806:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002808:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800280a:	f042 0204 	orrmi.w	r2, r2, #4
 800280e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002810:	2210      	movs	r2, #16
 8002812:	409a      	lsls	r2, r3
 8002814:	4216      	tst	r6, r2
 8002816:	d010      	beq.n	800283a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002818:	6823      	ldr	r3, [r4, #0]
 800281a:	6819      	ldr	r1, [r3, #0]
 800281c:	0709      	lsls	r1, r1, #28
 800281e:	d50c      	bpl.n	800283a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002820:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	0350      	lsls	r0, r2, #13
 8002826:	d535      	bpl.n	8002894 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	0319      	lsls	r1, r3, #12
 800282c:	d401      	bmi.n	8002832 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800282e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002830:	e000      	b.n	8002834 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002832:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8002834:	b10b      	cbz	r3, 800283a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8002836:	4620      	mov	r0, r4
 8002838:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800283a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800283c:	2220      	movs	r2, #32
 800283e:	408a      	lsls	r2, r1
 8002840:	4216      	tst	r6, r2
 8002842:	d038      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002844:	6823      	ldr	r3, [r4, #0]
 8002846:	6818      	ldr	r0, [r3, #0]
 8002848:	06c6      	lsls	r6, r0, #27
 800284a:	d534      	bpl.n	80028b6 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800284c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800284e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002852:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002854:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002856:	d125      	bne.n	80028a4 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002858:	f022 0216 	bic.w	r2, r2, #22
 800285c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800285e:	695a      	ldr	r2, [r3, #20]
 8002860:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002864:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002866:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002868:	b90a      	cbnz	r2, 800286e <HAL_DMA_IRQHandler+0xc6>
 800286a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800286c:	b11a      	cbz	r2, 8002876 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	f022 0208 	bic.w	r2, r2, #8
 8002874:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002876:	233f      	movs	r3, #63	; 0x3f
 8002878:	408b      	lsls	r3, r1
 800287a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800287c:	2300      	movs	r3, #0
 800287e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8002882:	2301      	movs	r3, #1
 8002884:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8002888:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800288a:	b10b      	cbz	r3, 8002890 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800288c:	4620      	mov	r0, r4
 800288e:	4798      	blx	r3
}
 8002890:	b003      	add	sp, #12
 8002892:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002898:	bf5e      	ittt	pl
 800289a:	681a      	ldrpl	r2, [r3, #0]
 800289c:	f022 0208 	bicpl.w	r2, r2, #8
 80028a0:	601a      	strpl	r2, [r3, #0]
 80028a2:	e7c4      	b.n	800282e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028a4:	0350      	lsls	r0, r2, #13
 80028a6:	d528      	bpl.n	80028fa <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	0319      	lsls	r1, r3, #12
 80028ac:	d432      	bmi.n	8002914 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 80028ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80028b0:	b10b      	cbz	r3, 80028b6 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 80028b2:	4620      	mov	r0, r4
 80028b4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028b6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0e9      	beq.n	8002890 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028be:	07da      	lsls	r2, r3, #31
 80028c0:	d519      	bpl.n	80028f6 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80028c2:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80028c4:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80028c6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80028ca:	6813      	ldr	r3, [r2, #0]
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028d2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80028d6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	3301      	adds	r3, #1
 80028de:	429f      	cmp	r7, r3
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	d302      	bcc.n	80028ea <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028e4:	6813      	ldr	r3, [r2, #0]
 80028e6:	07db      	lsls	r3, r3, #31
 80028e8:	d4f7      	bmi.n	80028da <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80028ea:	2300      	movs	r3, #0
 80028ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80028f0:	2301      	movs	r3, #1
 80028f2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80028f6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80028f8:	e7c7      	b.n	800288a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002900:	d108      	bne.n	8002914 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002902:	6819      	ldr	r1, [r3, #0]
 8002904:	f021 0110 	bic.w	r1, r1, #16
 8002908:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800290a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 800290c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002910:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8002914:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002916:	e7cb      	b.n	80028b0 <HAL_DMA_IRQHandler+0x108>
 8002918:	20000008 	.word	0x20000008

0800291c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800291c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002920:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002922:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002924:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8002ac8 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002928:	4a65      	ldr	r2, [pc, #404]	; (8002ac0 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800292a:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8002acc <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800292e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002930:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8002932:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002936:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8002938:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800293c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8002940:	45b6      	cmp	lr, r6
 8002942:	f040 80aa 	bne.w	8002a9a <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002946:	684c      	ldr	r4, [r1, #4]
 8002948:	f024 0710 	bic.w	r7, r4, #16
 800294c:	2f02      	cmp	r7, #2
 800294e:	d116      	bne.n	800297e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8002950:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002954:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002958:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800295c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002960:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002964:	f04f 0c0f 	mov.w	ip, #15
 8002968:	fa0c fc0b 	lsl.w	ip, ip, fp
 800296c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002970:	690d      	ldr	r5, [r1, #16]
 8002972:	fa05 f50b 	lsl.w	r5, r5, fp
 8002976:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800297a:	f8ca 5020 	str.w	r5, [sl, #32]
 800297e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002982:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8002984:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002988:	fa05 f50a 	lsl.w	r5, r5, sl
 800298c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800298e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002992:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002996:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800299a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800299c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029a0:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80029a2:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029a6:	d811      	bhi.n	80029cc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80029a8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029aa:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029ae:	68cf      	ldr	r7, [r1, #12]
 80029b0:	fa07 fc0a 	lsl.w	ip, r7, sl
 80029b4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80029b8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80029ba:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029bc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029c0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80029c4:	409f      	lsls	r7, r3
 80029c6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80029ca:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80029cc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029ce:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029d0:	688f      	ldr	r7, [r1, #8]
 80029d2:	fa07 f70a 	lsl.w	r7, r7, sl
 80029d6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80029d8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029da:	00e5      	lsls	r5, r4, #3
 80029dc:	d55d      	bpl.n	8002a9a <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029de:	f04f 0b00 	mov.w	fp, #0
 80029e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80029e6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ea:	4d36      	ldr	r5, [pc, #216]	; (8002ac4 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ec:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80029f0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80029f4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80029f8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80029fc:	9703      	str	r7, [sp, #12]
 80029fe:	9f03      	ldr	r7, [sp, #12]
 8002a00:	f023 0703 	bic.w	r7, r3, #3
 8002a04:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002a08:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a0c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002a10:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a14:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002a18:	f04f 0e0f 	mov.w	lr, #15
 8002a1c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a20:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a22:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a26:	d03f      	beq.n	8002aa8 <HAL_GPIO_Init+0x18c>
 8002a28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a2c:	42a8      	cmp	r0, r5
 8002a2e:	d03d      	beq.n	8002aac <HAL_GPIO_Init+0x190>
 8002a30:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a34:	42a8      	cmp	r0, r5
 8002a36:	d03b      	beq.n	8002ab0 <HAL_GPIO_Init+0x194>
 8002a38:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a3c:	42a8      	cmp	r0, r5
 8002a3e:	d039      	beq.n	8002ab4 <HAL_GPIO_Init+0x198>
 8002a40:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a44:	42a8      	cmp	r0, r5
 8002a46:	d037      	beq.n	8002ab8 <HAL_GPIO_Init+0x19c>
 8002a48:	4548      	cmp	r0, r9
 8002a4a:	d037      	beq.n	8002abc <HAL_GPIO_Init+0x1a0>
 8002a4c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002a50:	42a8      	cmp	r0, r5
 8002a52:	bf14      	ite	ne
 8002a54:	2507      	movne	r5, #7
 8002a56:	2506      	moveq	r5, #6
 8002a58:	fa05 f50c 	lsl.w	r5, r5, ip
 8002a5c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a60:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8002a62:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002a64:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a66:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8002a6a:	bf0c      	ite	eq
 8002a6c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002a6e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8002a70:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8002a72:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a74:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002a78:	bf0c      	ite	eq
 8002a7a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002a7c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8002a7e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a80:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a82:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8002a86:	bf0c      	ite	eq
 8002a88:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002a8a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8002a8c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8002a8e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a90:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002a92:	bf54      	ite	pl
 8002a94:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002a96:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002a98:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	2b10      	cmp	r3, #16
 8002a9e:	f47f af48 	bne.w	8002932 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8002aa2:	b005      	add	sp, #20
 8002aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aa8:	465d      	mov	r5, fp
 8002aaa:	e7d5      	b.n	8002a58 <HAL_GPIO_Init+0x13c>
 8002aac:	2501      	movs	r5, #1
 8002aae:	e7d3      	b.n	8002a58 <HAL_GPIO_Init+0x13c>
 8002ab0:	2502      	movs	r5, #2
 8002ab2:	e7d1      	b.n	8002a58 <HAL_GPIO_Init+0x13c>
 8002ab4:	2503      	movs	r5, #3
 8002ab6:	e7cf      	b.n	8002a58 <HAL_GPIO_Init+0x13c>
 8002ab8:	2504      	movs	r5, #4
 8002aba:	e7cd      	b.n	8002a58 <HAL_GPIO_Init+0x13c>
 8002abc:	2505      	movs	r5, #5
 8002abe:	e7cb      	b.n	8002a58 <HAL_GPIO_Init+0x13c>
 8002ac0:	40013c00 	.word	0x40013c00
 8002ac4:	40020000 	.word	0x40020000
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40021400 	.word	0x40021400

08002ad0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ad0:	b10a      	cbz	r2, 8002ad6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ad2:	6181      	str	r1, [r0, #24]
 8002ad4:	4770      	bx	lr
 8002ad6:	0409      	lsls	r1, r1, #16
 8002ad8:	e7fb      	b.n	8002ad2 <HAL_GPIO_WritePin+0x2>

08002ada <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002ada:	6943      	ldr	r3, [r0, #20]
 8002adc:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002ae0:	bf08      	it	eq
 8002ae2:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ae4:	6181      	str	r1, [r0, #24]
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aec:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aee:	4604      	mov	r4, r0
 8002af0:	b910      	cbnz	r0, 8002af8 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8002af2:	2001      	movs	r0, #1
 8002af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002af8:	4b44      	ldr	r3, [pc, #272]	; (8002c0c <HAL_RCC_ClockConfig+0x124>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	f002 020f 	and.w	r2, r2, #15
 8002b00:	428a      	cmp	r2, r1
 8002b02:	d328      	bcc.n	8002b56 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b04:	6821      	ldr	r1, [r4, #0]
 8002b06:	078f      	lsls	r7, r1, #30
 8002b08:	d42d      	bmi.n	8002b66 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b0a:	07c8      	lsls	r0, r1, #31
 8002b0c:	d440      	bmi.n	8002b90 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b0e:	4b3f      	ldr	r3, [pc, #252]	; (8002c0c <HAL_RCC_ClockConfig+0x124>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	f002 020f 	and.w	r2, r2, #15
 8002b16:	4295      	cmp	r5, r2
 8002b18:	d366      	bcc.n	8002be8 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b1a:	6822      	ldr	r2, [r4, #0]
 8002b1c:	0751      	lsls	r1, r2, #29
 8002b1e:	d46c      	bmi.n	8002bfa <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b20:	0713      	lsls	r3, r2, #28
 8002b22:	d507      	bpl.n	8002b34 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b24:	4a3a      	ldr	r2, [pc, #232]	; (8002c10 <HAL_RCC_ClockConfig+0x128>)
 8002b26:	6921      	ldr	r1, [r4, #16]
 8002b28:	6893      	ldr	r3, [r2, #8]
 8002b2a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002b2e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002b32:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b34:	f000 f892 	bl	8002c5c <HAL_RCC_GetSysClockFreq>
 8002b38:	4b35      	ldr	r3, [pc, #212]	; (8002c10 <HAL_RCC_ClockConfig+0x128>)
 8002b3a:	4a36      	ldr	r2, [pc, #216]	; (8002c14 <HAL_RCC_ClockConfig+0x12c>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002b42:	5cd3      	ldrb	r3, [r2, r3]
 8002b44:	40d8      	lsrs	r0, r3
 8002b46:	4b34      	ldr	r3, [pc, #208]	; (8002c18 <HAL_RCC_ClockConfig+0x130>)
 8002b48:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	f7ff f9bc 	bl	8001ec8 <HAL_InitTick>

  return HAL_OK;
 8002b50:	2000      	movs	r0, #0
 8002b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b56:	b2ca      	uxtb	r2, r1
 8002b58:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 030f 	and.w	r3, r3, #15
 8002b60:	4299      	cmp	r1, r3
 8002b62:	d1c6      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xa>
 8002b64:	e7ce      	b.n	8002b04 <HAL_RCC_ClockConfig+0x1c>
 8002b66:	4b2a      	ldr	r3, [pc, #168]	; (8002c10 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b6c:	bf1e      	ittt	ne
 8002b6e:	689a      	ldrne	r2, [r3, #8]
 8002b70:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002b74:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b76:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b78:	bf42      	ittt	mi
 8002b7a:	689a      	ldrmi	r2, [r3, #8]
 8002b7c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002b80:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	68a0      	ldr	r0, [r4, #8]
 8002b86:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002b8a:	4302      	orrs	r2, r0
 8002b8c:	609a      	str	r2, [r3, #8]
 8002b8e:	e7bc      	b.n	8002b0a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b90:	6862      	ldr	r2, [r4, #4]
 8002b92:	4b1f      	ldr	r3, [pc, #124]	; (8002c10 <HAL_RCC_ClockConfig+0x128>)
 8002b94:	2a01      	cmp	r2, #1
 8002b96:	d11d      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b9e:	d0a8      	beq.n	8002af2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ba0:	4e1b      	ldr	r6, [pc, #108]	; (8002c10 <HAL_RCC_ClockConfig+0x128>)
 8002ba2:	68b3      	ldr	r3, [r6, #8]
 8002ba4:	f023 0303 	bic.w	r3, r3, #3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002bac:	f7ff f9d6 	bl	8001f5c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002bb4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb6:	68b3      	ldr	r3, [r6, #8]
 8002bb8:	6862      	ldr	r2, [r4, #4]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002bc2:	d0a4      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bc4:	f7ff f9ca 	bl	8001f5c <HAL_GetTick>
 8002bc8:	1bc0      	subs	r0, r0, r7
 8002bca:	4540      	cmp	r0, r8
 8002bcc:	d9f3      	bls.n	8002bb6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002bce:	2003      	movs	r0, #3
}
 8002bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bd4:	1e91      	subs	r1, r2, #2
 8002bd6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bda:	d802      	bhi.n	8002be2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bdc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002be0:	e7dd      	b.n	8002b9e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be2:	f013 0f02 	tst.w	r3, #2
 8002be6:	e7da      	b.n	8002b9e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be8:	b2ea      	uxtb	r2, r5
 8002bea:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	429d      	cmp	r5, r3
 8002bf4:	f47f af7d 	bne.w	8002af2 <HAL_RCC_ClockConfig+0xa>
 8002bf8:	e78f      	b.n	8002b1a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bfa:	4905      	ldr	r1, [pc, #20]	; (8002c10 <HAL_RCC_ClockConfig+0x128>)
 8002bfc:	68e0      	ldr	r0, [r4, #12]
 8002bfe:	688b      	ldr	r3, [r1, #8]
 8002c00:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002c04:	4303      	orrs	r3, r0
 8002c06:	608b      	str	r3, [r1, #8]
 8002c08:	e78a      	b.n	8002b20 <HAL_RCC_ClockConfig+0x38>
 8002c0a:	bf00      	nop
 8002c0c:	40023c00 	.word	0x40023c00
 8002c10:	40023800 	.word	0x40023800
 8002c14:	0800c6fc 	.word	0x0800c6fc
 8002c18:	20000008 	.word	0x20000008

08002c1c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c1c:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002c1e:	4a05      	ldr	r2, [pc, #20]	; (8002c34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002c26:	5cd3      	ldrb	r3, [r2, r3]
 8002c28:	4a03      	ldr	r2, [pc, #12]	; (8002c38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002c2a:	6810      	ldr	r0, [r2, #0]
}
 8002c2c:	40d8      	lsrs	r0, r3
 8002c2e:	4770      	bx	lr
 8002c30:	40023800 	.word	0x40023800
 8002c34:	0800c70c 	.word	0x0800c70c
 8002c38:	20000008 	.word	0x20000008

08002c3c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c3c:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002c3e:	4a05      	ldr	r2, [pc, #20]	; (8002c54 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002c46:	5cd3      	ldrb	r3, [r2, r3]
 8002c48:	4a03      	ldr	r2, [pc, #12]	; (8002c58 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002c4a:	6810      	ldr	r0, [r2, #0]
}
 8002c4c:	40d8      	lsrs	r0, r3
 8002c4e:	4770      	bx	lr
 8002c50:	40023800 	.word	0x40023800
 8002c54:	0800c70c 	.word	0x0800c70c
 8002c58:	20000008 	.word	0x20000008

08002c5c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c5c:	4920      	ldr	r1, [pc, #128]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8002c5e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c60:	688b      	ldr	r3, [r1, #8]
 8002c62:	f003 030c 	and.w	r3, r3, #12
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d007      	beq.n	8002c7a <HAL_RCC_GetSysClockFreq+0x1e>
 8002c6a:	2b0c      	cmp	r3, #12
 8002c6c:	d020      	beq.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c6e:	4a1d      	ldr	r2, [pc, #116]	; (8002ce4 <HAL_RCC_GetSysClockFreq+0x88>)
 8002c70:	481d      	ldr	r0, [pc, #116]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	bf18      	it	ne
 8002c76:	4610      	movne	r0, r2
 8002c78:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c7a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c7c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c7e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c80:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c84:	bf14      	ite	ne
 8002c86:	4818      	ldrne	r0, [pc, #96]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c88:	4816      	ldreq	r0, [pc, #88]	; (8002ce4 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c8a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002c8e:	bf18      	it	ne
 8002c90:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c92:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c96:	fba1 0100 	umull	r0, r1, r1, r0
 8002c9a:	f7fe f811 	bl	8000cc0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c9e:	4b10      	ldr	r3, [pc, #64]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0x84>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8002caa:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002cae:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cb0:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cb2:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cb4:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cb6:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cba:	bf14      	ite	ne
 8002cbc:	480a      	ldrne	r0, [pc, #40]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cbe:	4809      	ldreq	r0, [pc, #36]	; (8002ce4 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cc0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002cc4:	bf18      	it	ne
 8002cc6:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cc8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ccc:	fba1 0100 	umull	r0, r1, r1, r0
 8002cd0:	f7fd fff6 	bl	8000cc0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002cd4:	4b02      	ldr	r3, [pc, #8]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0x84>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002cdc:	e7e5      	b.n	8002caa <HAL_RCC_GetSysClockFreq+0x4e>
 8002cde:	bf00      	nop
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	00f42400 	.word	0x00f42400
 8002ce8:	007a1200 	.word	0x007a1200

08002cec <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cec:	6803      	ldr	r3, [r0, #0]
{
 8002cee:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf2:	07df      	lsls	r7, r3, #31
{
 8002cf4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf6:	d410      	bmi.n	8002d1a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	079e      	lsls	r6, r3, #30
 8002cfc:	d467      	bmi.n	8002dce <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	071a      	lsls	r2, r3, #28
 8002d02:	f100 80b2 	bmi.w	8002e6a <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	075b      	lsls	r3, r3, #29
 8002d0a:	f100 80d0 	bmi.w	8002eae <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d0e:	69a2      	ldr	r2, [r4, #24]
 8002d10:	2a00      	cmp	r2, #0
 8002d12:	f040 8139 	bne.w	8002f88 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002d16:	2000      	movs	r0, #0
 8002d18:	e01e      	b.n	8002d58 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d1a:	4b97      	ldr	r3, [pc, #604]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	f002 020c 	and.w	r2, r2, #12
 8002d22:	2a04      	cmp	r2, #4
 8002d24:	d010      	beq.n	8002d48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d2c:	2a08      	cmp	r2, #8
 8002d2e:	d102      	bne.n	8002d36 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	025d      	lsls	r5, r3, #9
 8002d34:	d408      	bmi.n	8002d48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d36:	4b90      	ldr	r3, [pc, #576]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d3e:	2a0c      	cmp	r2, #12
 8002d40:	d10d      	bne.n	8002d5e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	0250      	lsls	r0, r2, #9
 8002d46:	d50a      	bpl.n	8002d5e <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d48:	4b8b      	ldr	r3, [pc, #556]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0399      	lsls	r1, r3, #14
 8002d4e:	d5d3      	bpl.n	8002cf8 <HAL_RCC_OscConfig+0xc>
 8002d50:	6863      	ldr	r3, [r4, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1d0      	bne.n	8002cf8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002d56:	2001      	movs	r0, #1
}
 8002d58:	b002      	add	sp, #8
 8002d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d5e:	6862      	ldr	r2, [r4, #4]
 8002d60:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002d64:	d111      	bne.n	8002d8a <HAL_RCC_OscConfig+0x9e>
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002d6c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d6e:	f7ff f8f5 	bl	8001f5c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	4d81      	ldr	r5, [pc, #516]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002d74:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d76:	682b      	ldr	r3, [r5, #0]
 8002d78:	039a      	lsls	r2, r3, #14
 8002d7a:	d4bd      	bmi.n	8002cf8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d7c:	f7ff f8ee 	bl	8001f5c <HAL_GetTick>
 8002d80:	1b80      	subs	r0, r0, r6
 8002d82:	2864      	cmp	r0, #100	; 0x64
 8002d84:	d9f7      	bls.n	8002d76 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8002d86:	2003      	movs	r0, #3
 8002d88:	e7e6      	b.n	8002d58 <HAL_RCC_OscConfig+0x6c>
 8002d8a:	4d7b      	ldr	r5, [pc, #492]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d8c:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8002d90:	682b      	ldr	r3, [r5, #0]
 8002d92:	d107      	bne.n	8002da4 <HAL_RCC_OscConfig+0xb8>
 8002d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d98:	602b      	str	r3, [r5, #0]
 8002d9a:	682b      	ldr	r3, [r5, #0]
 8002d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da0:	602b      	str	r3, [r5, #0]
 8002da2:	e7e4      	b.n	8002d6e <HAL_RCC_OscConfig+0x82>
 8002da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002da8:	602b      	str	r3, [r5, #0]
 8002daa:	682b      	ldr	r3, [r5, #0]
 8002dac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002db0:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002db2:	2a00      	cmp	r2, #0
 8002db4:	d1db      	bne.n	8002d6e <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8002db6:	f7ff f8d1 	bl	8001f5c <HAL_GetTick>
 8002dba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dbc:	682b      	ldr	r3, [r5, #0]
 8002dbe:	039b      	lsls	r3, r3, #14
 8002dc0:	d59a      	bpl.n	8002cf8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dc2:	f7ff f8cb 	bl	8001f5c <HAL_GetTick>
 8002dc6:	1b80      	subs	r0, r0, r6
 8002dc8:	2864      	cmp	r0, #100	; 0x64
 8002dca:	d9f7      	bls.n	8002dbc <HAL_RCC_OscConfig+0xd0>
 8002dcc:	e7db      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002dce:	4b6a      	ldr	r3, [pc, #424]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002dd0:	689a      	ldr	r2, [r3, #8]
 8002dd2:	f012 0f0c 	tst.w	r2, #12
 8002dd6:	d010      	beq.n	8002dfa <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002dde:	2a08      	cmp	r2, #8
 8002de0:	d102      	bne.n	8002de8 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	025f      	lsls	r7, r3, #9
 8002de6:	d508      	bpl.n	8002dfa <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de8:	4a63      	ldr	r2, [pc, #396]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002dea:	6893      	ldr	r3, [r2, #8]
 8002dec:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002df0:	2b0c      	cmp	r3, #12
 8002df2:	d111      	bne.n	8002e18 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002df4:	6853      	ldr	r3, [r2, #4]
 8002df6:	025e      	lsls	r6, r3, #9
 8002df8:	d40e      	bmi.n	8002e18 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfa:	4b5f      	ldr	r3, [pc, #380]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	0795      	lsls	r5, r2, #30
 8002e00:	d502      	bpl.n	8002e08 <HAL_RCC_OscConfig+0x11c>
 8002e02:	68e2      	ldr	r2, [r4, #12]
 8002e04:	2a01      	cmp	r2, #1
 8002e06:	d1a6      	bne.n	8002d56 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	6921      	ldr	r1, [r4, #16]
 8002e0c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002e10:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002e14:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e16:	e772      	b.n	8002cfe <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e18:	68e2      	ldr	r2, [r4, #12]
 8002e1a:	4b58      	ldr	r3, [pc, #352]	; (8002f7c <HAL_RCC_OscConfig+0x290>)
 8002e1c:	b1b2      	cbz	r2, 8002e4c <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 8002e1e:	2201      	movs	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002e22:	f7ff f89b 	bl	8001f5c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e26:	4d54      	ldr	r5, [pc, #336]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002e28:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e2a:	682b      	ldr	r3, [r5, #0]
 8002e2c:	0798      	lsls	r0, r3, #30
 8002e2e:	d507      	bpl.n	8002e40 <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e30:	682b      	ldr	r3, [r5, #0]
 8002e32:	6922      	ldr	r2, [r4, #16]
 8002e34:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002e38:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002e3c:	602b      	str	r3, [r5, #0]
 8002e3e:	e75e      	b.n	8002cfe <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e40:	f7ff f88c 	bl	8001f5c <HAL_GetTick>
 8002e44:	1b80      	subs	r0, r0, r6
 8002e46:	2802      	cmp	r0, #2
 8002e48:	d9ef      	bls.n	8002e2a <HAL_RCC_OscConfig+0x13e>
 8002e4a:	e79c      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8002e4c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002e4e:	f7ff f885 	bl	8001f5c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e52:	4d49      	ldr	r5, [pc, #292]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002e54:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e56:	682b      	ldr	r3, [r5, #0]
 8002e58:	0799      	lsls	r1, r3, #30
 8002e5a:	f57f af50 	bpl.w	8002cfe <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e5e:	f7ff f87d 	bl	8001f5c <HAL_GetTick>
 8002e62:	1b80      	subs	r0, r0, r6
 8002e64:	2802      	cmp	r0, #2
 8002e66:	d9f6      	bls.n	8002e56 <HAL_RCC_OscConfig+0x16a>
 8002e68:	e78d      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e6a:	6962      	ldr	r2, [r4, #20]
 8002e6c:	4b44      	ldr	r3, [pc, #272]	; (8002f80 <HAL_RCC_OscConfig+0x294>)
 8002e6e:	b17a      	cbz	r2, 8002e90 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 8002e70:	2201      	movs	r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002e74:	f7ff f872 	bl	8001f5c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e78:	4d3f      	ldr	r5, [pc, #252]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002e7a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e7c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002e7e:	079f      	lsls	r7, r3, #30
 8002e80:	f53f af41 	bmi.w	8002d06 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e84:	f7ff f86a 	bl	8001f5c <HAL_GetTick>
 8002e88:	1b80      	subs	r0, r0, r6
 8002e8a:	2802      	cmp	r0, #2
 8002e8c:	d9f6      	bls.n	8002e7c <HAL_RCC_OscConfig+0x190>
 8002e8e:	e77a      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8002e90:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002e92:	f7ff f863 	bl	8001f5c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e96:	4d38      	ldr	r5, [pc, #224]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002e98:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e9a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002e9c:	0798      	lsls	r0, r3, #30
 8002e9e:	f57f af32 	bpl.w	8002d06 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ea2:	f7ff f85b 	bl	8001f5c <HAL_GetTick>
 8002ea6:	1b80      	subs	r0, r0, r6
 8002ea8:	2802      	cmp	r0, #2
 8002eaa:	d9f6      	bls.n	8002e9a <HAL_RCC_OscConfig+0x1ae>
 8002eac:	e76b      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eae:	4b32      	ldr	r3, [pc, #200]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002eb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eb2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002eb6:	d128      	bne.n	8002f0a <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eb8:	9201      	str	r2, [sp, #4]
 8002eba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ebc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ec0:	641a      	str	r2, [r3, #64]	; 0x40
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002ecc:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ece:	4d2d      	ldr	r5, [pc, #180]	; (8002f84 <HAL_RCC_OscConfig+0x298>)
 8002ed0:	682b      	ldr	r3, [r5, #0]
 8002ed2:	05d9      	lsls	r1, r3, #23
 8002ed4:	d51b      	bpl.n	8002f0e <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ed6:	68a3      	ldr	r3, [r4, #8]
 8002ed8:	4d27      	ldr	r5, [pc, #156]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d127      	bne.n	8002f2e <HAL_RCC_OscConfig+0x242>
 8002ede:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002ee0:	f043 0301 	orr.w	r3, r3, #1
 8002ee4:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002ee6:	f7ff f839 	bl	8001f5c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eea:	4d23      	ldr	r5, [pc, #140]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002eec:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eee:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002ef4:	079b      	lsls	r3, r3, #30
 8002ef6:	d539      	bpl.n	8002f6c <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8002ef8:	2e00      	cmp	r6, #0
 8002efa:	f43f af08 	beq.w	8002d0e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002efe:	4a1e      	ldr	r2, [pc, #120]	; (8002f78 <HAL_RCC_OscConfig+0x28c>)
 8002f00:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002f02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f06:	6413      	str	r3, [r2, #64]	; 0x40
 8002f08:	e701      	b.n	8002d0e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002f0a:	2600      	movs	r6, #0
 8002f0c:	e7df      	b.n	8002ece <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f0e:	682b      	ldr	r3, [r5, #0]
 8002f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f14:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002f16:	f7ff f821 	bl	8001f5c <HAL_GetTick>
 8002f1a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	682b      	ldr	r3, [r5, #0]
 8002f1e:	05da      	lsls	r2, r3, #23
 8002f20:	d4d9      	bmi.n	8002ed6 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f22:	f7ff f81b 	bl	8001f5c <HAL_GetTick>
 8002f26:	1bc0      	subs	r0, r0, r7
 8002f28:	2802      	cmp	r0, #2
 8002f2a:	d9f7      	bls.n	8002f1c <HAL_RCC_OscConfig+0x230>
 8002f2c:	e72b      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f2e:	2b05      	cmp	r3, #5
 8002f30:	d104      	bne.n	8002f3c <HAL_RCC_OscConfig+0x250>
 8002f32:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002f34:	f043 0304 	orr.w	r3, r3, #4
 8002f38:	672b      	str	r3, [r5, #112]	; 0x70
 8002f3a:	e7d0      	b.n	8002ede <HAL_RCC_OscConfig+0x1f2>
 8002f3c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	672a      	str	r2, [r5, #112]	; 0x70
 8002f44:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002f46:	f022 0204 	bic.w	r2, r2, #4
 8002f4a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1ca      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8002f50:	f7ff f804 	bl	8001f5c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f54:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002f58:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f5a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002f5c:	0798      	lsls	r0, r3, #30
 8002f5e:	d5cb      	bpl.n	8002ef8 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f60:	f7fe fffc 	bl	8001f5c <HAL_GetTick>
 8002f64:	1bc0      	subs	r0, r0, r7
 8002f66:	4540      	cmp	r0, r8
 8002f68:	d9f7      	bls.n	8002f5a <HAL_RCC_OscConfig+0x26e>
 8002f6a:	e70c      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f6c:	f7fe fff6 	bl	8001f5c <HAL_GetTick>
 8002f70:	1bc0      	subs	r0, r0, r7
 8002f72:	4540      	cmp	r0, r8
 8002f74:	d9bd      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x206>
 8002f76:	e706      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	42470000 	.word	0x42470000
 8002f80:	42470e80 	.word	0x42470e80
 8002f84:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f88:	4d23      	ldr	r5, [pc, #140]	; (8003018 <HAL_RCC_OscConfig+0x32c>)
 8002f8a:	68ab      	ldr	r3, [r5, #8]
 8002f8c:	f003 030c 	and.w	r3, r3, #12
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	f43f aee0 	beq.w	8002d56 <HAL_RCC_OscConfig+0x6a>
 8002f96:	4e21      	ldr	r6, [pc, #132]	; (800301c <HAL_RCC_OscConfig+0x330>)
 8002f98:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f9a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002f9c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f9e:	d12d      	bne.n	8002ffc <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 8002fa0:	f7fe ffdc 	bl	8001f5c <HAL_GetTick>
 8002fa4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa6:	682b      	ldr	r3, [r5, #0]
 8002fa8:	0199      	lsls	r1, r3, #6
 8002faa:	d421      	bmi.n	8002ff0 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fac:	6a22      	ldr	r2, [r4, #32]
 8002fae:	69e3      	ldr	r3, [r4, #28]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002fb4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002fb8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002fba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002fbe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002fc0:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002fc4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc6:	4c14      	ldr	r4, [pc, #80]	; (8003018 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fc8:	0852      	lsrs	r2, r2, #1
 8002fca:	3a01      	subs	r2, #1
 8002fcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002fd0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002fd6:	f7fe ffc1 	bl	8001f5c <HAL_GetTick>
 8002fda:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fdc:	6823      	ldr	r3, [r4, #0]
 8002fde:	019a      	lsls	r2, r3, #6
 8002fe0:	f53f ae99 	bmi.w	8002d16 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fe4:	f7fe ffba 	bl	8001f5c <HAL_GetTick>
 8002fe8:	1b40      	subs	r0, r0, r5
 8002fea:	2802      	cmp	r0, #2
 8002fec:	d9f6      	bls.n	8002fdc <HAL_RCC_OscConfig+0x2f0>
 8002fee:	e6ca      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff0:	f7fe ffb4 	bl	8001f5c <HAL_GetTick>
 8002ff4:	1bc0      	subs	r0, r0, r7
 8002ff6:	2802      	cmp	r0, #2
 8002ff8:	d9d5      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x2ba>
 8002ffa:	e6c4      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8002ffc:	f7fe ffae 	bl	8001f5c <HAL_GetTick>
 8003000:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003002:	682b      	ldr	r3, [r5, #0]
 8003004:	019b      	lsls	r3, r3, #6
 8003006:	f57f ae86 	bpl.w	8002d16 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800300a:	f7fe ffa7 	bl	8001f5c <HAL_GetTick>
 800300e:	1b00      	subs	r0, r0, r4
 8003010:	2802      	cmp	r0, #2
 8003012:	d9f6      	bls.n	8003002 <HAL_RCC_OscConfig+0x316>
 8003014:	e6b7      	b.n	8002d86 <HAL_RCC_OscConfig+0x9a>
 8003016:	bf00      	nop
 8003018:	40023800 	.word	0x40023800
 800301c:	42470060 	.word	0x42470060

08003020 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003020:	6a03      	ldr	r3, [r0, #32]
 8003022:	f023 0301 	bic.w	r3, r3, #1
 8003026:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003028:	6a03      	ldr	r3, [r0, #32]
{
 800302a:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800302c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800302e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003030:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003032:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003036:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003038:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800303a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800303e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003040:	4d0e      	ldr	r5, [pc, #56]	; (800307c <TIM_OC1_SetConfig+0x5c>)
 8003042:	42a8      	cmp	r0, r5
 8003044:	d002      	beq.n	800304c <TIM_OC1_SetConfig+0x2c>
 8003046:	4e0e      	ldr	r6, [pc, #56]	; (8003080 <TIM_OC1_SetConfig+0x60>)
 8003048:	42b0      	cmp	r0, r6
 800304a:	d110      	bne.n	800306e <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800304c:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800304e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003052:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003054:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003056:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800305a:	d002      	beq.n	8003062 <TIM_OC1_SetConfig+0x42>
 800305c:	4d08      	ldr	r5, [pc, #32]	; (8003080 <TIM_OC1_SetConfig+0x60>)
 800305e:	42a8      	cmp	r0, r5
 8003060:	d105      	bne.n	800306e <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003062:	694d      	ldr	r5, [r1, #20]
 8003064:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003066:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800306a:	4335      	orrs	r5, r6
 800306c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800306e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003070:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003072:	684a      	ldr	r2, [r1, #4]
 8003074:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003076:	6203      	str	r3, [r0, #32]
 8003078:	bd70      	pop	{r4, r5, r6, pc}
 800307a:	bf00      	nop
 800307c:	40010000 	.word	0x40010000
 8003080:	40010400 	.word	0x40010400

08003084 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003084:	6a03      	ldr	r3, [r0, #32]
 8003086:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800308a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800308c:	6a03      	ldr	r3, [r0, #32]
{
 800308e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003090:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003092:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003094:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003096:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800309a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800309c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800309e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030a2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030a6:	4d11      	ldr	r5, [pc, #68]	; (80030ec <TIM_OC3_SetConfig+0x68>)
 80030a8:	42a8      	cmp	r0, r5
 80030aa:	d003      	beq.n	80030b4 <TIM_OC3_SetConfig+0x30>
 80030ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80030b0:	42a8      	cmp	r0, r5
 80030b2:	d114      	bne.n	80030de <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030b4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80030b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030ba:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030be:	4d0b      	ldr	r5, [pc, #44]	; (80030ec <TIM_OC3_SetConfig+0x68>)
 80030c0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 80030c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030c6:	d003      	beq.n	80030d0 <TIM_OC3_SetConfig+0x4c>
 80030c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80030cc:	42a8      	cmp	r0, r5
 80030ce:	d106      	bne.n	80030de <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030d0:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030d2:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030d4:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030d8:	4335      	orrs	r5, r6
 80030da:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030de:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030e0:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030e2:	684a      	ldr	r2, [r1, #4]
 80030e4:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030e6:	6203      	str	r3, [r0, #32]
 80030e8:	bd70      	pop	{r4, r5, r6, pc}
 80030ea:	bf00      	nop
 80030ec:	40010000 	.word	0x40010000

080030f0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030f0:	6a03      	ldr	r3, [r0, #32]
 80030f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030f6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030f8:	6a03      	ldr	r3, [r0, #32]
{
 80030fa:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030fc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030fe:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003100:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003102:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003106:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800310a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800310c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003110:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003114:	4d08      	ldr	r5, [pc, #32]	; (8003138 <TIM_OC4_SetConfig+0x48>)
 8003116:	42a8      	cmp	r0, r5
 8003118:	d003      	beq.n	8003122 <TIM_OC4_SetConfig+0x32>
 800311a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800311e:	42a8      	cmp	r0, r5
 8003120:	d104      	bne.n	800312c <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003122:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003124:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003128:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800312c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800312e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003130:	684a      	ldr	r2, [r1, #4]
 8003132:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003134:	6203      	str	r3, [r0, #32]
 8003136:	bd30      	pop	{r4, r5, pc}
 8003138:	40010000 	.word	0x40010000

0800313c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800313c:	6803      	ldr	r3, [r0, #0]
 800313e:	68da      	ldr	r2, [r3, #12]
 8003140:	f042 0201 	orr.w	r2, r2, #1
 8003144:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800314c:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 800314e:	bf1e      	ittt	ne
 8003150:	681a      	ldrne	r2, [r3, #0]
 8003152:	f042 0201 	orrne.w	r2, r2, #1
 8003156:	601a      	strne	r2, [r3, #0]
}
 8003158:	2000      	movs	r0, #0
 800315a:	4770      	bx	lr

0800315c <HAL_TIM_OC_DelayElapsedCallback>:
 800315c:	4770      	bx	lr

0800315e <HAL_TIM_IC_CaptureCallback>:
 800315e:	4770      	bx	lr

08003160 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003160:	4770      	bx	lr

08003162 <HAL_TIM_TriggerCallback>:
 8003162:	4770      	bx	lr

08003164 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003164:	6803      	ldr	r3, [r0, #0]
 8003166:	691a      	ldr	r2, [r3, #16]
 8003168:	0791      	lsls	r1, r2, #30
{
 800316a:	b510      	push	{r4, lr}
 800316c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800316e:	d50e      	bpl.n	800318e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	0792      	lsls	r2, r2, #30
 8003174:	d50b      	bpl.n	800318e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003176:	f06f 0202 	mvn.w	r2, #2
 800317a:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800317c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800317e:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003180:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003182:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003184:	d077      	beq.n	8003276 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8003186:	f7ff ffea 	bl	800315e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318a:	2300      	movs	r3, #0
 800318c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	691a      	ldr	r2, [r3, #16]
 8003192:	0750      	lsls	r0, r2, #29
 8003194:	d510      	bpl.n	80031b8 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003196:	68da      	ldr	r2, [r3, #12]
 8003198:	0751      	lsls	r1, r2, #29
 800319a:	d50d      	bpl.n	80031b8 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800319c:	f06f 0204 	mvn.w	r2, #4
 80031a0:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031a2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031a4:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031a6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031aa:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80031ac:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031ae:	d068      	beq.n	8003282 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80031b0:	f7ff ffd5 	bl	800315e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b4:	2300      	movs	r3, #0
 80031b6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	691a      	ldr	r2, [r3, #16]
 80031bc:	0712      	lsls	r2, r2, #28
 80031be:	d50f      	bpl.n	80031e0 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	0710      	lsls	r0, r2, #28
 80031c4:	d50c      	bpl.n	80031e0 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031c6:	f06f 0208 	mvn.w	r2, #8
 80031ca:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031cc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031ce:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031d0:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031d2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80031d4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031d6:	d05a      	beq.n	800328e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80031d8:	f7ff ffc1 	bl	800315e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031dc:	2300      	movs	r3, #0
 80031de:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031e0:	6823      	ldr	r3, [r4, #0]
 80031e2:	691a      	ldr	r2, [r3, #16]
 80031e4:	06d2      	lsls	r2, r2, #27
 80031e6:	d510      	bpl.n	800320a <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	06d0      	lsls	r0, r2, #27
 80031ec:	d50d      	bpl.n	800320a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031ee:	f06f 0210 	mvn.w	r2, #16
 80031f2:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031f4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031f6:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031f8:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031fc:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80031fe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003200:	d04b      	beq.n	800329a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003202:	f7ff ffac 	bl	800315e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003206:	2300      	movs	r3, #0
 8003208:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800320a:	6823      	ldr	r3, [r4, #0]
 800320c:	691a      	ldr	r2, [r3, #16]
 800320e:	07d1      	lsls	r1, r2, #31
 8003210:	d508      	bpl.n	8003224 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	07d2      	lsls	r2, r2, #31
 8003216:	d505      	bpl.n	8003224 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003218:	f06f 0201 	mvn.w	r2, #1
 800321c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800321e:	4620      	mov	r0, r4
 8003220:	f000 fd36 	bl	8003c90 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	691a      	ldr	r2, [r3, #16]
 8003228:	0610      	lsls	r0, r2, #24
 800322a:	d508      	bpl.n	800323e <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	0611      	lsls	r1, r2, #24
 8003230:	d505      	bpl.n	800323e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003232:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003236:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003238:	4620      	mov	r0, r4
 800323a:	f000 f986 	bl	800354a <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800323e:	6823      	ldr	r3, [r4, #0]
 8003240:	691a      	ldr	r2, [r3, #16]
 8003242:	0652      	lsls	r2, r2, #25
 8003244:	d508      	bpl.n	8003258 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	0650      	lsls	r0, r2, #25
 800324a:	d505      	bpl.n	8003258 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800324c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003250:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003252:	4620      	mov	r0, r4
 8003254:	f7ff ff85 	bl	8003162 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	0691      	lsls	r1, r2, #26
 800325e:	d522      	bpl.n	80032a6 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	0692      	lsls	r2, r2, #26
 8003264:	d51f      	bpl.n	80032a6 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003266:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800326a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800326c:	611a      	str	r2, [r3, #16]
}
 800326e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003272:	f000 b969 	b.w	8003548 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003276:	f7ff ff71 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800327a:	4620      	mov	r0, r4
 800327c:	f7ff ff70 	bl	8003160 <HAL_TIM_PWM_PulseFinishedCallback>
 8003280:	e783      	b.n	800318a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003282:	f7ff ff6b 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003286:	4620      	mov	r0, r4
 8003288:	f7ff ff6a 	bl	8003160 <HAL_TIM_PWM_PulseFinishedCallback>
 800328c:	e792      	b.n	80031b4 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328e:	f7ff ff65 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003292:	4620      	mov	r0, r4
 8003294:	f7ff ff64 	bl	8003160 <HAL_TIM_PWM_PulseFinishedCallback>
 8003298:	e7a0      	b.n	80031dc <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329a:	f7ff ff5f 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800329e:	4620      	mov	r0, r4
 80032a0:	f7ff ff5e 	bl	8003160 <HAL_TIM_PWM_PulseFinishedCallback>
 80032a4:	e7af      	b.n	8003206 <HAL_TIM_IRQHandler+0xa2>
 80032a6:	bd10      	pop	{r4, pc}

080032a8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a8:	4a30      	ldr	r2, [pc, #192]	; (800336c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80032aa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032ac:	4290      	cmp	r0, r2
 80032ae:	d012      	beq.n	80032d6 <TIM_Base_SetConfig+0x2e>
 80032b0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80032b4:	d00f      	beq.n	80032d6 <TIM_Base_SetConfig+0x2e>
 80032b6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80032ba:	4290      	cmp	r0, r2
 80032bc:	d00b      	beq.n	80032d6 <TIM_Base_SetConfig+0x2e>
 80032be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032c2:	4290      	cmp	r0, r2
 80032c4:	d007      	beq.n	80032d6 <TIM_Base_SetConfig+0x2e>
 80032c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032ca:	4290      	cmp	r0, r2
 80032cc:	d003      	beq.n	80032d6 <TIM_Base_SetConfig+0x2e>
 80032ce:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80032d2:	4290      	cmp	r0, r2
 80032d4:	d119      	bne.n	800330a <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 80032d6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80032dc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032de:	4a23      	ldr	r2, [pc, #140]	; (800336c <TIM_Base_SetConfig+0xc4>)
 80032e0:	4290      	cmp	r0, r2
 80032e2:	d029      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 80032e4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80032e8:	d026      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 80032ea:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80032ee:	4290      	cmp	r0, r2
 80032f0:	d022      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 80032f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032f6:	4290      	cmp	r0, r2
 80032f8:	d01e      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 80032fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032fe:	4290      	cmp	r0, r2
 8003300:	d01a      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 8003302:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003306:	4290      	cmp	r0, r2
 8003308:	d016      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 800330a:	4a19      	ldr	r2, [pc, #100]	; (8003370 <TIM_Base_SetConfig+0xc8>)
 800330c:	4290      	cmp	r0, r2
 800330e:	d013      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 8003310:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003314:	4290      	cmp	r0, r2
 8003316:	d00f      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 8003318:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800331c:	4290      	cmp	r0, r2
 800331e:	d00b      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 8003320:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003324:	4290      	cmp	r0, r2
 8003326:	d007      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 8003328:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800332c:	4290      	cmp	r0, r2
 800332e:	d003      	beq.n	8003338 <TIM_Base_SetConfig+0x90>
 8003330:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003334:	4290      	cmp	r0, r2
 8003336:	d103      	bne.n	8003340 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003338:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800333a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800333e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003340:	694a      	ldr	r2, [r1, #20]
 8003342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003346:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003348:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800334a:	688b      	ldr	r3, [r1, #8]
 800334c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800334e:	680b      	ldr	r3, [r1, #0]
 8003350:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <TIM_Base_SetConfig+0xc4>)
 8003354:	4298      	cmp	r0, r3
 8003356:	d003      	beq.n	8003360 <TIM_Base_SetConfig+0xb8>
 8003358:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800335c:	4298      	cmp	r0, r3
 800335e:	d101      	bne.n	8003364 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8003360:	690b      	ldr	r3, [r1, #16]
 8003362:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003364:	2301      	movs	r3, #1
 8003366:	6143      	str	r3, [r0, #20]
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40010000 	.word	0x40010000
 8003370:	40014000 	.word	0x40014000

08003374 <HAL_TIM_Base_Init>:
{
 8003374:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003376:	4604      	mov	r4, r0
 8003378:	b1a0      	cbz	r0, 80033a4 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800337a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800337e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003382:	b91b      	cbnz	r3, 800338c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003384:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003388:	f001 fc22 	bl	8004bd0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	2302      	movs	r3, #2
 800338e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003392:	6820      	ldr	r0, [r4, #0]
 8003394:	1d21      	adds	r1, r4, #4
 8003396:	f7ff ff87 	bl	80032a8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800339a:	2301      	movs	r3, #1
 800339c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80033a0:	2000      	movs	r0, #0
 80033a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80033a4:	2001      	movs	r0, #1
}
 80033a6:	bd10      	pop	{r4, pc}

080033a8 <HAL_TIM_PWM_Init>:
{
 80033a8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80033aa:	4604      	mov	r4, r0
 80033ac:	b1a0      	cbz	r0, 80033d8 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80033ae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80033b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80033b6:	b91b      	cbnz	r3, 80033c0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80033b8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80033bc:	f001 fbf2 	bl	8004ba4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80033c0:	2302      	movs	r3, #2
 80033c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033c6:	6820      	ldr	r0, [r4, #0]
 80033c8:	1d21      	adds	r1, r4, #4
 80033ca:	f7ff ff6d 	bl	80032a8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80033ce:	2301      	movs	r3, #1
 80033d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80033d4:	2000      	movs	r0, #0
 80033d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80033d8:	2001      	movs	r0, #1
}
 80033da:	bd10      	pop	{r4, pc}

080033dc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033dc:	6a03      	ldr	r3, [r0, #32]
 80033de:	f023 0310 	bic.w	r3, r3, #16
 80033e2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80033e4:	6a03      	ldr	r3, [r0, #32]
{
 80033e6:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 80033e8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80033ea:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033ee:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033f2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033f6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80033f8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033fc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003400:	4d10      	ldr	r5, [pc, #64]	; (8003444 <TIM_OC2_SetConfig+0x68>)
 8003402:	42a8      	cmp	r0, r5
 8003404:	d003      	beq.n	800340e <TIM_OC2_SetConfig+0x32>
 8003406:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800340a:	42a8      	cmp	r0, r5
 800340c:	d114      	bne.n	8003438 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800340e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003414:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003418:	4d0a      	ldr	r5, [pc, #40]	; (8003444 <TIM_OC2_SetConfig+0x68>)
 800341a:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 800341c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003420:	d003      	beq.n	800342a <TIM_OC2_SetConfig+0x4e>
 8003422:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003426:	42a8      	cmp	r0, r5
 8003428:	d106      	bne.n	8003438 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800342a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800342c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800342e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003432:	4335      	orrs	r5, r6
 8003434:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003438:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800343a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800343c:	684a      	ldr	r2, [r1, #4]
 800343e:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003440:	6203      	str	r3, [r0, #32]
 8003442:	bd70      	pop	{r4, r5, r6, pc}
 8003444:	40010000 	.word	0x40010000

08003448 <HAL_TIM_PWM_ConfigChannel>:
{
 8003448:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800344a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800344e:	2b01      	cmp	r3, #1
{
 8003450:	4604      	mov	r4, r0
 8003452:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003456:	d025      	beq.n	80034a4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8003458:	2301      	movs	r3, #1
 800345a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800345e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8003462:	2a0c      	cmp	r2, #12
 8003464:	d818      	bhi.n	8003498 <HAL_TIM_PWM_ConfigChannel+0x50>
 8003466:	e8df f002 	tbb	[pc, r2]
 800346a:	1707      	.short	0x1707
 800346c:	171e1717 	.word	0x171e1717
 8003470:	172f1717 	.word	0x172f1717
 8003474:	1717      	.short	0x1717
 8003476:	40          	.byte	0x40
 8003477:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003478:	6820      	ldr	r0, [r4, #0]
 800347a:	f7ff fdd1 	bl	8003020 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800347e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003480:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003482:	699a      	ldr	r2, [r3, #24]
 8003484:	f042 0208 	orr.w	r2, r2, #8
 8003488:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800348a:	699a      	ldr	r2, [r3, #24]
 800348c:	f022 0204 	bic.w	r2, r2, #4
 8003490:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003492:	699a      	ldr	r2, [r3, #24]
 8003494:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003496:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003498:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800349a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800349c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80034a0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80034a4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034a6:	6820      	ldr	r0, [r4, #0]
 80034a8:	f7ff ff98 	bl	80033dc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034ac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034ae:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034b8:	699a      	ldr	r2, [r3, #24]
 80034ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034c0:	699a      	ldr	r2, [r3, #24]
 80034c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80034c6:	e7e6      	b.n	8003496 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034c8:	6820      	ldr	r0, [r4, #0]
 80034ca:	f7ff fddb 	bl	8003084 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034ce:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034d0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	f042 0208 	orr.w	r2, r2, #8
 80034d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034da:	69da      	ldr	r2, [r3, #28]
 80034dc:	f022 0204 	bic.w	r2, r2, #4
 80034e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034e2:	69da      	ldr	r2, [r3, #28]
 80034e4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034e6:	61da      	str	r2, [r3, #28]
      break;
 80034e8:	e7d6      	b.n	8003498 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034ea:	6820      	ldr	r0, [r4, #0]
 80034ec:	f7ff fe00 	bl	80030f0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034f0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034f2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034f4:	69da      	ldr	r2, [r3, #28]
 80034f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034fa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034fc:	69da      	ldr	r2, [r3, #28]
 80034fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003502:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003504:	69da      	ldr	r2, [r3, #28]
 8003506:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800350a:	e7ec      	b.n	80034e6 <HAL_TIM_PWM_ConfigChannel+0x9e>

0800350c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800350c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003510:	2b01      	cmp	r3, #1
{
 8003512:	b530      	push	{r4, r5, lr}
 8003514:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003518:	d014      	beq.n	8003544 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800351a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800351c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003520:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003522:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003524:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003526:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003528:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800352c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003530:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003532:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003534:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003536:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003538:	2301      	movs	r3, #1
 800353a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800353e:	2300      	movs	r3, #0
 8003540:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003544:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003546:	bd30      	pop	{r4, r5, pc}

08003548 <HAL_TIMEx_CommutCallback>:
 8003548:	4770      	bx	lr

0800354a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800354a:	4770      	bx	lr

0800354c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800354c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003550:	6806      	ldr	r6, [r0, #0]
 8003552:	68c2      	ldr	r2, [r0, #12]
 8003554:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003556:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003558:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800355c:	4313      	orrs	r3, r2
 800355e:	6133      	str	r3, [r6, #16]
{
 8003560:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003562:	6883      	ldr	r3, [r0, #8]
 8003564:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003566:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003568:	4303      	orrs	r3, r0
 800356a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800356c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003570:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003572:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003576:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8003578:	4313      	orrs	r3, r2
 800357a:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800357c:	6973      	ldr	r3, [r6, #20]
 800357e:	69a2      	ldr	r2, [r4, #24]
 8003580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003584:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003586:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800358a:	6173      	str	r3, [r6, #20]
 800358c:	4b7a      	ldr	r3, [pc, #488]	; (8003778 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800358e:	d17c      	bne.n	800368a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003590:	429e      	cmp	r6, r3
 8003592:	d003      	beq.n	800359c <UART_SetConfig+0x50>
 8003594:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003598:	429e      	cmp	r6, r3
 800359a:	d144      	bne.n	8003626 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800359c:	f7ff fb4e 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80035a0:	2519      	movs	r5, #25
 80035a2:	fb05 f300 	mul.w	r3, r5, r0
 80035a6:	6860      	ldr	r0, [r4, #4]
 80035a8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80035ac:	0040      	lsls	r0, r0, #1
 80035ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80035b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80035b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80035ba:	f7ff fb3f 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80035be:	6863      	ldr	r3, [r4, #4]
 80035c0:	4368      	muls	r0, r5
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	fbb0 f7f3 	udiv	r7, r0, r3
 80035c8:	f7ff fb38 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80035cc:	6863      	ldr	r3, [r4, #4]
 80035ce:	4368      	muls	r0, r5
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80035da:	fb09 7313 	mls	r3, r9, r3, r7
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	3332      	adds	r3, #50	; 0x32
 80035e2:	fbb3 f3f9 	udiv	r3, r3, r9
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80035ec:	f7ff fb26 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80035f0:	6862      	ldr	r2, [r4, #4]
 80035f2:	4368      	muls	r0, r5
 80035f4:	0052      	lsls	r2, r2, #1
 80035f6:	fbb0 faf2 	udiv	sl, r0, r2
 80035fa:	f7ff fb1f 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80035fe:	6863      	ldr	r3, [r4, #4]
 8003600:	4368      	muls	r0, r5
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	fbb0 f3f3 	udiv	r3, r0, r3
 8003608:	fbb3 f3f9 	udiv	r3, r3, r9
 800360c:	fb09 a313 	mls	r3, r9, r3, sl
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	3332      	adds	r3, #50	; 0x32
 8003614:	fbb3 f3f9 	udiv	r3, r3, r9
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800361e:	443b      	add	r3, r7
 8003620:	60b3      	str	r3, [r6, #8]
 8003622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003626:	f7ff faf9 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 800362a:	2519      	movs	r5, #25
 800362c:	fb05 f300 	mul.w	r3, r5, r0
 8003630:	6860      	ldr	r0, [r4, #4]
 8003632:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003636:	0040      	lsls	r0, r0, #1
 8003638:	fbb3 f3f0 	udiv	r3, r3, r0
 800363c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003640:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003644:	f7ff faea 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003648:	6863      	ldr	r3, [r4, #4]
 800364a:	4368      	muls	r0, r5
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	fbb0 f7f3 	udiv	r7, r0, r3
 8003652:	f7ff fae3 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003656:	6863      	ldr	r3, [r4, #4]
 8003658:	4368      	muls	r0, r5
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003660:	fbb3 f3f9 	udiv	r3, r3, r9
 8003664:	fb09 7313 	mls	r3, r9, r3, r7
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	3332      	adds	r3, #50	; 0x32
 800366c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8003676:	f7ff fad1 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 800367a:	6862      	ldr	r2, [r4, #4]
 800367c:	4368      	muls	r0, r5
 800367e:	0052      	lsls	r2, r2, #1
 8003680:	fbb0 faf2 	udiv	sl, r0, r2
 8003684:	f7ff faca 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003688:	e7b9      	b.n	80035fe <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800368a:	429e      	cmp	r6, r3
 800368c:	d002      	beq.n	8003694 <UART_SetConfig+0x148>
 800368e:	4b3b      	ldr	r3, [pc, #236]	; (800377c <UART_SetConfig+0x230>)
 8003690:	429e      	cmp	r6, r3
 8003692:	d140      	bne.n	8003716 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003694:	f7ff fad2 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 8003698:	6867      	ldr	r7, [r4, #4]
 800369a:	2519      	movs	r5, #25
 800369c:	f04f 0964 	mov.w	r9, #100	; 0x64
 80036a0:	fb05 f300 	mul.w	r3, r5, r0
 80036a4:	00bf      	lsls	r7, r7, #2
 80036a6:	fbb3 f3f7 	udiv	r3, r3, r7
 80036aa:	fbb3 f3f9 	udiv	r3, r3, r9
 80036ae:	011f      	lsls	r7, r3, #4
 80036b0:	f7ff fac4 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80036b4:	6863      	ldr	r3, [r4, #4]
 80036b6:	4368      	muls	r0, r5
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	fbb0 f8f3 	udiv	r8, r0, r3
 80036be:	f7ff fabd 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80036c2:	6863      	ldr	r3, [r4, #4]
 80036c4:	4368      	muls	r0, r5
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80036cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80036d0:	fb09 8313 	mls	r3, r9, r3, r8
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	3332      	adds	r3, #50	; 0x32
 80036d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80036dc:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80036e0:	f7ff faac 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
 80036e4:	6862      	ldr	r2, [r4, #4]
 80036e6:	4368      	muls	r0, r5
 80036e8:	0092      	lsls	r2, r2, #2
 80036ea:	fbb0 faf2 	udiv	sl, r0, r2
 80036ee:	f7ff faa5 	bl	8002c3c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80036f2:	6863      	ldr	r3, [r4, #4]
 80036f4:	4368      	muls	r0, r5
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8003700:	fb09 a313 	mls	r3, r9, r3, sl
 8003704:	011b      	lsls	r3, r3, #4
 8003706:	3332      	adds	r3, #50	; 0x32
 8003708:	fbb3 f3f9 	udiv	r3, r3, r9
 800370c:	f003 030f 	and.w	r3, r3, #15
 8003710:	ea43 0308 	orr.w	r3, r3, r8
 8003714:	e783      	b.n	800361e <UART_SetConfig+0xd2>
 8003716:	f7ff fa81 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 800371a:	6867      	ldr	r7, [r4, #4]
 800371c:	2519      	movs	r5, #25
 800371e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003722:	fb05 f300 	mul.w	r3, r5, r0
 8003726:	00bf      	lsls	r7, r7, #2
 8003728:	fbb3 f3f7 	udiv	r3, r3, r7
 800372c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003730:	011f      	lsls	r7, r3, #4
 8003732:	f7ff fa73 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003736:	6863      	ldr	r3, [r4, #4]
 8003738:	4368      	muls	r0, r5
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	fbb0 f8f3 	udiv	r8, r0, r3
 8003740:	f7ff fa6c 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003744:	6863      	ldr	r3, [r4, #4]
 8003746:	4368      	muls	r0, r5
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	fbb0 f3f3 	udiv	r3, r0, r3
 800374e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003752:	fb09 8313 	mls	r3, r9, r3, r8
 8003756:	011b      	lsls	r3, r3, #4
 8003758:	3332      	adds	r3, #50	; 0x32
 800375a:	fbb3 f3f9 	udiv	r3, r3, r9
 800375e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003762:	f7ff fa5b 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003766:	6862      	ldr	r2, [r4, #4]
 8003768:	4368      	muls	r0, r5
 800376a:	0092      	lsls	r2, r2, #2
 800376c:	fbb0 faf2 	udiv	sl, r0, r2
 8003770:	f7ff fa54 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003774:	e7bd      	b.n	80036f2 <UART_SetConfig+0x1a6>
 8003776:	bf00      	nop
 8003778:	40011000 	.word	0x40011000
 800377c:	40011400 	.word	0x40011400

08003780 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003782:	4604      	mov	r4, r0
 8003784:	460e      	mov	r6, r1
 8003786:	4617      	mov	r7, r2
 8003788:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800378a:	6821      	ldr	r1, [r4, #0]
 800378c:	680b      	ldr	r3, [r1, #0]
 800378e:	ea36 0303 	bics.w	r3, r6, r3
 8003792:	d101      	bne.n	8003798 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003794:	2000      	movs	r0, #0
}
 8003796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003798:	1c6b      	adds	r3, r5, #1
 800379a:	d0f7      	beq.n	800378c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800379c:	b995      	cbnz	r5, 80037c4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800379e:	6823      	ldr	r3, [r4, #0]
 80037a0:	68da      	ldr	r2, [r3, #12]
 80037a2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80037a6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	f022 0201 	bic.w	r2, r2, #1
 80037ae:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80037b0:	2320      	movs	r3, #32
 80037b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80037b6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80037ba:	2300      	movs	r3, #0
 80037bc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80037c0:	2003      	movs	r0, #3
 80037c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037c4:	f7fe fbca 	bl	8001f5c <HAL_GetTick>
 80037c8:	1bc0      	subs	r0, r0, r7
 80037ca:	4285      	cmp	r5, r0
 80037cc:	d2dd      	bcs.n	800378a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80037ce:	e7e6      	b.n	800379e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080037d0 <HAL_UART_Init>:
{
 80037d0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80037d2:	4604      	mov	r4, r0
 80037d4:	b340      	cbz	r0, 8003828 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80037d6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80037da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80037de:	b91b      	cbnz	r3, 80037e8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80037e0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80037e4:	f001 fac2 	bl	8004d6c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80037e8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80037ea:	2324      	movs	r3, #36	; 0x24
 80037ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80037f0:	68d3      	ldr	r3, [r2, #12]
 80037f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037f6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80037f8:	4620      	mov	r0, r4
 80037fa:	f7ff fea7 	bl	800354c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037fe:	6823      	ldr	r3, [r4, #0]
 8003800:	691a      	ldr	r2, [r3, #16]
 8003802:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003806:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800380e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003810:	68da      	ldr	r2, [r3, #12]
 8003812:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003816:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003818:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800381a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800381c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800381e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003822:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8003826:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003828:	2001      	movs	r0, #1
}
 800382a:	bd10      	pop	{r4, pc}

0800382c <HAL_UART_Transmit>:
{
 800382c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003830:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003832:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003836:	2b20      	cmp	r3, #32
{
 8003838:	4604      	mov	r4, r0
 800383a:	460d      	mov	r5, r1
 800383c:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800383e:	d14f      	bne.n	80038e0 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8003840:	2900      	cmp	r1, #0
 8003842:	d04a      	beq.n	80038da <HAL_UART_Transmit+0xae>
 8003844:	2a00      	cmp	r2, #0
 8003846:	d048      	beq.n	80038da <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8003848:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800384c:	2b01      	cmp	r3, #1
 800384e:	d047      	beq.n	80038e0 <HAL_UART_Transmit+0xb4>
 8003850:	2301      	movs	r3, #1
 8003852:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003856:	2300      	movs	r3, #0
 8003858:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800385a:	2321      	movs	r3, #33	; 0x21
 800385c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003860:	f7fe fb7c 	bl	8001f5c <HAL_GetTick>
    huart->TxXferSize = Size;
 8003864:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8003868:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800386a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800386e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003870:	b29b      	uxth	r3, r3
 8003872:	b96b      	cbnz	r3, 8003890 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003874:	463b      	mov	r3, r7
 8003876:	4632      	mov	r2, r6
 8003878:	2140      	movs	r1, #64	; 0x40
 800387a:	4620      	mov	r0, r4
 800387c:	f7ff ff80 	bl	8003780 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003880:	b9b0      	cbnz	r0, 80038b0 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8003882:	2320      	movs	r3, #32
 8003884:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003888:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 800388c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8003890:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003892:	3b01      	subs	r3, #1
 8003894:	b29b      	uxth	r3, r3
 8003896:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003898:	68a3      	ldr	r3, [r4, #8]
 800389a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800389e:	4632      	mov	r2, r6
 80038a0:	463b      	mov	r3, r7
 80038a2:	f04f 0180 	mov.w	r1, #128	; 0x80
 80038a6:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80038a8:	d10e      	bne.n	80038c8 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038aa:	f7ff ff69 	bl	8003780 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80038ae:	b110      	cbz	r0, 80038b6 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80038b0:	2003      	movs	r0, #3
 80038b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80038b6:	882b      	ldrh	r3, [r5, #0]
 80038b8:	6822      	ldr	r2, [r4, #0]
 80038ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038be:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80038c0:	6923      	ldr	r3, [r4, #16]
 80038c2:	b943      	cbnz	r3, 80038d6 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 80038c4:	3502      	adds	r5, #2
 80038c6:	e7d2      	b.n	800386e <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038c8:	f7ff ff5a 	bl	8003780 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d1ef      	bne.n	80038b0 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	782a      	ldrb	r2, [r5, #0]
 80038d4:	605a      	str	r2, [r3, #4]
 80038d6:	3501      	adds	r5, #1
 80038d8:	e7c9      	b.n	800386e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80038da:	2001      	movs	r0, #1
 80038dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80038e0:	2002      	movs	r0, #2
}
 80038e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080038e6 <HAL_UART_Receive>:
{
 80038e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038ea:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80038ec:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80038f0:	2b20      	cmp	r3, #32
{
 80038f2:	4604      	mov	r4, r0
 80038f4:	460d      	mov	r5, r1
 80038f6:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80038f8:	d152      	bne.n	80039a0 <HAL_UART_Receive+0xba>
    if ((pData == NULL) || (Size == 0U))
 80038fa:	2900      	cmp	r1, #0
 80038fc:	d04d      	beq.n	800399a <HAL_UART_Receive+0xb4>
 80038fe:	2a00      	cmp	r2, #0
 8003900:	d04b      	beq.n	800399a <HAL_UART_Receive+0xb4>
    __HAL_LOCK(huart);
 8003902:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003906:	2b01      	cmp	r3, #1
 8003908:	d04a      	beq.n	80039a0 <HAL_UART_Receive+0xba>
 800390a:	2301      	movs	r3, #1
 800390c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003910:	2300      	movs	r3, #0
 8003912:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003914:	2322      	movs	r3, #34	; 0x22
 8003916:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 800391a:	f7fe fb1f 	bl	8001f5c <HAL_GetTick>
    huart->RxXferSize = Size;
 800391e:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8003922:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 8003924:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003928:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 800392a:	b280      	uxth	r0, r0
 800392c:	b930      	cbnz	r0, 800393c <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 800392e:	2320      	movs	r3, #32
 8003930:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8003934:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8003938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 800393c:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 800393e:	3b01      	subs	r3, #1
 8003940:	b29b      	uxth	r3, r3
 8003942:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003944:	68a3      	ldr	r3, [r4, #8]
 8003946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800394a:	4632      	mov	r2, r6
 800394c:	463b      	mov	r3, r7
 800394e:	f04f 0120 	mov.w	r1, #32
 8003952:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003954:	d112      	bne.n	800397c <HAL_UART_Receive+0x96>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003956:	f7ff ff13 	bl	8003780 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800395a:	b110      	cbz	r0, 8003962 <HAL_UART_Receive+0x7c>
          return HAL_TIMEOUT;
 800395c:	2003      	movs	r0, #3
 800395e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003962:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003964:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003966:	685b      	ldr	r3, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003968:	b922      	cbnz	r2, 8003974 <HAL_UART_Receive+0x8e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800396a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396e:	f825 3b02 	strh.w	r3, [r5], #2
 8003972:	e7d9      	b.n	8003928 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003974:	b2db      	uxtb	r3, r3
 8003976:	f825 3b01 	strh.w	r3, [r5], #1
 800397a:	e7d5      	b.n	8003928 <HAL_UART_Receive+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800397c:	f7ff ff00 	bl	8003780 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003980:	2800      	cmp	r0, #0
 8003982:	d1eb      	bne.n	800395c <HAL_UART_Receive+0x76>
 8003984:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003986:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	1c6a      	adds	r2, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 800398c:	b911      	cbnz	r1, 8003994 <HAL_UART_Receive+0xae>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800398e:	702b      	strb	r3, [r5, #0]
 8003990:	4615      	mov	r5, r2
 8003992:	e7c9      	b.n	8003928 <HAL_UART_Receive+0x42>
 8003994:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003998:	e7f9      	b.n	800398e <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 800399a:	2001      	movs	r0, #1
 800399c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80039a0:	2002      	movs	r0, #2
}
 80039a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080039a8 <_Z12FilterConfigv>:
unsigned char RxFIFO_Data[8];
CAN_RxHeaderTypeDef RXmsg;

bool CanRxFlag=false;
void FilterConfig()
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b08a      	sub	sp, #40	; 0x28
 80039ac:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 80039ae:	2300      	movs	r3, #0
 80039b0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=0x0000;
 80039b2:	2300      	movs	r3, #0
 80039b4:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 80039b6:	2300      	movs	r3, #0
 80039b8:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=0x0000;
 80039ba:	2300      	movs	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 80039be:	2300      	movs	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 80039c6:	2301      	movs	r3, #1
 80039c8:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 80039ce:	2301      	movs	r3, #1
 80039d0:	623b      	str	r3, [r7, #32]
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)!=HAL_OK)
 80039d2:	463b      	mov	r3, r7
 80039d4:	4619      	mov	r1, r3
 80039d6:	480c      	ldr	r0, [pc, #48]	; (8003a08 <_Z12FilterConfigv+0x60>)
 80039d8:	f7fe fb56 	bl	8002088 <HAL_CAN_ConfigFilter>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bf14      	ite	ne
 80039e2:	2301      	movne	r3, #1
 80039e4:	2300      	moveq	r3, #0
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <_Z12FilterConfigv+0x4a>
		{
			printf("filter config error!");
 80039ec:	4807      	ldr	r0, [pc, #28]	; (8003a0c <_Z12FilterConfigv+0x64>)
 80039ee:	f001 fab7 	bl	8004f60 <printf>
		}
	HAL_CAN_Start(&hcan1);
 80039f2:	4805      	ldr	r0, [pc, #20]	; (8003a08 <_Z12FilterConfigv+0x60>)
 80039f4:	f7fe fbd0 	bl	8002198 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80039f8:	2102      	movs	r1, #2
 80039fa:	4803      	ldr	r0, [pc, #12]	; (8003a08 <_Z12FilterConfigv+0x60>)
 80039fc:	f7fe fcba 	bl	8002374 <HAL_CAN_ActivateNotification>
}
 8003a00:	bf00      	nop
 8003a02:	3728      	adds	r7, #40	; 0x28
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20000708 	.word	0x20000708
 8003a0c:	0800c658 	.word	0x0800c658

08003a10 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 8003a18:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8003a1a:	4a09      	ldr	r2, [pc, #36]	; (8003a40 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7fe fc32 	bl	8002288 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8003a24:	4b07      	ldr	r3, [pc, #28]	; (8003a44 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8003a26:	2201      	movs	r2, #1
 8003a28:	701a      	strb	r2, [r3, #0]
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8003a2a:	2120      	movs	r1, #32
 8003a2c:	4806      	ldr	r0, [pc, #24]	; (8003a48 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8003a2e:	f7ff f854 	bl	8002ada <HAL_GPIO_TogglePin>
 }
 8003a32:	bf00      	nop
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000698 	.word	0x20000698
 8003a40:	200006a0 	.word	0x200006a0
 8003a44:	200006bc 	.word	0x200006bc
 8003a48:	40020000 	.word	0x40020000

08003a4c <_ZN6CanBus4SendEmhPh>:

short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	603b      	str	r3, [r7, #0]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	71fb      	strb	r3, [r7, #7]
	Txmsg.DLC=DLC;
 8003a5c:	79fa      	ldrb	r2, [r7, #7]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	611a      	str	r2, [r3, #16]
	Txmsg.ExtId=ID;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	68ba      	ldr	r2, [r7, #8]
 8003a66:	605a      	str	r2, [r3, #4]
	Txmsg.StdId=ID;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	601a      	str	r2, [r3, #0]
	Txmsg.IDE=this->IDE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	609a      	str	r2, [r3, #8]
	Txmsg.RTR=this->RTR;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	60da      	str	r2, [r3, #12]
	while(Txok==false)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f040 80ef 	bne.w	8003c68 <_ZN6CanBus4SendEmhPh+0x21c>
	{
		if((hcan1.Instance->TSR>>26&0x1)==1)//TME0 is Empty
 8003a8a:	4b79      	ldr	r3, [pc, #484]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	0e9b      	lsrs	r3, r3, #26
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	bf0c      	ite	eq
 8003a9a:	2301      	moveq	r3, #1
 8003a9c:	2300      	movne	r3, #0
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d02b      	beq.n	8003afc <_ZN6CanBus4SendEmhPh+0xb0>
						{
							HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX0);
 8003aa4:	68f9      	ldr	r1, [r7, #12]
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	4871      	ldr	r0, [pc, #452]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003aac:	f7fe fb9f 	bl	80021ee <HAL_CAN_AddTxMessage>
							if(HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX0)!=HAL_OK)
 8003ab0:	68f9      	ldr	r1, [r7, #12]
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	683a      	ldr	r2, [r7, #0]
 8003ab6:	486e      	ldr	r0, [pc, #440]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003ab8:	f7fe fb99 	bl	80021ee <HAL_CAN_AddTxMessage>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	bf14      	ite	ne
 8003ac2:	2301      	movne	r3, #1
 8003ac4:	2300      	moveq	r3, #0
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00e      	beq.n	8003aea <_ZN6CanBus4SendEmhPh+0x9e>
							{
								error_flag=true;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003ad4:	4b66      	ldr	r3, [pc, #408]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	091b      	lsrs	r3, r3, #4
 8003adc:	f003 0207 	and.w	r2, r3, #7
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	625a      	str	r2, [r3, #36]	; 0x24
								return -1;
 8003ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae8:	e0be      	b.n	8003c68 <_ZN6CanBus4SendEmhPh+0x21c>
							}
							else
							{
								Txok=true;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2020 	strb.w	r2, [r3, #32]
								error_flag=false;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8003afa:	e070      	b.n	8003bde <_ZN6CanBus4SendEmhPh+0x192>
							}

						}
		else if((hcan1.Instance->TSR>>27&0x1)==1)//TME1 is empty
 8003afc:	4b5c      	ldr	r3, [pc, #368]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	0edb      	lsrs	r3, r3, #27
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	bf0c      	ite	eq
 8003b0c:	2301      	moveq	r3, #1
 8003b0e:	2300      	movne	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d02b      	beq.n	8003b6e <_ZN6CanBus4SendEmhPh+0x122>
						{
							HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX1);
 8003b16:	68f9      	ldr	r1, [r7, #12]
 8003b18:	2302      	movs	r3, #2
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	4854      	ldr	r0, [pc, #336]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003b1e:	f7fe fb66 	bl	80021ee <HAL_CAN_AddTxMessage>
							if(HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX1)!=HAL_OK)
 8003b22:	68f9      	ldr	r1, [r7, #12]
 8003b24:	2302      	movs	r3, #2
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	4851      	ldr	r0, [pc, #324]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003b2a:	f7fe fb60 	bl	80021ee <HAL_CAN_AddTxMessage>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	bf14      	ite	ne
 8003b34:	2301      	movne	r3, #1
 8003b36:	2300      	moveq	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00e      	beq.n	8003b5c <_ZN6CanBus4SendEmhPh+0x110>
							{
								error_flag=true;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003b46:	4b4a      	ldr	r3, [pc, #296]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	091b      	lsrs	r3, r3, #4
 8003b4e:	f003 0207 	and.w	r2, r3, #7
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	625a      	str	r2, [r3, #36]	; 0x24
								return -1;
 8003b56:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5a:	e085      	b.n	8003c68 <_ZN6CanBus4SendEmhPh+0x21c>
							}
							else
							{
								Txok=true;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2020 	strb.w	r2, [r3, #32]
								error_flag=false;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8003b6c:	e037      	b.n	8003bde <_ZN6CanBus4SendEmhPh+0x192>
							}

						}
		else if((hcan1.Instance->TSR>>28&0x1)==1)//TME2 is empty
 8003b6e:	4b40      	ldr	r3, [pc, #256]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	0f1b      	lsrs	r3, r3, #28
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	bf0c      	ite	eq
 8003b7e:	2301      	moveq	r3, #1
 8003b80:	2300      	movne	r3, #0
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d02a      	beq.n	8003bde <_ZN6CanBus4SendEmhPh+0x192>
						{
							HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX2);
 8003b88:	68f9      	ldr	r1, [r7, #12]
 8003b8a:	2304      	movs	r3, #4
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	4838      	ldr	r0, [pc, #224]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003b90:	f7fe fb2d 	bl	80021ee <HAL_CAN_AddTxMessage>
							if(	HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX2)!=HAL_OK)
 8003b94:	68f9      	ldr	r1, [r7, #12]
 8003b96:	2304      	movs	r3, #4
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	4835      	ldr	r0, [pc, #212]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003b9c:	f7fe fb27 	bl	80021ee <HAL_CAN_AddTxMessage>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	bf14      	ite	ne
 8003ba6:	2301      	movne	r3, #1
 8003ba8:	2300      	moveq	r3, #0
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00e      	beq.n	8003bce <_ZN6CanBus4SendEmhPh+0x182>
							{
								error_flag=true;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003bb8:	4b2d      	ldr	r3, [pc, #180]	; (8003c70 <_ZN6CanBus4SendEmhPh+0x224>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	091b      	lsrs	r3, r3, #4
 8003bc0:	f003 0207 	and.w	r2, r3, #7
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	625a      	str	r2, [r3, #36]	; 0x24
								return -1;
 8003bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bcc:	e04c      	b.n	8003c68 <_ZN6CanBus4SendEmhPh+0x21c>
							}
							else
							{
								Txok=true;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2020 	strb.w	r2, [r3, #32]
								error_flag=false;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
							}

						}

						if(error_flag)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d02e      	beq.n	8003c46 <_ZN6CanBus4SendEmhPh+0x1fa>
						{
							switch(error_code)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	3b01      	subs	r3, #1
 8003bee:	2b05      	cmp	r3, #5
 8003bf0:	f63f af45 	bhi.w	8003a7e <_ZN6CanBus4SendEmhPh+0x32>
 8003bf4:	a201      	add	r2, pc, #4	; (adr r2, 8003bfc <_ZN6CanBus4SendEmhPh+0x1b0>)
 8003bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfa:	bf00      	nop
 8003bfc:	08003c15 	.word	0x08003c15
 8003c00:	08003c1d 	.word	0x08003c1d
 8003c04:	08003c25 	.word	0x08003c25
 8003c08:	08003c2d 	.word	0x08003c2d
 8003c0c:	08003c35 	.word	0x08003c35
 8003c10:	08003c3d 	.word	0x08003c3d
							{
							case 1:
								printf("staff error\n\r");
 8003c14:	4817      	ldr	r0, [pc, #92]	; (8003c74 <_ZN6CanBus4SendEmhPh+0x228>)
 8003c16:	f001 f9a3 	bl	8004f60 <printf>
								break;
 8003c1a:	e024      	b.n	8003c66 <_ZN6CanBus4SendEmhPh+0x21a>
							case 2:
								printf("form error\n\r");
 8003c1c:	4816      	ldr	r0, [pc, #88]	; (8003c78 <_ZN6CanBus4SendEmhPh+0x22c>)
 8003c1e:	f001 f99f 	bl	8004f60 <printf>
								break;
 8003c22:	e020      	b.n	8003c66 <_ZN6CanBus4SendEmhPh+0x21a>
							case 3:
								printf("ACK error\n\r");
 8003c24:	4815      	ldr	r0, [pc, #84]	; (8003c7c <_ZN6CanBus4SendEmhPh+0x230>)
 8003c26:	f001 f99b 	bl	8004f60 <printf>
								break;
 8003c2a:	e01c      	b.n	8003c66 <_ZN6CanBus4SendEmhPh+0x21a>
							case 4:
								printf("bit recessive error\n\r");
 8003c2c:	4814      	ldr	r0, [pc, #80]	; (8003c80 <_ZN6CanBus4SendEmhPh+0x234>)
 8003c2e:	f001 f997 	bl	8004f60 <printf>
								break;
 8003c32:	e018      	b.n	8003c66 <_ZN6CanBus4SendEmhPh+0x21a>
							case 5:
								printf("bit dominant error\n\r");
 8003c34:	4813      	ldr	r0, [pc, #76]	; (8003c84 <_ZN6CanBus4SendEmhPh+0x238>)
 8003c36:	f001 f993 	bl	8004f60 <printf>
								break;
 8003c3a:	e014      	b.n	8003c66 <_ZN6CanBus4SendEmhPh+0x21a>
							case 6:
								printf("CRC error\n\r");
 8003c3c:	4812      	ldr	r0, [pc, #72]	; (8003c88 <_ZN6CanBus4SendEmhPh+0x23c>)
 8003c3e:	f001 f98f 	bl	8004f60 <printf>
								break;
 8003c42:	bf00      	nop
 8003c44:	e00f      	b.n	8003c66 <_ZN6CanBus4SendEmhPh+0x21a>
							}
						}
						else if(Txok)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f43f af16 	beq.w	8003a7e <_ZN6CanBus4SendEmhPh+0x32>
						{
							Txok=false;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2020 	strb.w	r2, [r3, #32]
							HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);
 8003c5a:	2110      	movs	r1, #16
 8003c5c:	480b      	ldr	r0, [pc, #44]	; (8003c8c <_ZN6CanBus4SendEmhPh+0x240>)
 8003c5e:	f7fe ff3c 	bl	8002ada <HAL_GPIO_TogglePin>
							return 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <_ZN6CanBus4SendEmhPh+0x21c>
	while(Txok==false)
 8003c66:	e70a      	b.n	8003a7e <_ZN6CanBus4SendEmhPh+0x32>
						}
	}
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000708 	.word	0x20000708
 8003c74:	0800c670 	.word	0x0800c670
 8003c78:	0800c680 	.word	0x0800c680
 8003c7c:	0800c690 	.word	0x0800c690
 8003c80:	0800c69c 	.word	0x0800c69c
 8003c84:	0800c6b4 	.word	0x0800c6b4
 8003c88:	0800c6cc 	.word	0x0800c6cc
 8003c8c:	40020000 	.word	0x40020000

08003c90 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a08      	ldr	r2, [pc, #32]	; (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d109      	bne.n	8003cb6 <HAL_TIM_PeriodElapsedCallback+0x26>
	 	 	 		{
 					plow->loca.SendReqest();
 8003ca2:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 f80e 	bl	8003ccc <_ZN12localization10SendReqestEv>
 					IntFlag=true;
 8003cb0:	4b05      	ldr	r3, [pc, #20]	; (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	701a      	strb	r2, [r3, #0]

 					}

 			}
 8003cb6:	bf00      	nop
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	40001000 	.word	0x40001000
 8003cc4:	200006c8 	.word	0x200006c8
 8003cc8:	200006c0 	.word	0x200006c0

08003ccc <_ZN12localization10SendReqestEv>:
extern unsigned char RxFIFO_Data[6];

 /****************localization*****************************************/

void localization::SendReqest()
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
	if(canbus_r->Send(GET_LOCA<<ORDER_BIT_Pos,0,0)!=0)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6858      	ldr	r0, [r3, #4]
 8003cd8:	2300      	movs	r3, #0
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8003ce0:	f7ff feb4 	bl	8003a4c <_ZN6CanBus4SendEmhPh>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	bf14      	ite	ne
 8003cea:	2301      	movne	r3, #1
 8003cec:	2300      	moveq	r3, #0
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <_ZN12localization10SendReqestEv+0x30>
	{
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3);
 8003cf4:	2108      	movs	r1, #8
 8003cf6:	4803      	ldr	r0, [pc, #12]	; (8003d04 <_ZN12localization10SendReqestEv+0x38>)
 8003cf8:	f7fe feef 	bl	8002ada <HAL_GPIO_TogglePin>
	}
}
 8003cfc:	bf00      	nop
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40020000 	.word	0x40020000

08003d08 <MX_CAN1_Init>:

/* CAN1 init function */
void MX_CAN1_Init(void)
{

  hcan1.Instance = CAN1;
 8003d08:	480e      	ldr	r0, [pc, #56]	; (8003d44 <MX_CAN1_Init+0x3c>)
  hcan1.Init.Prescaler = 8;
 8003d0a:	490f      	ldr	r1, [pc, #60]	; (8003d48 <MX_CAN1_Init+0x40>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8003d0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
{
 8003d10:	b508      	push	{r3, lr}
  hcan1.Init.Prescaler = 8;
 8003d12:	2308      	movs	r3, #8
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8003d14:	60c2      	str	r2, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8003d16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  hcan1.Init.Prescaler = 8;
 8003d1a:	e880 000a 	stmia.w	r0, {r1, r3}
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8003d1e:	6102      	str	r2, [r0, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003d20:	2300      	movs	r3, #0
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = ENABLE;
 8003d22:	2201      	movs	r2, #1
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003d24:	6083      	str	r3, [r0, #8]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003d26:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003d28:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003d2a:	7642      	strb	r2, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003d2c:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8003d2e:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003d30:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8003d32:	7742      	strb	r2, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003d34:	f7fe f92c 	bl	8001f90 <HAL_CAN_Init>
 8003d38:	b118      	cbz	r0, 8003d42 <MX_CAN1_Init+0x3a>
  {
    Error_Handler();
  }

}
 8003d3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003d3e:	f000 bdf5 	b.w	800492c <Error_Handler>
 8003d42:	bd08      	pop	{r3, pc}
 8003d44:	20000708 	.word	0x20000708
 8003d48:	40006400 	.word	0x40006400

08003d4c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8003d4c:	b510      	push	{r4, lr}
 8003d4e:	4604      	mov	r4, r0
 8003d50:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d52:	2214      	movs	r2, #20
 8003d54:	2100      	movs	r1, #0
 8003d56:	a803      	add	r0, sp, #12
 8003d58:	f001 f8fa 	bl	8004f50 <memset>
  if(canHandle->Instance==CAN1)
 8003d5c:	6822      	ldr	r2, [r4, #0]
 8003d5e:	4b20      	ldr	r3, [pc, #128]	; (8003de0 <HAL_CAN_MspInit+0x94>)
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d13b      	bne.n	8003ddc <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003d64:	2400      	movs	r4, #0
 8003d66:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8003d6a:	9401      	str	r4, [sp, #4]
 8003d6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d6e:	481d      	ldr	r0, [pc, #116]	; (8003de4 <HAL_CAN_MspInit+0x98>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003d70:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40
 8003d76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d78:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003d7c:	9201      	str	r2, [sp, #4]
 8003d7e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d80:	9402      	str	r4, [sp, #8]
 8003d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d84:	f042 0201 	orr.w	r2, r2, #1
 8003d88:	631a      	str	r2, [r3, #48]	; 0x30
 8003d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	9302      	str	r3, [sp, #8]
 8003d92:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003d94:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003d98:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003da2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003da4:	2309      	movs	r3, #9
 8003da6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003da8:	f7fe fdb8 	bl	800291c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003dac:	4622      	mov	r2, r4
 8003dae:	4621      	mov	r1, r4
 8003db0:	2014      	movs	r0, #20
 8003db2:	f7fe fc0d 	bl	80025d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003db6:	2014      	movs	r0, #20
 8003db8:	f7fe fc3e 	bl	8002638 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003dbc:	4622      	mov	r2, r4
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	2015      	movs	r0, #21
 8003dc2:	f7fe fc05 	bl	80025d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003dc6:	2015      	movs	r0, #21
 8003dc8:	f7fe fc36 	bl	8002638 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8003dcc:	2016      	movs	r0, #22
 8003dce:	4622      	mov	r2, r4
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	f7fe fbfd 	bl	80025d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8003dd6:	2016      	movs	r0, #22
 8003dd8:	f7fe fc2e 	bl	8002638 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003ddc:	b008      	add	sp, #32
 8003dde:	bd10      	pop	{r4, pc}
 8003de0:	40006400 	.word	0x40006400
 8003de4:	40020000 	.word	0x40020000

08003de8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003de8:	b513      	push	{r0, r1, r4, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003dea:	4b0f      	ldr	r3, [pc, #60]	; (8003e28 <MX_DMA_Init+0x40>)
 8003dec:	2400      	movs	r4, #0
 8003dee:	9401      	str	r4, [sp, #4]
 8003df0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003df2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003df6:	631a      	str	r2, [r3, #48]	; 0x30
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003dfe:	4622      	mov	r2, r4
 8003e00:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e02:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003e04:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e06:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003e08:	f7fe fbe2 	bl	80025d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003e0c:	2010      	movs	r0, #16
 8003e0e:	f7fe fc13 	bl	8002638 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003e12:	4622      	mov	r2, r4
 8003e14:	4621      	mov	r1, r4
 8003e16:	2011      	movs	r0, #17
 8003e18:	f7fe fbda 	bl	80025d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003e1c:	2011      	movs	r0, #17
 8003e1e:	f7fe fc0b 	bl	8002638 <HAL_NVIC_EnableIRQ>

}
 8003e22:	b002      	add	sp, #8
 8003e24:	bd10      	pop	{r4, pc}
 8003e26:	bf00      	nop
 8003e28:	40023800 	.word	0x40023800

08003e2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e30:	2214      	movs	r2, #20
{
 8003e32:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e34:	eb0d 0002 	add.w	r0, sp, r2
 8003e38:	2100      	movs	r1, #0
 8003e3a:	f001 f889 	bl	8004f50 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e3e:	2400      	movs	r4, #0
 8003e40:	4b34      	ldr	r3, [pc, #208]	; (8003f14 <MX_GPIO_Init+0xe8>)
 8003e42:	9401      	str	r4, [sp, #4]
 8003e44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003e46:	4e34      	ldr	r6, [pc, #208]	; (8003f18 <MX_GPIO_Init+0xec>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003e48:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8003f24 <MX_GPIO_Init+0xf8>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8003e4c:	4f33      	ldr	r7, [pc, #204]	; (8003f1c <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e4e:	f042 0204 	orr.w	r2, r2, #4
 8003e52:	631a      	str	r2, [r3, #48]	; 0x30
 8003e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e56:	f002 0204 	and.w	r2, r2, #4
 8003e5a:	9201      	str	r2, [sp, #4]
 8003e5c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e5e:	9402      	str	r4, [sp, #8]
 8003e60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e66:	631a      	str	r2, [r3, #48]	; 0x30
 8003e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e6a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003e6e:	9202      	str	r2, [sp, #8]
 8003e70:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e72:	9403      	str	r4, [sp, #12]
 8003e74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e76:	f042 0201 	orr.w	r2, r2, #1
 8003e7a:	631a      	str	r2, [r3, #48]	; 0x30
 8003e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e7e:	f002 0201 	and.w	r2, r2, #1
 8003e82:	9203      	str	r2, [sp, #12]
 8003e84:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e86:	9404      	str	r4, [sp, #16]
 8003e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e8a:	f042 0202 	orr.w	r2, r2, #2
 8003e8e:	631a      	str	r2, [r3, #48]	; 0x30
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003e98:	4622      	mov	r2, r4
 8003e9a:	4630      	mov	r0, r6
 8003e9c:	f240 3103 	movw	r1, #771	; 0x303
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ea0:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003ea2:	f7fe fe15 	bl	8002ad0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	4640      	mov	r0, r8
 8003eaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003eae:	f7fe fe0f 	bl	8002ad0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8003eb2:	4622      	mov	r2, r4
 8003eb4:	4638      	mov	r0, r7
 8003eb6:	21f0      	movs	r1, #240	; 0xf0
 8003eb8:	f7fe fe0a 	bl	8002ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003ebc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ec0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003ec2:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ec4:	4b16      	ldr	r3, [pc, #88]	; (8003f20 <MX_GPIO_Init+0xf4>)
 8003ec6:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003ec8:	4630      	mov	r0, r6

  /*Configure GPIO pins : PCPin PCPin PC8 PC9 */
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eca:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003ece:	f7fe fd25 	bl	800291c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8003ed2:	f240 3303 	movw	r3, #771	; 0x303
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ed6:	a905      	add	r1, sp, #20
 8003ed8:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8003eda:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003edc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ede:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ee2:	f7fe fd1b 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ee6:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eea:	a905      	add	r1, sp, #20
 8003eec:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003eee:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ef0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ef6:	f7fe fd11 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin;
 8003efa:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003efc:	a905      	add	r1, sp, #20
 8003efe:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin;
 8003f00:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f02:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f04:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f06:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f08:	f7fe fd08 	bl	800291c <HAL_GPIO_Init>

}
 8003f0c:	b00a      	add	sp, #40	; 0x28
 8003f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f12:	bf00      	nop
 8003f14:	40023800 	.word	0x40023800
 8003f18:	40020800 	.word	0x40020800
 8003f1c:	40020400 	.word	0x40020400
 8003f20:	10210000 	.word	0x10210000
 8003f24:	40020000 	.word	0x40020000

08003f28 <_ZN6CanBusC1Emm>:
	bool txend=false;
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8003f28:	b480      	push	{r7}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	3318      	adds	r3, #24
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	605a      	str	r2, [r3, #4]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2020 	strb.w	r2, [r3, #32]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	625a      	str	r2, [r3, #36]	; 0x24
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	629a      	str	r2, [r3, #40]	; 0x28
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	62da      	str	r2, [r3, #44]	; 0x2c

	}
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3714      	adds	r7, #20
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <_ZN7EncoderC1EP6CanBush>:
	unsigned short nodeID;
	void Sendreqest(unsigned long cmd);
	long countdata=0;
	float dist=0;
public:
	Encoder(CanBus *_canbus,unsigned char ID):canbus(_canbus),nodeID(ID){
 8003f76:	b480      	push	{r7}
 8003f78:	b085      	sub	sp, #20
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	4613      	mov	r3, r2
 8003f82:	71fb      	strb	r3, [r7, #7]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	809a      	strh	r2, [r3, #4]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	609a      	str	r2, [r3, #8]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	60da      	str	r2, [r3, #12]

	}
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3714      	adds	r7, #20
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <_ZN5MotorC1EP6CanBust>:
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Motor(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 8003fae:	b480      	push	{r7}
 8003fb0:	b085      	sub	sp, #20
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	80fb      	strh	r3, [r7, #6]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	605a      	str	r2, [r3, #4]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	88fa      	ldrh	r2, [r7, #6]
 8003fd0:	819a      	strh	r2, [r3, #12]
	{
	}
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <_ZN11AircylinderC1EP6CanBush>:
	unsigned char nodeID;

public:
	 void open();
	 void close();
	Aircylinder(CanBus *can,unsigned char ID):canbus(can),nodeID(ID)
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	4613      	mov	r3, r2
 8003fec:	71fb      	strb	r3, [r7, #7]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	68ba      	ldr	r2, [r7, #8]
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	79fa      	ldrb	r2, [r7, #7]
 8003ff8:	711a      	strb	r2, [r3, #4]
	{

	}
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <_ZN5ServoC1EP6CanBust>:
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Servo(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	4613      	mov	r3, r2
 8004014:	80fb      	strh	r3, [r7, #6]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	3304      	adds	r3, #4
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	605a      	str	r2, [r3, #4]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	88fa      	ldrh	r2, [r7, #6]
 800402a:	819a      	strh	r2, [r3, #12]
	{
	}
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
	...

0800403c <_ZN12localizationC1EP6CanBusS1_>:
	float currentX=0;
	float currentY=0;
	float currentyaw=0;
	unsigned long timcount1=0,timcount2=0;
public:
	 localization(CanBus *_canbus,CanBus *_canbus_r):canbus(_canbus),canbus_r(_canbus_r)
 800403c:	b480      	push	{r7}
 800403e:	b085      	sub	sp, #20
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	605a      	str	r2, [r3, #4]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4a1a      	ldr	r2, [pc, #104]	; (80040c0 <_ZN12localizationC1EP6CanBusS1_+0x84>)
 8004058:	609a      	str	r2, [r3, #8]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004060:	60da      	str	r2, [r3, #12]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4a17      	ldr	r2, [pc, #92]	; (80040c4 <_ZN12localizationC1EP6CanBusS1_+0x88>)
 8004066:	611a      	str	r2, [r3, #16]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4a16      	ldr	r2, [pc, #88]	; (80040c4 <_ZN12localizationC1EP6CanBusS1_+0x88>)
 800406c:	615a      	str	r2, [r3, #20]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f04f 0200 	mov.w	r2, #0
 8004074:	619a      	str	r2, [r3, #24]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f04f 0200 	mov.w	r2, #0
 800407c:	61da      	str	r2, [r3, #28]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	635a      	str	r2, [r3, #52]	; 0x34
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	639a      	str	r2, [r3, #56]	; 0x38
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f04f 0200 	mov.w	r2, #0
 80040a4:	63da      	str	r2, [r3, #60]	; 0x3c
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	641a      	str	r2, [r3, #64]	; 0x40
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	645a      	str	r2, [r3, #68]	; 0x44
	{

	 }
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	4618      	mov	r0, r3
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	3d27ef9e 	.word	0x3d27ef9e
 80040c4:	3e851eb8 	.word	0x3e851eb8

080040c8 <_ZN6SensorC1EP6CanBusi>:
{
	CanBus *canbus;
	unsigned short sensordata[12]={0,};
	int num;
public:
	Sensor(CanBus *_canbus,int _num):canbus(_canbus),num(_num)
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	3304      	adds	r3, #4
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	605a      	str	r2, [r3, #4]
 80040e4:	609a      	str	r2, [r3, #8]
 80040e6:	60da      	str	r2, [r3, #12]
 80040e8:	611a      	str	r2, [r3, #16]
 80040ea:	615a      	str	r2, [r3, #20]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	61da      	str	r2, [r3, #28]
	{

	}
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4618      	mov	r0, r3
 80040f6:	3714      	adds	r7, #20
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <_ZN13PS3controllerC1EP6CanBus>:
	short Maskbyte(int matrixnum,int shiftnum);
	const unsigned long begincmd=0x70;
	unsigned long timecount=0;
	bool beginend=false;
public:
	PS3controller(CanBus *_canbus):canbus(_canbus)
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3304      	adds	r3, #4
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	f8c3 2003 	str.w	r2, [r3, #3]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2270      	movs	r2, #112	; 0x70
 8004120:	60da      	str	r2, [r3, #12]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	611a      	str	r2, [r3, #16]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	751a      	strb	r2, [r3, #20]
	{

	}
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4618      	mov	r0, r3
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <_ZN21LowlayerHandelTypedefC1Ev>:
	Servo servo1,servo2,servo3,servo4,servo5,servo6,servo7,servo8;
	PS3controller PS3;
	localization loca;
	Encoder encoder1,encoder2,encoder3,encoder4;
	Sensor Ad1,Ad2,Ad3,Ad4,Ad5,Ad6;
	LowlayerHandelTypedef():extcan_d(CAN_ID_EXT,CAN_RTR_DATA),extcan_r(CAN_ID_EXT,CAN_RTR_REMOTE),stdcan_d(CAN_ID_STD,CAN_RTR_DATA)
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
	,M1(&stdcan_d,1),M2(&stdcan_d,2),M3(&stdcan_d,3),M4(&stdcan_d,4),
			M5(&stdcan_d,5),M6(&stdcan_d,6),M7(&stdcan_d,7),M8(&stdcan_d,8),Air1(&extcan_d,1),Air2(&extcan_d,2),Air3(&extcan_d,3)
	,Air4(&extcan_d,4),Air5(&extcan_d,5),Air6(&extcan_d,6),Air7(&extcan_d,7),Air8(&extcan_d,8),servo1(&extcan_d,1),servo2(&extcan_d,2)
	,servo3(&extcan_d,3),servo4(&extcan_d,4),servo5(&extcan_d,5),servo6(&extcan_d,6),servo7(&extcan_d,7),servo8(&extcan_d,8)
	,loca(&extcan_d,&extcan_r),encoder1(&extcan_r,1),encoder2(&extcan_r,2),encoder3(&extcan_r,3),encoder4(&extcan_r,4),PS3(&extcan_r)
	,Ad1(&extcan_r,1),Ad2(&extcan_r,2),Ad3(&extcan_r,3),Ad4(&extcan_r,4),Ad5(&extcan_r,5),Ad6(&extcan_r,6)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	2104      	movs	r1, #4
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff feec 	bl	8003f28 <_ZN6CanBusC1Emm>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3330      	adds	r3, #48	; 0x30
 8004154:	2202      	movs	r2, #2
 8004156:	2104      	movs	r1, #4
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff fee5 	bl	8003f28 <_ZN6CanBusC1Emm>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	3360      	adds	r3, #96	; 0x60
 8004162:	2200      	movs	r2, #0
 8004164:	2100      	movs	r1, #0
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff fede 	bl	8003f28 <_ZN6CanBusC1Emm>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	3390      	adds	r3, #144	; 0x90
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff ff33 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3398      	adds	r3, #152	; 0x98
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff ff2c 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	33a0      	adds	r3, #160	; 0xa0
 800418c:	6879      	ldr	r1, [r7, #4]
 800418e:	2203      	movs	r2, #3
 8004190:	4618      	mov	r0, r3
 8004192:	f7ff ff25 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	33a8      	adds	r3, #168	; 0xa8
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	2204      	movs	r2, #4
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff ff1e 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	33b0      	adds	r3, #176	; 0xb0
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	2205      	movs	r2, #5
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff ff17 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	33b8      	adds	r3, #184	; 0xb8
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	2206      	movs	r2, #6
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff ff10 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	33c0      	adds	r3, #192	; 0xc0
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	2207      	movs	r2, #7
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7ff ff09 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	33c8      	adds	r3, #200	; 0xc8
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	2208      	movs	r2, #8
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7ff ff02 	bl	8003fe0 <_ZN11AircylinderC1EP6CanBush>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f103 00d0 	add.w	r0, r3, #208	; 0xd0
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3360      	adds	r3, #96	; 0x60
 80041e6:	2201      	movs	r2, #1
 80041e8:	4619      	mov	r1, r3
 80041ea:	f7ff fee0 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f103 00e0 	add.w	r0, r3, #224	; 0xe0
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3360      	adds	r3, #96	; 0x60
 80041f8:	2202      	movs	r2, #2
 80041fa:	4619      	mov	r1, r3
 80041fc:	f7ff fed7 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f103 00f0 	add.w	r0, r3, #240	; 0xf0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	3360      	adds	r3, #96	; 0x60
 800420a:	2203      	movs	r2, #3
 800420c:	4619      	mov	r1, r3
 800420e:	f7ff fece 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f503 7080 	add.w	r0, r3, #256	; 0x100
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3360      	adds	r3, #96	; 0x60
 800421c:	2204      	movs	r2, #4
 800421e:	4619      	mov	r1, r3
 8004220:	f7ff fec5 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f503 7088 	add.w	r0, r3, #272	; 0x110
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3360      	adds	r3, #96	; 0x60
 800422e:	2205      	movs	r2, #5
 8004230:	4619      	mov	r1, r3
 8004232:	f7ff febc 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f503 7090 	add.w	r0, r3, #288	; 0x120
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3360      	adds	r3, #96	; 0x60
 8004240:	2206      	movs	r2, #6
 8004242:	4619      	mov	r1, r3
 8004244:	f7ff feb3 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f503 7098 	add.w	r0, r3, #304	; 0x130
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	3360      	adds	r3, #96	; 0x60
 8004252:	2207      	movs	r2, #7
 8004254:	4619      	mov	r1, r3
 8004256:	f7ff feaa 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f503 70a0 	add.w	r0, r3, #320	; 0x140
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3360      	adds	r3, #96	; 0x60
 8004264:	2208      	movs	r2, #8
 8004266:	4619      	mov	r1, r3
 8004268:	f7ff fea1 	bl	8003fae <_ZN5MotorC1EP6CanBust>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fec6 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8004282:	6879      	ldr	r1, [r7, #4]
 8004284:	2202      	movs	r2, #2
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff febe 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	2203      	movs	r2, #3
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff feb6 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	2204      	movs	r2, #4
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7ff feae 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80042b2:	6879      	ldr	r1, [r7, #4]
 80042b4:	2205      	movs	r2, #5
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff fea6 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	2206      	movs	r2, #6
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff fe9e 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	2207      	movs	r2, #7
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7ff fe96 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	2208      	movs	r2, #8
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7ff fe8e 	bl	8004008 <_ZN5ServoC1EP6CanBust>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f503 72e8 	add.w	r2, r3, #464	; 0x1d0
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	3330      	adds	r3, #48	; 0x30
 80042f6:	4619      	mov	r1, r3
 80042f8:	4610      	mov	r0, r2
 80042fa:	f7ff ff01 	bl	8004100 <_ZN13PS3controllerC1EP6CanBus>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f503 70f4 	add.w	r0, r3, #488	; 0x1e8
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	3330      	adds	r3, #48	; 0x30
 800430a:	461a      	mov	r2, r3
 800430c:	f7ff fe96 	bl	800403c <_ZN12localizationC1EP6CanBusS1_>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f503 700c 	add.w	r0, r3, #560	; 0x230
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	3330      	adds	r3, #48	; 0x30
 800431a:	2201      	movs	r2, #1
 800431c:	4619      	mov	r1, r3
 800431e:	f7ff fe2a 	bl	8003f76 <_ZN7EncoderC1EP6CanBush>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3330      	adds	r3, #48	; 0x30
 800432c:	2202      	movs	r2, #2
 800432e:	4619      	mov	r1, r3
 8004330:	f7ff fe21 	bl	8003f76 <_ZN7EncoderC1EP6CanBush>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f503 7014 	add.w	r0, r3, #592	; 0x250
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	3330      	adds	r3, #48	; 0x30
 800433e:	2203      	movs	r2, #3
 8004340:	4619      	mov	r1, r3
 8004342:	f7ff fe18 	bl	8003f76 <_ZN7EncoderC1EP6CanBush>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f503 7018 	add.w	r0, r3, #608	; 0x260
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3330      	adds	r3, #48	; 0x30
 8004350:	2204      	movs	r2, #4
 8004352:	4619      	mov	r1, r3
 8004354:	f7ff fe0f 	bl	8003f76 <_ZN7EncoderC1EP6CanBush>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f503 701c 	add.w	r0, r3, #624	; 0x270
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	3330      	adds	r3, #48	; 0x30
 8004362:	2201      	movs	r2, #1
 8004364:	4619      	mov	r1, r3
 8004366:	f7ff feaf 	bl	80040c8 <_ZN6SensorC1EP6CanBusi>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f503 7024 	add.w	r0, r3, #656	; 0x290
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	3330      	adds	r3, #48	; 0x30
 8004374:	2202      	movs	r2, #2
 8004376:	4619      	mov	r1, r3
 8004378:	f7ff fea6 	bl	80040c8 <_ZN6SensorC1EP6CanBusi>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	3330      	adds	r3, #48	; 0x30
 8004386:	2203      	movs	r2, #3
 8004388:	4619      	mov	r1, r3
 800438a:	f7ff fe9d 	bl	80040c8 <_ZN6SensorC1EP6CanBusi>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3330      	adds	r3, #48	; 0x30
 8004398:	2204      	movs	r2, #4
 800439a:	4619      	mov	r1, r3
 800439c:	f7ff fe94 	bl	80040c8 <_ZN6SensorC1EP6CanBusi>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3330      	adds	r3, #48	; 0x30
 80043aa:	2205      	movs	r2, #5
 80043ac:	4619      	mov	r1, r3
 80043ae:	f7ff fe8b 	bl	80040c8 <_ZN6SensorC1EP6CanBusi>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f503 7044 	add.w	r0, r3, #784	; 0x310
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	3330      	adds	r3, #48	; 0x30
 80043bc:	2206      	movs	r2, #6
 80043be:	4619      	mov	r1, r3
 80043c0:	f7ff fe82 	bl	80040c8 <_ZN6SensorC1EP6CanBusi>
	{


	}
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4618      	mov	r0, r3
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <_ZN6Timer1C1EP17TIM_HandleTypeDeff>:
	unsigned short Prescaler=0;
	float ajustperiod=0;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle,float p):period(p/1000),htim(timhandle)
 80043d0:	b580      	push	{r7, lr}
 80043d2:	ed2d 8b02 	vpush	{d8}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	ed87 0a01 	vstr	s0, [r7, #4]
 80043e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80043e6:	eddf 6a39 	vldr	s13, [pc, #228]	; 80044cc <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0xfc>
 80043ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	edc3 7a00 	vstr	s15, [r3]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	809a      	strh	r2, [r3, #4]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	80da      	strh	r2, [r3, #6]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	609a      	str	r2, [r3, #8]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	60da      	str	r2, [r3, #12]
	{
		/**************initialization******************/
		while(ajustperiod!=period)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	ed93 7a02 	vldr	s14, [r3, #8]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	edd3 7a00 	vldr	s15, [r3]
 800441a:	eeb4 7a67 	vcmp.f32	s14, s15
 800441e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004422:	d040      	beq.n	80044a6 <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0xd6>
		{
			Prescaler++;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	88db      	ldrh	r3, [r3, #6]
 8004428:	3301      	adds	r3, #1
 800442a:	b29a      	uxth	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	80da      	strh	r2, [r3, #6]
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	809a      	strh	r2, [r3, #4]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	889b      	ldrh	r3, [r3, #4]
 800443a:	461a      	mov	r2, r3
 800443c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004440:	429a      	cmp	r2, r3
 8004442:	dce4      	bgt.n	800440e <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0x3e>
			{
			ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	88db      	ldrh	r3, [r3, #6]
 8004448:	ee07 3a90 	vmov	s15, r3
 800444c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	889b      	ldrh	r3, [r3, #4]
 8004454:	ee07 3a90 	vmov	s15, r3
 8004458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800445c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004460:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004464:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004468:	f7fe fbd8 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 800446c:	ee07 0a90 	vmov	s15, r0
 8004470:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004474:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	edc3 7a02 	vstr	s15, [r3, #8]
				if(ajustperiod==period)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	ed93 7a02 	vldr	s14, [r3, #8]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	edd3 7a00 	vldr	s15, [r3]
 800448a:	eeb4 7a67 	vcmp.f32	s14, s15
 800448e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004492:	d006      	beq.n	80044a2 <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0xd2>
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	889b      	ldrh	r3, [r3, #4]
 8004498:	3301      	adds	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	809a      	strh	r2, [r3, #4]
 80044a0:	e7c9      	b.n	8004436 <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0x66>
				{
					break;
 80044a2:	bf00      	nop
		while(ajustperiod!=period)
 80044a4:	e7b3      	b.n	800440e <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0x3e>
				}
			}
		}
		timhandle->Init.Prescaler=(unsigned short)Prescaler-1;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	88db      	ldrh	r3, [r3, #6]
 80044aa:	3b01      	subs	r3, #1
 80044ac:	461a      	mov	r2, r3
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	605a      	str	r2, [r3, #4]
		timhandle->Init.Period=(unsigned short)counterperiod;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	889b      	ldrh	r3, [r3, #4]
 80044b6:	461a      	mov	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	60da      	str	r2, [r3, #12]

		/***********************************************/
	}
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4618      	mov	r0, r3
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	ecbd 8b02 	vpop	{d8}
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	447a0000 	.word	0x447a0000

080044d0 <_ZN6Timer15StartEv>:
	void Start()
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
		{
			HAL_TIM_Base_Start_IT(htim);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	4618      	mov	r0, r3
 80044de:	f7fe fe2d 	bl	800313c <HAL_TIM_Base_Start_IT>
		}
 80044e2:	bf00      	nop
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <_Z6LCD_RWc>:
void LCD_E(char act);
void LCD_RS(char act);
void LCD_OUT(int dat);

void LCD_RW(char act)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	4603      	mov	r3, r0
 80044f2:	71fb      	strb	r3, [r7, #7]
	// RW = L
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <_Z5LCD_Ec>:

void LCD_E(char act)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	4603      	mov	r3, r0
 8004508:	71fb      	strb	r3, [r7, #7]
	if(act){
 800450a:	79fb      	ldrb	r3, [r7, #7]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d005      	beq.n	800451c <_Z5LCD_Ec+0x1c>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004510:	2201      	movs	r2, #1
 8004512:	2101      	movs	r1, #1
 8004514:	4806      	ldr	r0, [pc, #24]	; (8004530 <_Z5LCD_Ec+0x30>)
 8004516:	f7fe fadb 	bl	8002ad0 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
	}
}
 800451a:	e004      	b.n	8004526 <_Z5LCD_Ec+0x26>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 800451c:	2200      	movs	r2, #0
 800451e:	2101      	movs	r1, #1
 8004520:	4803      	ldr	r0, [pc, #12]	; (8004530 <_Z5LCD_Ec+0x30>)
 8004522:	f7fe fad5 	bl	8002ad0 <HAL_GPIO_WritePin>
}
 8004526:	bf00      	nop
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40020800 	.word	0x40020800

08004534 <_Z6LCD_RSc>:

void LCD_RS(char act)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	4603      	mov	r3, r0
 800453c:	71fb      	strb	r3, [r7, #7]
	if(act){
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <_Z6LCD_RSc+0x1c>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8004544:	2201      	movs	r2, #1
 8004546:	2102      	movs	r1, #2
 8004548:	4806      	ldr	r0, [pc, #24]	; (8004564 <_Z6LCD_RSc+0x30>)
 800454a:	f7fe fac1 	bl	8002ad0 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
	}
}
 800454e:	e004      	b.n	800455a <_Z6LCD_RSc+0x26>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8004550:	2200      	movs	r2, #0
 8004552:	2102      	movs	r1, #2
 8004554:	4803      	ldr	r0, [pc, #12]	; (8004564 <_Z6LCD_RSc+0x30>)
 8004556:	f7fe fabb 	bl	8002ad0 <HAL_GPIO_WritePin>
}
 800455a:	bf00      	nop
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40020800 	.word	0x40020800

08004568 <_Z7LCD_OUTi>:

void LCD_OUT(int dat)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
	int pin;
	pin = dat & 0x0f0;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004576:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	b29b      	uxth	r3, r3
 800457c:	2201      	movs	r2, #1
 800457e:	4619      	mov	r1, r3
 8004580:	4809      	ldr	r0, [pc, #36]	; (80045a8 <_Z7LCD_OUTi+0x40>)
 8004582:	f7fe faa5 	bl	8002ad0 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	43db      	mvns	r3, r3
 800458a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800458e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	b29b      	uxth	r3, r3
 8004594:	2200      	movs	r2, #0
 8004596:	4619      	mov	r1, r3
 8004598:	4803      	ldr	r0, [pc, #12]	; (80045a8 <_Z7LCD_OUTi+0x40>)
 800459a:	f7fe fa99 	bl	8002ad0 <HAL_GPIO_WritePin>
}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40020400 	.word	0x40020400

080045ac <_Z10lcd_write8cc>:
void lcd_write8(char reg, char dat);
void lcd_write(char reg, char dat);

// 8bit mode write
void lcd_write8(char reg, char dat)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	460a      	mov	r2, r1
 80045b6:	71fb      	strb	r3, [r7, #7]
 80045b8:	4613      	mov	r3, r2
 80045ba:	71bb      	strb	r3, [r7, #6]
	LCD_RS(reg);
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	4618      	mov	r0, r3
 80045c0:	f7ff ffb8 	bl	8004534 <_Z6LCD_RSc>
	LCD_OUT(dat);
 80045c4:	79bb      	ldrb	r3, [r7, #6]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7ff ffce 	bl	8004568 <_Z7LCD_OUTi>
	LCD_E(ON);
 80045cc:	2001      	movs	r0, #1
 80045ce:	f7ff ff97 	bl	8004500 <_Z5LCD_Ec>
	HAL_Delay(1);
 80045d2:	2001      	movs	r0, #1
 80045d4:	f7fd fcc8 	bl	8001f68 <HAL_Delay>
	LCD_E(OFF);
 80045d8:	2000      	movs	r0, #0
 80045da:	f7ff ff91 	bl	8004500 <_Z5LCD_Ec>
	HAL_Delay(2);
 80045de:	2002      	movs	r0, #2
 80045e0:	f7fd fcc2 	bl	8001f68 <HAL_Delay>
}
 80045e4:	bf00      	nop
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <_Z9lcd_writecc>:

// 4bit mode write
void lcd_write(char reg, char dat)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	460a      	mov	r2, r1
 80045f6:	71fb      	strb	r3, [r7, #7]
 80045f8:	4613      	mov	r3, r2
 80045fa:	71bb      	strb	r3, [r7, #6]
	LCD_RS(reg);
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	4618      	mov	r0, r3
 8004600:	f7ff ff98 	bl	8004534 <_Z6LCD_RSc>
	LCD_OUT(dat);
 8004604:	79bb      	ldrb	r3, [r7, #6]
 8004606:	4618      	mov	r0, r3
 8004608:	f7ff ffae 	bl	8004568 <_Z7LCD_OUTi>
	LCD_E(ON);
 800460c:	2001      	movs	r0, #1
 800460e:	f7ff ff77 	bl	8004500 <_Z5LCD_Ec>
	HAL_Delay(1);
 8004612:	2001      	movs	r0, #1
 8004614:	f7fd fca8 	bl	8001f68 <HAL_Delay>
	LCD_E(OFF);
 8004618:	2000      	movs	r0, #0
 800461a:	f7ff ff71 	bl	8004500 <_Z5LCD_Ec>
	dat<<=4;
 800461e:	79bb      	ldrb	r3, [r7, #6]
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	71bb      	strb	r3, [r7, #6]
	LCD_OUT(dat);
 8004624:	79bb      	ldrb	r3, [r7, #6]
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff ff9e 	bl	8004568 <_Z7LCD_OUTi>
	LCD_E(ON);
 800462c:	2001      	movs	r0, #1
 800462e:	f7ff ff67 	bl	8004500 <_Z5LCD_Ec>
	HAL_Delay(1);
 8004632:	2001      	movs	r0, #1
 8004634:	f7fd fc98 	bl	8001f68 <HAL_Delay>
	LCD_E(OFF);
 8004638:	2000      	movs	r0, #0
 800463a:	f7ff ff61 	bl	8004500 <_Z5LCD_Ec>
}
 800463e:	bf00      	nop
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <_Z6LcdClsv>:

void LcdCls()
{
 8004646:	b580      	push	{r7, lr}
 8004648:	af00      	add	r7, sp, #0
	lcd_write(CMD, 1);
 800464a:	2101      	movs	r1, #1
 800464c:	2000      	movs	r0, #0
 800464e:	f7ff ffcd 	bl	80045ec <_Z9lcd_writecc>
}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}

08004656 <_Z14LcdDisplayModeccc>:

void LcdDisplayMode(char disp, char cursor, char blink)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	4603      	mov	r3, r0
 800465e:	71fb      	strb	r3, [r7, #7]
 8004660:	460b      	mov	r3, r1
 8004662:	71bb      	strb	r3, [r7, #6]
 8004664:	4613      	mov	r3, r2
 8004666:	717b      	strb	r3, [r7, #5]
	char mode = 0x08;
 8004668:	2308      	movs	r3, #8
 800466a:	73fb      	strb	r3, [r7, #15]
	if(disp) mode |= 0x04;
 800466c:	79fb      	ldrb	r3, [r7, #7]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <_Z14LcdDisplayModeccc+0x24>
 8004672:	7bfb      	ldrb	r3, [r7, #15]
 8004674:	f043 0304 	orr.w	r3, r3, #4
 8004678:	73fb      	strb	r3, [r7, #15]
	if(cursor) mode |= 0x02;
 800467a:	79bb      	ldrb	r3, [r7, #6]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <_Z14LcdDisplayModeccc+0x32>
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	f043 0302 	orr.w	r3, r3, #2
 8004686:	73fb      	strb	r3, [r7, #15]
	if(blink) mode |= 0x01;
 8004688:	797b      	ldrb	r3, [r7, #5]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <_Z14LcdDisplayModeccc+0x40>
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	f043 0301 	orr.w	r3, r3, #1
 8004694:	73fb      	strb	r3, [r7, #15]
	lcd_write(CMD, mode);
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	4619      	mov	r1, r3
 800469a:	2000      	movs	r0, #0
 800469c:	f7ff ffa6 	bl	80045ec <_Z9lcd_writecc>
}
 80046a0:	bf00      	nop
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <_Z7LcdInitv>:

void LcdInit()
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
	// LCD
	LCD_RW(OUT);
 80046ac:	2000      	movs	r0, #0
 80046ae:	f7ff ff1c 	bl	80044ea <_Z6LCD_RWc>
	HAL_Delay(30);
 80046b2:	201e      	movs	r0, #30
 80046b4:	f7fd fc58 	bl	8001f68 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
 80046b8:	2130      	movs	r1, #48	; 0x30
 80046ba:	2000      	movs	r0, #0
 80046bc:	f7ff ff76 	bl	80045ac <_Z10lcd_write8cc>
	HAL_Delay(5);
 80046c0:	2005      	movs	r0, #5
 80046c2:	f7fd fc51 	bl	8001f68 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
 80046c6:	2130      	movs	r1, #48	; 0x30
 80046c8:	2000      	movs	r0, #0
 80046ca:	f7ff ff6f 	bl	80045ac <_Z10lcd_write8cc>
	HAL_Delay(5);
 80046ce:	2005      	movs	r0, #5
 80046d0:	f7fd fc4a 	bl	8001f68 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
 80046d4:	2130      	movs	r1, #48	; 0x30
 80046d6:	2000      	movs	r0, #0
 80046d8:	f7ff ff68 	bl	80045ac <_Z10lcd_write8cc>
	HAL_Delay(5);
 80046dc:	2005      	movs	r0, #5
 80046de:	f7fd fc43 	bl	8001f68 <HAL_Delay>

	lcd_write8(CMD, 0x20);		// Function 4bit
 80046e2:	2120      	movs	r1, #32
 80046e4:	2000      	movs	r0, #0
 80046e6:	f7ff ff61 	bl	80045ac <_Z10lcd_write8cc>
	HAL_Delay(5);
 80046ea:	2005      	movs	r0, #5
 80046ec:	f7fd fc3c 	bl	8001f68 <HAL_Delay>
	lcd_write8(CMD, 0x20);		// Function 4bit
 80046f0:	2120      	movs	r1, #32
 80046f2:	2000      	movs	r0, #0
 80046f4:	f7ff ff5a 	bl	80045ac <_Z10lcd_write8cc>
	HAL_Delay(5);
 80046f8:	2005      	movs	r0, #5
 80046fa:	f7fd fc35 	bl	8001f68 <HAL_Delay>
	lcd_write8(CMD, 0x20);		// Function 4bit
 80046fe:	2120      	movs	r1, #32
 8004700:	2000      	movs	r0, #0
 8004702:	f7ff ff53 	bl	80045ac <_Z10lcd_write8cc>
	HAL_Delay(5);
 8004706:	2005      	movs	r0, #5
 8004708:	f7fd fc2e 	bl	8001f68 <HAL_Delay>

	LcdDisplayMode(0, 0, 0);
 800470c:	2200      	movs	r2, #0
 800470e:	2100      	movs	r1, #0
 8004710:	2000      	movs	r0, #0
 8004712:	f7ff ffa0 	bl	8004656 <_Z14LcdDisplayModeccc>
	HAL_Delay(5);
 8004716:	2005      	movs	r0, #5
 8004718:	f7fd fc26 	bl	8001f68 <HAL_Delay>
	LcdCls();
 800471c:	f7ff ff93 	bl	8004646 <_Z6LcdClsv>
	HAL_Delay(5);
 8004720:	2005      	movs	r0, #5
 8004722:	f7fd fc21 	bl	8001f68 <HAL_Delay>
	lcd_write(CMD, 0x06);			// Entry Mode Set
 8004726:	2106      	movs	r1, #6
 8004728:	2000      	movs	r0, #0
 800472a:	f7ff ff5f 	bl	80045ec <_Z9lcd_writecc>
	HAL_Delay(40);
 800472e:	2028      	movs	r0, #40	; 0x28
 8004730:	f7fd fc1a 	bl	8001f68 <HAL_Delay>
	LcdDisplayMode(1, 0, 0);
 8004734:	2200      	movs	r2, #0
 8004736:	2100      	movs	r1, #0
 8004738:	2001      	movs	r0, #1
 800473a:	f7ff ff8c 	bl	8004656 <_Z14LcdDisplayModeccc>
	HAL_Delay(5);
 800473e:	2005      	movs	r0, #5
 8004740:	f7fd fc12 	bl	8001f68 <HAL_Delay>
}
 8004744:	bf00      	nop
 8004746:	bd80      	pop	{r7, pc}

08004748 <_Z7LcdPutcc>:

void LcdPutc(char c)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	71fb      	strb	r3, [r7, #7]
	lcd_write(DAT, c);
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	4619      	mov	r1, r3
 8004756:	2001      	movs	r0, #1
 8004758:	f7ff ff48 	bl	80045ec <_Z9lcd_writecc>
}
 800475c:	bf00      	nop
 800475e:	3708      	adds	r7, #8
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <_Z7LcdPutsPc>:

void LcdPuts(char *str)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
	while(*str){
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d008      	beq.n	8004786 <_Z7LcdPutsPc+0x22>
		LcdPutc(*str);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f7ff ffe5 	bl	8004748 <_Z7LcdPutcc>
		str++;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	3301      	adds	r3, #1
 8004782:	607b      	str	r3, [r7, #4]
	while(*str){
 8004784:	e7f2      	b.n	800476c <_Z7LcdPutsPc+0x8>
	}
}
 8004786:	bf00      	nop
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004790:	b590      	push	{r4, r7, lr}
 8004792:	f5ad 7d53 	sub.w	sp, sp, #844	; 0x34c
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004798:	f7fd fbba 	bl	8001f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800479c:	f000 f850 	bl	8004840 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047a0:	f7ff fb44 	bl	8003e2c <MX_GPIO_Init>
  MX_DMA_Init();
 80047a4:	f7ff fb20 	bl	8003de8 <MX_DMA_Init>
  MX_CAN1_Init();
 80047a8:	f7ff faae 	bl	8003d08 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 80047ac:	f000 faa6 	bl	8004cfc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80047b0:	f000 fac0 	bl	8004d34 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80047b4:	f000 f9b6 	bl	8004b24 <MX_TIM6_Init>
  MX_TIM7_Init();
 80047b8:	f000 f9d4 	bl	8004b64 <MX_TIM7_Init>
  MX_TIM2_Init();
 80047bc:	f000 fa66 	bl	8004c8c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  LcdInit();
 80047c0:	f7ff ff72 	bl	80046a8 <_Z7LcdInitv>
  FilterConfig();
 80047c4:	f7ff f8f0 	bl	80039a8 <_Z12FilterConfigv>
  LcdPuts((char *)"CAN OK");
 80047c8:	4817      	ldr	r0, [pc, #92]	; (8004828 <main+0x98>)
 80047ca:	f7ff ffcb 	bl	8004764 <_Z7LcdPutsPc>
  LowlayerHandelTypedef hlow;
 80047ce:	f107 0318 	add.w	r3, r7, #24
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff fcb2 	bl	800413c <_ZN21LowlayerHandelTypedefC1Ev>
    plow=&hlow;
 80047d8:	4a14      	ldr	r2, [pc, #80]	; (800482c <main+0x9c>)
 80047da:	f107 0318 	add.w	r3, r7, #24
 80047de:	6013      	str	r3, [r2, #0]

    //SetFrequency(440);
//    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1) ;
//    __HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,map(50,0,100,0,htim2.Instance->ARR));
    Timer1 LoopInt(&htim6,10);//(tim handle,interrupt period)
 80047e0:	f107 0308 	add.w	r3, r7, #8
 80047e4:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80047e8:	4911      	ldr	r1, [pc, #68]	; (8004830 <main+0xa0>)
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fdf0 	bl	80043d0 <_ZN6Timer1C1EP17TIM_HandleTypeDeff>
    LoopInt.Start();
 80047f0:	f107 0308 	add.w	r3, r7, #8
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff fe6b 	bl	80044d0 <_ZN6Timer15StartEv>
    LcdCls();
 80047fa:	f7ff ff24 	bl	8004646 <_Z6LcdClsv>
    LcdPuts((char *)"Comu OK");
 80047fe:	480d      	ldr	r0, [pc, #52]	; (8004834 <main+0xa4>)
 8004800:	f7ff ffb0 	bl	8004764 <_Z7LcdPutsPc>
//	  HAL_Delay_s(1);

//	 	  HAL_Delay_s(1);


	     printf("a:%f\n\r",a);
 8004804:	1d3b      	adds	r3, r7, #4
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4618      	mov	r0, r3
 800480a:	f7fb febd 	bl	8000588 <__aeabi_f2d>
 800480e:	4603      	mov	r3, r0
 8004810:	460c      	mov	r4, r1
 8004812:	461a      	mov	r2, r3
 8004814:	4623      	mov	r3, r4
 8004816:	4808      	ldr	r0, [pc, #32]	; (8004838 <main+0xa8>)
 8004818:	f000 fba2 	bl	8004f60 <printf>
	     scanf("%f\r",&a);
 800481c:	1d3b      	adds	r3, r7, #4
 800481e:	4619      	mov	r1, r3
 8004820:	4806      	ldr	r0, [pc, #24]	; (800483c <main+0xac>)
 8004822:	f000 fbb5 	bl	8004f90 <scanf>
	     printf("a:%f\n\r",a);
 8004826:	e7ed      	b.n	8004804 <main+0x74>
 8004828:	0800c6d8 	.word	0x0800c6d8
 800482c:	200006c8 	.word	0x200006c8
 8004830:	20000730 	.word	0x20000730
 8004834:	0800c6e0 	.word	0x0800c6e0
 8004838:	0800c6e8 	.word	0x0800c6e8
 800483c:	0800c6f0 	.word	0x0800c6f0

08004840 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b094      	sub	sp, #80	; 0x50
 8004844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004846:	f107 031c 	add.w	r3, r7, #28
 800484a:	2234      	movs	r2, #52	; 0x34
 800484c:	2100      	movs	r1, #0
 800484e:	4618      	mov	r0, r3
 8004850:	f000 fb7e 	bl	8004f50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004854:	f107 0308 	add.w	r3, r7, #8
 8004858:	2200      	movs	r2, #0
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	605a      	str	r2, [r3, #4]
 800485e:	609a      	str	r2, [r3, #8]
 8004860:	60da      	str	r2, [r3, #12]
 8004862:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004864:	2300      	movs	r3, #0
 8004866:	607b      	str	r3, [r7, #4]
 8004868:	4a2e      	ldr	r2, [pc, #184]	; (8004924 <_Z18SystemClock_Configv+0xe4>)
 800486a:	4b2e      	ldr	r3, [pc, #184]	; (8004924 <_Z18SystemClock_Configv+0xe4>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004872:	6413      	str	r3, [r2, #64]	; 0x40
 8004874:	4b2b      	ldr	r3, [pc, #172]	; (8004924 <_Z18SystemClock_Configv+0xe4>)
 8004876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800487c:	607b      	str	r3, [r7, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004880:	2300      	movs	r3, #0
 8004882:	603b      	str	r3, [r7, #0]
 8004884:	4a28      	ldr	r2, [pc, #160]	; (8004928 <_Z18SystemClock_Configv+0xe8>)
 8004886:	4b28      	ldr	r3, [pc, #160]	; (8004928 <_Z18SystemClock_Configv+0xe8>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	4b25      	ldr	r3, [pc, #148]	; (8004928 <_Z18SystemClock_Configv+0xe8>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004898:	603b      	str	r3, [r7, #0]
 800489a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800489c:	2301      	movs	r3, #1
 800489e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80048a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048a4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048a6:	2302      	movs	r3, #2
 80048a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80048aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80048ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80048b0:	2304      	movs	r3, #4
 80048b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80048b4:	23a0      	movs	r3, #160	; 0xa0
 80048b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048b8:	2302      	movs	r3, #2
 80048ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80048bc:	2302      	movs	r3, #2
 80048be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80048c0:	2302      	movs	r3, #2
 80048c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048c4:	f107 031c 	add.w	r3, r7, #28
 80048c8:	4618      	mov	r0, r3
 80048ca:	f7fe fa0f 	bl	8002cec <HAL_RCC_OscConfig>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	bf14      	ite	ne
 80048d4:	2301      	movne	r3, #1
 80048d6:	2300      	moveq	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80048de:	f000 f825 	bl	800492c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048e2:	230f      	movs	r3, #15
 80048e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048e6:	2302      	movs	r3, #2
 80048e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048ea:	2300      	movs	r3, #0
 80048ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80048ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80048f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80048f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048f8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80048fa:	f107 0308 	add.w	r3, r7, #8
 80048fe:	2105      	movs	r1, #5
 8004900:	4618      	mov	r0, r3
 8004902:	f7fe f8f1 	bl	8002ae8 <HAL_RCC_ClockConfig>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	bf14      	ite	ne
 800490c:	2301      	movne	r3, #1
 800490e:	2300      	moveq	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8004916:	f000 f809 	bl	800492c <Error_Handler>
  }
}
 800491a:	bf00      	nop
 800491c:	3750      	adds	r7, #80	; 0x50
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023800 	.word	0x40023800
 8004928:	40007000 	.word	0x40007000

0800492c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800492c:	b480      	push	{r7}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004930:	bf00      	nop
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 800493c:	b507      	push	{r0, r1, r2, lr}
 800493e:	a902      	add	r1, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004940:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 8004944:	f841 0d04 	str.w	r0, [r1, #-4]!
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004948:	2201      	movs	r2, #1
 800494a:	4803      	ldr	r0, [pc, #12]	; (8004958 <__io_putchar+0x1c>)
 800494c:	f7fe ff6e 	bl	800382c <HAL_UART_Transmit>

  return ch;
}
 8004950:	9801      	ldr	r0, [sp, #4]
 8004952:	b003      	add	sp, #12
 8004954:	f85d fb04 	ldr.w	pc, [sp], #4
 8004958:	200008f0 	.word	0x200008f0

0800495c <__io_getchar>:

GETCHAR_PROTOTYPE
{
 800495c:	b507      	push	{r0, r1, r2, lr}
  uint8_t ch = 0;
 800495e:	a902      	add	r1, sp, #8
 8004960:	2300      	movs	r3, #0
 8004962:	f801 3d01 	strb.w	r3, [r1, #-1]!
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8004966:	2201      	movs	r2, #1
 8004968:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800496c:	4809      	ldr	r0, [pc, #36]	; (8004994 <__io_getchar+0x38>)
 800496e:	f7fe ffba 	bl	80038e6 <HAL_UART_Receive>

  if (ch == '\r')
 8004972:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004976:	280d      	cmp	r0, #13
 8004978:	d104      	bne.n	8004984 <__io_getchar+0x28>
  {
      __io_putchar('\r');
 800497a:	f7ff ffdf 	bl	800493c <__io_putchar>
      ch = '\n';
 800497e:	230a      	movs	r3, #10
 8004980:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return __io_putchar(ch);
 8004984:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004988:	f7ff ffd8 	bl	800493c <__io_putchar>
//  return ch;
}
 800498c:	b003      	add	sp, #12
 800498e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004992:	bf00      	nop
 8004994:	200008f0 	.word	0x200008f0

08004998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004998:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800499a:	4b0e      	ldr	r3, [pc, #56]	; (80049d4 <HAL_MspInit+0x3c>)
 800499c:	2100      	movs	r1, #0
 800499e:	9100      	str	r1, [sp, #0]
 80049a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049a6:	645a      	str	r2, [r3, #68]	; 0x44
 80049a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049aa:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80049ae:	9200      	str	r2, [sp, #0]
 80049b0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049b2:	9101      	str	r1, [sp, #4]
 80049b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80049c4:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80049c6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80049c8:	f7fd fdf0 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049cc:	b003      	add	sp, #12
 80049ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80049d2:	bf00      	nop
 80049d4:	40023800 	.word	0x40023800

080049d8 <NMI_Handler>:
 80049d8:	4770      	bx	lr

080049da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049da:	e7fe      	b.n	80049da <HardFault_Handler>

080049dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049dc:	e7fe      	b.n	80049dc <MemManage_Handler>

080049de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049de:	e7fe      	b.n	80049de <BusFault_Handler>

080049e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049e0:	e7fe      	b.n	80049e0 <UsageFault_Handler>

080049e2 <SVC_Handler>:
 80049e2:	4770      	bx	lr

080049e4 <DebugMon_Handler>:
 80049e4:	4770      	bx	lr

080049e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049e6:	4770      	bx	lr

080049e8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049e8:	f7fd baac 	b.w	8001f44 <HAL_IncTick>

080049ec <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80049ec:	4801      	ldr	r0, [pc, #4]	; (80049f4 <DMA1_Stream5_IRQHandler+0x8>)
 80049ee:	f7fd bedb 	b.w	80027a8 <HAL_DMA_IRQHandler>
 80049f2:	bf00      	nop
 80049f4:	200007f0 	.word	0x200007f0

080049f8 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80049f8:	4801      	ldr	r0, [pc, #4]	; (8004a00 <DMA1_Stream6_IRQHandler+0x8>)
 80049fa:	f7fd bed5 	b.w	80027a8 <HAL_DMA_IRQHandler>
 80049fe:	bf00      	nop
 8004a00:	20000850 	.word	0x20000850

08004a04 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004a04:	4801      	ldr	r0, [pc, #4]	; (8004a0c <CAN1_SCE_IRQHandler+0x8>)
 8004a06:	f7fd bcd2 	b.w	80023ae <HAL_CAN_IRQHandler>
 8004a0a:	bf00      	nop
 8004a0c:	20000708 	.word	0x20000708

08004a10 <CAN1_RX1_IRQHandler>:
 8004a10:	f7ff bff8 	b.w	8004a04 <CAN1_SCE_IRQHandler>

08004a14 <CAN1_RX0_IRQHandler>:
 8004a14:	f7ff bff6 	b.w	8004a04 <CAN1_SCE_IRQHandler>

08004a18 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004a18:	4801      	ldr	r0, [pc, #4]	; (8004a20 <TIM6_DAC_IRQHandler+0x8>)
 8004a1a:	f7fe bba3 	b.w	8003164 <HAL_TIM_IRQHandler>
 8004a1e:	bf00      	nop
 8004a20:	20000730 	.word	0x20000730

08004a24 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004a24:	4801      	ldr	r0, [pc, #4]	; (8004a2c <TIM7_IRQHandler+0x8>)
 8004a26:	f7fe bb9d 	b.w	8003164 <HAL_TIM_IRQHandler>
 8004a2a:	bf00      	nop
 8004a2c:	200007b0 	.word	0x200007b0

08004a30 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004a30:	2001      	movs	r0, #1
 8004a32:	4770      	bx	lr

08004a34 <_kill>:

int _kill(int pid, int sig)
{
 8004a34:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004a36:	f000 fa61 	bl	8004efc <__errno>
 8004a3a:	2316      	movs	r3, #22
 8004a3c:	6003      	str	r3, [r0, #0]
	return -1;
}
 8004a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a42:	bd08      	pop	{r3, pc}

08004a44 <_exit>:

void _exit (int status)
{
 8004a44:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004a46:	f000 fa59 	bl	8004efc <__errno>
 8004a4a:	2316      	movs	r3, #22
 8004a4c:	6003      	str	r3, [r0, #0]
 8004a4e:	e7fe      	b.n	8004a4e <_exit+0xa>

08004a50 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a52:	460e      	mov	r6, r1
 8004a54:	4617      	mov	r7, r2
	int DataIdx;
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a56:	460d      	mov	r5, r1
 8004a58:	1bac      	subs	r4, r5, r6
 8004a5a:	42a7      	cmp	r7, r4
 8004a5c:	dd06      	ble.n	8004a6c <_read+0x1c>
		 	{

				*ptr = __io_getchar();
 8004a5e:	f7ff ff7d 	bl	800495c <__io_getchar>
 8004a62:	b2c0      	uxtb	r0, r0
				if (*ptr++ == '\n') break;
 8004a64:	280a      	cmp	r0, #10
				*ptr = __io_getchar();
 8004a66:	f805 0b01 	strb.w	r0, [r5], #1
				if (*ptr++ == '\n') break;
 8004a6a:	d1f5      	bne.n	8004a58 <_read+0x8>
		 	}


		    return ++DataIdx;
 8004a6c:	1c60      	adds	r0, r4, #1
}
 8004a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004a70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	460e      	mov	r6, r1
 8004a74:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a76:	460c      	mov	r4, r1
 8004a78:	1ba3      	subs	r3, r4, r6
 8004a7a:	429d      	cmp	r5, r3
 8004a7c:	dc01      	bgt.n	8004a82 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8004a7e:	4628      	mov	r0, r5
 8004a80:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8004a82:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004a86:	f7ff ff59 	bl	800493c <__io_putchar>
 8004a8a:	e7f5      	b.n	8004a78 <_write+0x8>

08004a8c <_sbrk>:

caddr_t _sbrk(int incr)
{
 8004a8c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <_sbrk+0x2c>)
 8004a90:	6819      	ldr	r1, [r3, #0]
{
 8004a92:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004a94:	b909      	cbnz	r1, 8004a9a <_sbrk+0xe>
		heap_end = &end;
 8004a96:	4909      	ldr	r1, [pc, #36]	; (8004abc <_sbrk+0x30>)
 8004a98:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8004a9a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004a9c:	4669      	mov	r1, sp
 8004a9e:	4402      	add	r2, r0
 8004aa0:	428a      	cmp	r2, r1
 8004aa2:	d906      	bls.n	8004ab2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004aa4:	f000 fa2a 	bl	8004efc <__errno>
 8004aa8:	230c      	movs	r3, #12
 8004aaa:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004aac:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004ab2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004ab4:	bd08      	pop	{r3, pc}
 8004ab6:	bf00      	nop
 8004ab8:	200006cc 	.word	0x200006cc
 8004abc:	20000940 	.word	0x20000940

08004ac0 <_close>:

int _close(int file)
{
	return -1;
}
 8004ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac4:	4770      	bx	lr

08004ac6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004ac6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004aca:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004acc:	2000      	movs	r0, #0
 8004ace:	4770      	bx	lr

08004ad0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004ad0:	2001      	movs	r0, #1
 8004ad2:	4770      	bx	lr

08004ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	4770      	bx	lr

08004ad8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ad8:	490f      	ldr	r1, [pc, #60]	; (8004b18 <SystemInit+0x40>)
 8004ada:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004ade:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004ae6:	4b0d      	ldr	r3, [pc, #52]	; (8004b1c <SystemInit+0x44>)
 8004ae8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004aea:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004aec:	f042 0201 	orr.w	r2, r2, #1
 8004af0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004af2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004afa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004afe:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004b00:	4a07      	ldr	r2, [pc, #28]	; (8004b20 <SystemInit+0x48>)
 8004b02:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b0a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004b0c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b12:	608b      	str	r3, [r1, #8]
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	e000ed00 	.word	0xe000ed00
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	24003010 	.word	0x24003010

08004b24 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004b24:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 8004b26:	4b0d      	ldr	r3, [pc, #52]	; (8004b5c <MX_TIM6_Init+0x38>)
 8004b28:	480d      	ldr	r0, [pc, #52]	; (8004b60 <MX_TIM6_Init+0x3c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b2a:	2400      	movs	r4, #0
 8004b2c:	9400      	str	r4, [sp, #0]
 8004b2e:	9401      	str	r4, [sp, #4]
  htim6.Init.Prescaler = 0;
 8004b30:	e880 0018 	stmia.w	r0, {r3, r4}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b34:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 0;
 8004b36:	60c4      	str	r4, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b38:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004b3a:	f7fe fc1b 	bl	8003374 <HAL_TIM_Base_Init>
 8004b3e:	b108      	cbz	r0, 8004b44 <MX_TIM6_Init+0x20>
  {
    Error_Handler();
 8004b40:	f7ff fef4 	bl	800492c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004b44:	4669      	mov	r1, sp
 8004b46:	4806      	ldr	r0, [pc, #24]	; (8004b60 <MX_TIM6_Init+0x3c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b48:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b4a:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004b4c:	f7fe fcde 	bl	800350c <HAL_TIMEx_MasterConfigSynchronization>
 8004b50:	b108      	cbz	r0, 8004b56 <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 8004b52:	f7ff feeb 	bl	800492c <Error_Handler>
  }

}
 8004b56:	b002      	add	sp, #8
 8004b58:	bd10      	pop	{r4, pc}
 8004b5a:	bf00      	nop
 8004b5c:	40001000 	.word	0x40001000
 8004b60:	20000730 	.word	0x20000730

08004b64 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004b64:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
 8004b66:	4b0d      	ldr	r3, [pc, #52]	; (8004b9c <MX_TIM7_Init+0x38>)
 8004b68:	480d      	ldr	r0, [pc, #52]	; (8004ba0 <MX_TIM7_Init+0x3c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b6a:	2400      	movs	r4, #0
 8004b6c:	9400      	str	r4, [sp, #0]
 8004b6e:	9401      	str	r4, [sp, #4]
  htim7.Init.Prescaler = 0;
 8004b70:	e880 0018 	stmia.w	r0, {r3, r4}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b74:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 0;
 8004b76:	60c4      	str	r4, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b78:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004b7a:	f7fe fbfb 	bl	8003374 <HAL_TIM_Base_Init>
 8004b7e:	b108      	cbz	r0, 8004b84 <MX_TIM7_Init+0x20>
  {
    Error_Handler();
 8004b80:	f7ff fed4 	bl	800492c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004b84:	4669      	mov	r1, sp
 8004b86:	4806      	ldr	r0, [pc, #24]	; (8004ba0 <MX_TIM7_Init+0x3c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b88:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b8a:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004b8c:	f7fe fcbe 	bl	800350c <HAL_TIMEx_MasterConfigSynchronization>
 8004b90:	b108      	cbz	r0, 8004b96 <MX_TIM7_Init+0x32>
  {
    Error_Handler();
 8004b92:	f7ff fecb 	bl	800492c <Error_Handler>
  }

}
 8004b96:	b002      	add	sp, #8
 8004b98:	bd10      	pop	{r4, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40001400 	.word	0x40001400
 8004ba0:	200007b0 	.word	0x200007b0

08004ba4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 8004ba4:	6803      	ldr	r3, [r0, #0]
 8004ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8004baa:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM2)
 8004bac:	d10b      	bne.n	8004bc6 <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	4b06      	ldr	r3, [pc, #24]	; (8004bcc <HAL_TIM_PWM_MspInit+0x28>)
 8004bb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bb6:	f042 0201 	orr.w	r2, r2, #1
 8004bba:	641a      	str	r2, [r3, #64]	; 0x40
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	9301      	str	r3, [sp, #4]
 8004bc4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004bc6:	b002      	add	sp, #8
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40023800 	.word	0x40023800

08004bd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004bd0:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 8004bd2:	6803      	ldr	r3, [r0, #0]
 8004bd4:	4a16      	ldr	r2, [pc, #88]	; (8004c30 <HAL_TIM_Base_MspInit+0x60>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d115      	bne.n	8004c06 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004bda:	2200      	movs	r2, #0
 8004bdc:	4b15      	ldr	r3, [pc, #84]	; (8004c34 <HAL_TIM_Base_MspInit+0x64>)
 8004bde:	9200      	str	r2, [sp, #0]
 8004be0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004be2:	f041 0110 	orr.w	r1, r1, #16
 8004be6:	6419      	str	r1, [r3, #64]	; 0x40
 8004be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bea:	f003 0310 	and.w	r3, r3, #16
 8004bee:	9300      	str	r3, [sp, #0]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004bf0:	2036      	movs	r0, #54	; 0x36
 8004bf2:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004bf4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004bf6:	f7fd fceb 	bl	80025d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004bfa:	2036      	movs	r0, #54	; 0x36
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004bfc:	f7fd fd1c 	bl	8002638 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004c00:	b003      	add	sp, #12
 8004c02:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM7)
 8004c06:	4a0c      	ldr	r2, [pc, #48]	; (8004c38 <HAL_TIM_Base_MspInit+0x68>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d1f9      	bne.n	8004c00 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	4b09      	ldr	r3, [pc, #36]	; (8004c34 <HAL_TIM_Base_MspInit+0x64>)
 8004c10:	9201      	str	r2, [sp, #4]
 8004c12:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004c14:	f041 0120 	orr.w	r1, r1, #32
 8004c18:	6419      	str	r1, [r3, #64]	; 0x40
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004c22:	2037      	movs	r0, #55	; 0x37
 8004c24:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004c26:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004c28:	f7fd fcd2 	bl	80025d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004c2c:	2037      	movs	r0, #55	; 0x37
 8004c2e:	e7e5      	b.n	8004bfc <HAL_TIM_Base_MspInit+0x2c>
 8004c30:	40001000 	.word	0x40001000
 8004c34:	40023800 	.word	0x40023800
 8004c38:	40001400 	.word	0x40001400

08004c3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004c3c:	b510      	push	{r4, lr}
 8004c3e:	4604      	mov	r4, r0
 8004c40:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c42:	2214      	movs	r2, #20
 8004c44:	2100      	movs	r1, #0
 8004c46:	a801      	add	r0, sp, #4
 8004c48:	f000 f982 	bl	8004f50 <memset>
  if(timHandle->Instance==TIM2)
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c52:	d114      	bne.n	8004c7e <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c54:	2300      	movs	r3, #0
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	4b0a      	ldr	r3, [pc, #40]	; (8004c84 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5a:	480b      	ldr	r0, [pc, #44]	; (8004c88 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	631a      	str	r2, [r3, #48]	; 0x30
 8004c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c6e:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004c70:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c72:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004c74:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c76:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c78:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c7a:	f7fd fe4f 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004c7e:	b006      	add	sp, #24
 8004c80:	bd10      	pop	{r4, pc}
 8004c82:	bf00      	nop
 8004c84:	40023800 	.word	0x40023800
 8004c88:	40020000 	.word	0x40020000

08004c8c <MX_TIM2_Init>:
{
 8004c8c:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c8e:	2400      	movs	r4, #0
{
 8004c90:	b08a      	sub	sp, #40	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c92:	221c      	movs	r2, #28
 8004c94:	4621      	mov	r1, r4
 8004c96:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c98:	9401      	str	r4, [sp, #4]
 8004c9a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c9c:	f000 f958 	bl	8004f50 <memset>
  htim2.Instance = TIM2;
 8004ca0:	4815      	ldr	r0, [pc, #84]	; (8004cf8 <MX_TIM2_Init+0x6c>)
  htim2.Init.Prescaler = 9;
 8004ca2:	2309      	movs	r3, #9
 8004ca4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004ca8:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 3999;
 8004cac:	f640 739f 	movw	r3, #3999	; 0xf9f
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cb0:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 3999;
 8004cb2:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cb4:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cb6:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004cb8:	f7fe fb76 	bl	80033a8 <HAL_TIM_PWM_Init>
 8004cbc:	b108      	cbz	r0, 8004cc2 <MX_TIM2_Init+0x36>
    Error_Handler();
 8004cbe:	f7ff fe35 	bl	800492c <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004cc2:	a901      	add	r1, sp, #4
 8004cc4:	480c      	ldr	r0, [pc, #48]	; (8004cf8 <MX_TIM2_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cc6:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cc8:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004cca:	f7fe fc1f 	bl	800350c <HAL_TIMEx_MasterConfigSynchronization>
 8004cce:	b108      	cbz	r0, 8004cd4 <MX_TIM2_Init+0x48>
    Error_Handler();
 8004cd0:	f7ff fe2c 	bl	800492c <Error_Handler>
  sConfigOC.Pulse = 0;
 8004cd4:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cd6:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004cd8:	a903      	add	r1, sp, #12
 8004cda:	4807      	ldr	r0, [pc, #28]	; (8004cf8 <MX_TIM2_Init+0x6c>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cdc:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 8004cde:	9204      	str	r2, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ce0:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ce2:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ce4:	f7fe fbb0 	bl	8003448 <HAL_TIM_PWM_ConfigChannel>
 8004ce8:	b108      	cbz	r0, 8004cee <MX_TIM2_Init+0x62>
    Error_Handler();
 8004cea:	f7ff fe1f 	bl	800492c <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8004cee:	4802      	ldr	r0, [pc, #8]	; (8004cf8 <MX_TIM2_Init+0x6c>)
 8004cf0:	f7ff ffa4 	bl	8004c3c <HAL_TIM_MspPostInit>
}
 8004cf4:	b00a      	add	sp, #40	; 0x28
 8004cf6:	bd10      	pop	{r4, pc}
 8004cf8:	20000770 	.word	0x20000770

08004cfc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004cfc:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8004cfe:	480b      	ldr	r0, [pc, #44]	; (8004d2c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8004d00:	4b0b      	ldr	r3, [pc, #44]	; (8004d30 <MX_USART1_UART_Init+0x34>)
 8004d02:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004d06:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d0a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004d10:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d12:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d14:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d16:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d18:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d1a:	f7fe fd59 	bl	80037d0 <HAL_UART_Init>
 8004d1e:	b118      	cbz	r0, 8004d28 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004d20:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004d24:	f7ff be02 	b.w	800492c <Error_Handler>
 8004d28:	bd08      	pop	{r3, pc}
 8004d2a:	bf00      	nop
 8004d2c:	200008b0 	.word	0x200008b0
 8004d30:	40011000 	.word	0x40011000

08004d34 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004d34:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004d36:	480b      	ldr	r0, [pc, #44]	; (8004d64 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8004d38:	4b0b      	ldr	r3, [pc, #44]	; (8004d68 <MX_USART2_UART_Init+0x34>)
 8004d3a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004d3e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004d42:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004d44:	2300      	movs	r3, #0
 8004d46:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004d48:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004d4a:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004d4c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d4e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d50:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004d52:	f7fe fd3d 	bl	80037d0 <HAL_UART_Init>
 8004d56:	b118      	cbz	r0, 8004d60 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004d58:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004d5c:	f7ff bde6 	b.w	800492c <Error_Handler>
 8004d60:	bd08      	pop	{r3, pc}
 8004d62:	bf00      	nop
 8004d64:	200008f0 	.word	0x200008f0
 8004d68:	40004400 	.word	0x40004400

08004d6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004d6c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d6e:	2214      	movs	r2, #20
{
 8004d70:	b08a      	sub	sp, #40	; 0x28
 8004d72:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d74:	2100      	movs	r1, #0
 8004d76:	eb0d 0002 	add.w	r0, sp, r2
 8004d7a:	f000 f8e9 	bl	8004f50 <memset>
  if(uartHandle->Instance==USART1)
 8004d7e:	6833      	ldr	r3, [r6, #0]
 8004d80:	4a41      	ldr	r2, [pc, #260]	; (8004e88 <HAL_UART_MspInit+0x11c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d126      	bne.n	8004dd4 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d86:	4b41      	ldr	r3, [pc, #260]	; (8004e8c <HAL_UART_MspInit+0x120>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d88:	4841      	ldr	r0, [pc, #260]	; (8004e90 <HAL_UART_MspInit+0x124>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	9101      	str	r1, [sp, #4]
 8004d8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d90:	f042 0210 	orr.w	r2, r2, #16
 8004d94:	645a      	str	r2, [r3, #68]	; 0x44
 8004d96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d98:	f002 0210 	and.w	r2, r2, #16
 8004d9c:	9201      	str	r2, [sp, #4]
 8004d9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004da0:	9102      	str	r1, [sp, #8]
 8004da2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004da4:	f042 0201 	orr.w	r2, r2, #1
 8004da8:	631a      	str	r2, [r3, #48]	; 0x30
 8004daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	9302      	str	r3, [sp, #8]
 8004db2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004db4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004db8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dba:	2302      	movs	r3, #2
 8004dbc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dc6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004dc8:	2307      	movs	r3, #7
 8004dca:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dcc:	f7fd fda6 	bl	800291c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004dd0:	b00a      	add	sp, #40	; 0x28
 8004dd2:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 8004dd4:	4a2f      	ldr	r2, [pc, #188]	; (8004e94 <HAL_UART_MspInit+0x128>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d1fa      	bne.n	8004dd0 <HAL_UART_MspInit+0x64>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004dda:	2500      	movs	r5, #0
 8004ddc:	4b2b      	ldr	r3, [pc, #172]	; (8004e8c <HAL_UART_MspInit+0x120>)
 8004dde:	9503      	str	r5, [sp, #12]
 8004de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004de2:	482b      	ldr	r0, [pc, #172]	; (8004e90 <HAL_UART_MspInit+0x124>)
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004de4:	4c2c      	ldr	r4, [pc, #176]	; (8004e98 <HAL_UART_MspInit+0x12c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004de6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40
 8004dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dee:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004df2:	9203      	str	r2, [sp, #12]
 8004df4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df6:	9504      	str	r5, [sp, #16]
 8004df8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dfa:	f042 0201 	orr.w	r2, r2, #1
 8004dfe:	631a      	str	r2, [r3, #48]	; 0x30
 8004e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	9304      	str	r3, [sp, #16]
 8004e08:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004e0a:	230c      	movs	r3, #12
 8004e0c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0e:	2302      	movs	r3, #2
 8004e10:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e12:	2301      	movs	r3, #1
 8004e14:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e16:	2303      	movs	r3, #3
 8004e18:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e1a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e1c:	2307      	movs	r3, #7
 8004e1e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e20:	f7fd fd7c 	bl	800291c <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e24:	4b1d      	ldr	r3, [pc, #116]	; (8004e9c <HAL_UART_MspInit+0x130>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e26:	60e5      	str	r5, [r4, #12]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e28:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8004e2c:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8004e30:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004e34:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e3a:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e3c:	6165      	str	r5, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e3e:	61a5      	str	r5, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004e40:	61e5      	str	r5, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e42:	6225      	str	r5, [r4, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e44:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004e46:	f7fd fc31 	bl	80026ac <HAL_DMA_Init>
 8004e4a:	b108      	cbz	r0, 8004e50 <HAL_UART_MspInit+0xe4>
      Error_Handler();
 8004e4c:	f7ff fd6e 	bl	800492c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004e50:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004e52:	4813      	ldr	r0, [pc, #76]	; (8004ea0 <HAL_UART_MspInit+0x134>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004e54:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004e56:	4c13      	ldr	r4, [pc, #76]	; (8004ea4 <HAL_UART_MspInit+0x138>)
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004e58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e5c:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e60:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e64:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004e66:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e68:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e6a:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e6c:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e6e:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e70:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004e72:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004e74:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e76:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004e78:	f7fd fc18 	bl	80026ac <HAL_DMA_Init>
 8004e7c:	b108      	cbz	r0, 8004e82 <HAL_UART_MspInit+0x116>
      Error_Handler();
 8004e7e:	f7ff fd55 	bl	800492c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004e82:	6374      	str	r4, [r6, #52]	; 0x34
 8004e84:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8004e86:	e7a3      	b.n	8004dd0 <HAL_UART_MspInit+0x64>
 8004e88:	40011000 	.word	0x40011000
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	40020000 	.word	0x40020000
 8004e94:	40004400 	.word	0x40004400
 8004e98:	20000850 	.word	0x20000850
 8004e9c:	400260a0 	.word	0x400260a0
 8004ea0:	40026088 	.word	0x40026088
 8004ea4:	200007f0 	.word	0x200007f0

08004ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004ea8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ee0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004eac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004eae:	e003      	b.n	8004eb8 <LoopCopyDataInit>

08004eb0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	; (8004ee4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004eb2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004eb4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004eb6:	3104      	adds	r1, #4

08004eb8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004eb8:	480b      	ldr	r0, [pc, #44]	; (8004ee8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004eba:	4b0c      	ldr	r3, [pc, #48]	; (8004eec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004ebc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004ebe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004ec0:	d3f6      	bcc.n	8004eb0 <CopyDataInit>
  ldr  r2, =_sbss
 8004ec2:	4a0b      	ldr	r2, [pc, #44]	; (8004ef0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004ec4:	e002      	b.n	8004ecc <LoopFillZerobss>

08004ec6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004ec6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004ec8:	f842 3b04 	str.w	r3, [r2], #4

08004ecc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004ecc:	4b09      	ldr	r3, [pc, #36]	; (8004ef4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004ece:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004ed0:	d3f9      	bcc.n	8004ec6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004ed2:	f7ff fe01 	bl	8004ad8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ed6:	f000 f817 	bl	8004f08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004eda:	f7ff fc59 	bl	8004790 <main>
  bx  lr    
 8004ede:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ee0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004ee4:	0800ccd8 	.word	0x0800ccd8
  ldr  r0, =_sdata
 8004ee8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004eec:	2000067c 	.word	0x2000067c
  ldr  r2, =_sbss
 8004ef0:	2000067c 	.word	0x2000067c
  ldr  r3, = _ebss
 8004ef4:	20000940 	.word	0x20000940

08004ef8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ef8:	e7fe      	b.n	8004ef8 <ADC_IRQHandler>
	...

08004efc <__errno>:
 8004efc:	4b01      	ldr	r3, [pc, #4]	; (8004f04 <__errno+0x8>)
 8004efe:	6818      	ldr	r0, [r3, #0]
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	2000000c 	.word	0x2000000c

08004f08 <__libc_init_array>:
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	4e0d      	ldr	r6, [pc, #52]	; (8004f40 <__libc_init_array+0x38>)
 8004f0c:	4c0d      	ldr	r4, [pc, #52]	; (8004f44 <__libc_init_array+0x3c>)
 8004f0e:	1ba4      	subs	r4, r4, r6
 8004f10:	10a4      	asrs	r4, r4, #2
 8004f12:	2500      	movs	r5, #0
 8004f14:	42a5      	cmp	r5, r4
 8004f16:	d109      	bne.n	8004f2c <__libc_init_array+0x24>
 8004f18:	4e0b      	ldr	r6, [pc, #44]	; (8004f48 <__libc_init_array+0x40>)
 8004f1a:	4c0c      	ldr	r4, [pc, #48]	; (8004f4c <__libc_init_array+0x44>)
 8004f1c:	f007 fb8e 	bl	800c63c <_init>
 8004f20:	1ba4      	subs	r4, r4, r6
 8004f22:	10a4      	asrs	r4, r4, #2
 8004f24:	2500      	movs	r5, #0
 8004f26:	42a5      	cmp	r5, r4
 8004f28:	d105      	bne.n	8004f36 <__libc_init_array+0x2e>
 8004f2a:	bd70      	pop	{r4, r5, r6, pc}
 8004f2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f30:	4798      	blx	r3
 8004f32:	3501      	adds	r5, #1
 8004f34:	e7ee      	b.n	8004f14 <__libc_init_array+0xc>
 8004f36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f3a:	4798      	blx	r3
 8004f3c:	3501      	adds	r5, #1
 8004f3e:	e7f2      	b.n	8004f26 <__libc_init_array+0x1e>
 8004f40:	0800ccd0 	.word	0x0800ccd0
 8004f44:	0800ccd0 	.word	0x0800ccd0
 8004f48:	0800ccd0 	.word	0x0800ccd0
 8004f4c:	0800ccd4 	.word	0x0800ccd4

08004f50 <memset>:
 8004f50:	4402      	add	r2, r0
 8004f52:	4603      	mov	r3, r0
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d100      	bne.n	8004f5a <memset+0xa>
 8004f58:	4770      	bx	lr
 8004f5a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f5e:	e7f9      	b.n	8004f54 <memset+0x4>

08004f60 <printf>:
 8004f60:	b40f      	push	{r0, r1, r2, r3}
 8004f62:	4b0a      	ldr	r3, [pc, #40]	; (8004f8c <printf+0x2c>)
 8004f64:	b513      	push	{r0, r1, r4, lr}
 8004f66:	681c      	ldr	r4, [r3, #0]
 8004f68:	b124      	cbz	r4, 8004f74 <printf+0x14>
 8004f6a:	69a3      	ldr	r3, [r4, #24]
 8004f6c:	b913      	cbnz	r3, 8004f74 <printf+0x14>
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f002 fe60 	bl	8007c34 <__sinit>
 8004f74:	ab05      	add	r3, sp, #20
 8004f76:	9a04      	ldr	r2, [sp, #16]
 8004f78:	68a1      	ldr	r1, [r4, #8]
 8004f7a:	9301      	str	r3, [sp, #4]
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	f000 f81f 	bl	8004fc0 <_vfprintf_r>
 8004f82:	b002      	add	sp, #8
 8004f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f88:	b004      	add	sp, #16
 8004f8a:	4770      	bx	lr
 8004f8c:	2000000c 	.word	0x2000000c

08004f90 <scanf>:
 8004f90:	b40f      	push	{r0, r1, r2, r3}
 8004f92:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <scanf+0x2c>)
 8004f94:	b513      	push	{r0, r1, r4, lr}
 8004f96:	681c      	ldr	r4, [r3, #0]
 8004f98:	b124      	cbz	r4, 8004fa4 <scanf+0x14>
 8004f9a:	69a3      	ldr	r3, [r4, #24]
 8004f9c:	b913      	cbnz	r3, 8004fa4 <scanf+0x14>
 8004f9e:	4620      	mov	r0, r4
 8004fa0:	f002 fe48 	bl	8007c34 <__sinit>
 8004fa4:	ab05      	add	r3, sp, #20
 8004fa6:	9a04      	ldr	r2, [sp, #16]
 8004fa8:	6861      	ldr	r1, [r4, #4]
 8004faa:	9301      	str	r3, [sp, #4]
 8004fac:	4620      	mov	r0, r4
 8004fae:	f001 fe19 	bl	8006be4 <_vfscanf_r>
 8004fb2:	b002      	add	sp, #8
 8004fb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fb8:	b004      	add	sp, #16
 8004fba:	4770      	bx	lr
 8004fbc:	2000000c 	.word	0x2000000c

08004fc0 <_vfprintf_r>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	b0bd      	sub	sp, #244	; 0xf4
 8004fc6:	4688      	mov	r8, r1
 8004fc8:	4615      	mov	r5, r2
 8004fca:	461c      	mov	r4, r3
 8004fcc:	461f      	mov	r7, r3
 8004fce:	4683      	mov	fp, r0
 8004fd0:	f003 f8a8 	bl	8008124 <_localeconv_r>
 8004fd4:	6803      	ldr	r3, [r0, #0]
 8004fd6:	930d      	str	r3, [sp, #52]	; 0x34
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7fb f969 	bl	80002b0 <strlen>
 8004fde:	9009      	str	r0, [sp, #36]	; 0x24
 8004fe0:	f1bb 0f00 	cmp.w	fp, #0
 8004fe4:	d005      	beq.n	8004ff2 <_vfprintf_r+0x32>
 8004fe6:	f8db 3018 	ldr.w	r3, [fp, #24]
 8004fea:	b913      	cbnz	r3, 8004ff2 <_vfprintf_r+0x32>
 8004fec:	4658      	mov	r0, fp
 8004fee:	f002 fe21 	bl	8007c34 <__sinit>
 8004ff2:	4b99      	ldr	r3, [pc, #612]	; (8005258 <_vfprintf_r+0x298>)
 8004ff4:	4598      	cmp	r8, r3
 8004ff6:	d137      	bne.n	8005068 <_vfprintf_r+0xa8>
 8004ff8:	f8db 8004 	ldr.w	r8, [fp, #4]
 8004ffc:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005000:	07d8      	lsls	r0, r3, #31
 8005002:	d407      	bmi.n	8005014 <_vfprintf_r+0x54>
 8005004:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005008:	0599      	lsls	r1, r3, #22
 800500a:	d403      	bmi.n	8005014 <_vfprintf_r+0x54>
 800500c:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005010:	f003 f898 	bl	8008144 <__retarget_lock_acquire_recursive>
 8005014:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8005018:	049a      	lsls	r2, r3, #18
 800501a:	d409      	bmi.n	8005030 <_vfprintf_r+0x70>
 800501c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005020:	f8a8 300c 	strh.w	r3, [r8, #12]
 8005024:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005028:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800502c:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8005030:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005034:	071e      	lsls	r6, r3, #28
 8005036:	d502      	bpl.n	800503e <_vfprintf_r+0x7e>
 8005038:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800503c:	bb03      	cbnz	r3, 8005080 <_vfprintf_r+0xc0>
 800503e:	4641      	mov	r1, r8
 8005040:	4658      	mov	r0, fp
 8005042:	f001 fdf7 	bl	8006c34 <__swsetup_r>
 8005046:	b1d8      	cbz	r0, 8005080 <_vfprintf_r+0xc0>
 8005048:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800504c:	07dd      	lsls	r5, r3, #31
 800504e:	d407      	bmi.n	8005060 <_vfprintf_r+0xa0>
 8005050:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005054:	059c      	lsls	r4, r3, #22
 8005056:	d403      	bmi.n	8005060 <_vfprintf_r+0xa0>
 8005058:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800505c:	f003 f873 	bl	8008146 <__retarget_lock_release_recursive>
 8005060:	f04f 33ff 	mov.w	r3, #4294967295
 8005064:	930a      	str	r3, [sp, #40]	; 0x28
 8005066:	e026      	b.n	80050b6 <_vfprintf_r+0xf6>
 8005068:	4b7c      	ldr	r3, [pc, #496]	; (800525c <_vfprintf_r+0x29c>)
 800506a:	4598      	cmp	r8, r3
 800506c:	d102      	bne.n	8005074 <_vfprintf_r+0xb4>
 800506e:	f8db 8008 	ldr.w	r8, [fp, #8]
 8005072:	e7c3      	b.n	8004ffc <_vfprintf_r+0x3c>
 8005074:	4b7a      	ldr	r3, [pc, #488]	; (8005260 <_vfprintf_r+0x2a0>)
 8005076:	4598      	cmp	r8, r3
 8005078:	bf08      	it	eq
 800507a:	f8db 800c 	ldreq.w	r8, [fp, #12]
 800507e:	e7bd      	b.n	8004ffc <_vfprintf_r+0x3c>
 8005080:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005084:	f003 021a 	and.w	r2, r3, #26
 8005088:	2a0a      	cmp	r2, #10
 800508a:	d118      	bne.n	80050be <_vfprintf_r+0xfe>
 800508c:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8005090:	2a00      	cmp	r2, #0
 8005092:	db14      	blt.n	80050be <_vfprintf_r+0xfe>
 8005094:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8005098:	07d0      	lsls	r0, r2, #31
 800509a:	d405      	bmi.n	80050a8 <_vfprintf_r+0xe8>
 800509c:	0599      	lsls	r1, r3, #22
 800509e:	d403      	bmi.n	80050a8 <_vfprintf_r+0xe8>
 80050a0:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80050a4:	f003 f84f 	bl	8008146 <__retarget_lock_release_recursive>
 80050a8:	4623      	mov	r3, r4
 80050aa:	462a      	mov	r2, r5
 80050ac:	4641      	mov	r1, r8
 80050ae:	4658      	mov	r0, fp
 80050b0:	f000 ffc2 	bl	8006038 <__sbprintf>
 80050b4:	900a      	str	r0, [sp, #40]	; 0x28
 80050b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80050b8:	b03d      	add	sp, #244	; 0xf4
 80050ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050be:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8005250 <_vfprintf_r+0x290>
 80050c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80050c6:	2300      	movs	r3, #0
 80050c8:	ac2c      	add	r4, sp, #176	; 0xb0
 80050ca:	941f      	str	r4, [sp, #124]	; 0x7c
 80050cc:	9321      	str	r3, [sp, #132]	; 0x84
 80050ce:	9320      	str	r3, [sp, #128]	; 0x80
 80050d0:	9505      	str	r5, [sp, #20]
 80050d2:	9303      	str	r3, [sp, #12]
 80050d4:	9311      	str	r3, [sp, #68]	; 0x44
 80050d6:	9310      	str	r3, [sp, #64]	; 0x40
 80050d8:	930a      	str	r3, [sp, #40]	; 0x28
 80050da:	9d05      	ldr	r5, [sp, #20]
 80050dc:	462b      	mov	r3, r5
 80050de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050e2:	b112      	cbz	r2, 80050ea <_vfprintf_r+0x12a>
 80050e4:	2a25      	cmp	r2, #37	; 0x25
 80050e6:	f040 8083 	bne.w	80051f0 <_vfprintf_r+0x230>
 80050ea:	9b05      	ldr	r3, [sp, #20]
 80050ec:	1aee      	subs	r6, r5, r3
 80050ee:	d00d      	beq.n	800510c <_vfprintf_r+0x14c>
 80050f0:	e884 0048 	stmia.w	r4, {r3, r6}
 80050f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050f6:	4433      	add	r3, r6
 80050f8:	9321      	str	r3, [sp, #132]	; 0x84
 80050fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050fc:	3301      	adds	r3, #1
 80050fe:	2b07      	cmp	r3, #7
 8005100:	9320      	str	r3, [sp, #128]	; 0x80
 8005102:	dc77      	bgt.n	80051f4 <_vfprintf_r+0x234>
 8005104:	3408      	adds	r4, #8
 8005106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005108:	4433      	add	r3, r6
 800510a:	930a      	str	r3, [sp, #40]	; 0x28
 800510c:	782b      	ldrb	r3, [r5, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 8739 	beq.w	8005f86 <_vfprintf_r+0xfc6>
 8005114:	2300      	movs	r3, #0
 8005116:	1c69      	adds	r1, r5, #1
 8005118:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800511c:	461a      	mov	r2, r3
 800511e:	f04f 3aff 	mov.w	sl, #4294967295
 8005122:	930b      	str	r3, [sp, #44]	; 0x2c
 8005124:	461d      	mov	r5, r3
 8005126:	200a      	movs	r0, #10
 8005128:	1c4e      	adds	r6, r1, #1
 800512a:	7809      	ldrb	r1, [r1, #0]
 800512c:	9605      	str	r6, [sp, #20]
 800512e:	9102      	str	r1, [sp, #8]
 8005130:	9902      	ldr	r1, [sp, #8]
 8005132:	3920      	subs	r1, #32
 8005134:	2958      	cmp	r1, #88	; 0x58
 8005136:	f200 841d 	bhi.w	8005974 <_vfprintf_r+0x9b4>
 800513a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800513e:	00b3      	.short	0x00b3
 8005140:	041b041b 	.word	0x041b041b
 8005144:	041b00b8 	.word	0x041b00b8
 8005148:	041b041b 	.word	0x041b041b
 800514c:	041b041b 	.word	0x041b041b
 8005150:	00bb041b 	.word	0x00bb041b
 8005154:	041b0065 	.word	0x041b0065
 8005158:	00c700c4 	.word	0x00c700c4
 800515c:	00e4041b 	.word	0x00e4041b
 8005160:	00e700e7 	.word	0x00e700e7
 8005164:	00e700e7 	.word	0x00e700e7
 8005168:	00e700e7 	.word	0x00e700e7
 800516c:	00e700e7 	.word	0x00e700e7
 8005170:	041b00e7 	.word	0x041b00e7
 8005174:	041b041b 	.word	0x041b041b
 8005178:	041b041b 	.word	0x041b041b
 800517c:	041b041b 	.word	0x041b041b
 8005180:	041b041b 	.word	0x041b041b
 8005184:	011b041b 	.word	0x011b041b
 8005188:	041b0131 	.word	0x041b0131
 800518c:	041b0131 	.word	0x041b0131
 8005190:	041b041b 	.word	0x041b041b
 8005194:	00fa041b 	.word	0x00fa041b
 8005198:	041b041b 	.word	0x041b041b
 800519c:	041b0346 	.word	0x041b0346
 80051a0:	041b041b 	.word	0x041b041b
 80051a4:	041b041b 	.word	0x041b041b
 80051a8:	041b03ad 	.word	0x041b03ad
 80051ac:	0093041b 	.word	0x0093041b
 80051b0:	041b041b 	.word	0x041b041b
 80051b4:	041b041b 	.word	0x041b041b
 80051b8:	041b041b 	.word	0x041b041b
 80051bc:	041b041b 	.word	0x041b041b
 80051c0:	041b041b 	.word	0x041b041b
 80051c4:	006b010d 	.word	0x006b010d
 80051c8:	01310131 	.word	0x01310131
 80051cc:	00fd0131 	.word	0x00fd0131
 80051d0:	041b006b 	.word	0x041b006b
 80051d4:	0100041b 	.word	0x0100041b
 80051d8:	0328041b 	.word	0x0328041b
 80051dc:	037c0348 	.word	0x037c0348
 80051e0:	041b0107 	.word	0x041b0107
 80051e4:	041b038d 	.word	0x041b038d
 80051e8:	041b03af 	.word	0x041b03af
 80051ec:	03c7041b 	.word	0x03c7041b
 80051f0:	461d      	mov	r5, r3
 80051f2:	e773      	b.n	80050dc <_vfprintf_r+0x11c>
 80051f4:	aa1f      	add	r2, sp, #124	; 0x7c
 80051f6:	4641      	mov	r1, r8
 80051f8:	4658      	mov	r0, fp
 80051fa:	f006 f90d 	bl	800b418 <__sprint_r>
 80051fe:	2800      	cmp	r0, #0
 8005200:	f040 8699 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005204:	ac2c      	add	r4, sp, #176	; 0xb0
 8005206:	e77e      	b.n	8005106 <_vfprintf_r+0x146>
 8005208:	2301      	movs	r3, #1
 800520a:	222b      	movs	r2, #43	; 0x2b
 800520c:	9905      	ldr	r1, [sp, #20]
 800520e:	e78b      	b.n	8005128 <_vfprintf_r+0x168>
 8005210:	460f      	mov	r7, r1
 8005212:	e7fb      	b.n	800520c <_vfprintf_r+0x24c>
 8005214:	b10b      	cbz	r3, 800521a <_vfprintf_r+0x25a>
 8005216:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800521a:	06aa      	lsls	r2, r5, #26
 800521c:	f140 80b0 	bpl.w	8005380 <_vfprintf_r+0x3c0>
 8005220:	3707      	adds	r7, #7
 8005222:	f027 0707 	bic.w	r7, r7, #7
 8005226:	f107 0308 	add.w	r3, r7, #8
 800522a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800522e:	9304      	str	r3, [sp, #16]
 8005230:	2e00      	cmp	r6, #0
 8005232:	f177 0300 	sbcs.w	r3, r7, #0
 8005236:	da06      	bge.n	8005246 <_vfprintf_r+0x286>
 8005238:	4276      	negs	r6, r6
 800523a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800523e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005242:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005246:	2301      	movs	r3, #1
 8005248:	e2d0      	b.n	80057ec <_vfprintf_r+0x82c>
 800524a:	bf00      	nop
 800524c:	f3af 8000 	nop.w
	...
 8005258:	0800c7c4 	.word	0x0800c7c4
 800525c:	0800c7e4 	.word	0x0800c7e4
 8005260:	0800c7a4 	.word	0x0800c7a4
 8005264:	b10b      	cbz	r3, 800526a <_vfprintf_r+0x2aa>
 8005266:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800526a:	4ba2      	ldr	r3, [pc, #648]	; (80054f4 <_vfprintf_r+0x534>)
 800526c:	9311      	str	r3, [sp, #68]	; 0x44
 800526e:	06a9      	lsls	r1, r5, #26
 8005270:	f140 8331 	bpl.w	80058d6 <_vfprintf_r+0x916>
 8005274:	3707      	adds	r7, #7
 8005276:	f027 0707 	bic.w	r7, r7, #7
 800527a:	f107 0308 	add.w	r3, r7, #8
 800527e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005282:	9304      	str	r3, [sp, #16]
 8005284:	07eb      	lsls	r3, r5, #31
 8005286:	d50b      	bpl.n	80052a0 <_vfprintf_r+0x2e0>
 8005288:	ea56 0307 	orrs.w	r3, r6, r7
 800528c:	d008      	beq.n	80052a0 <_vfprintf_r+0x2e0>
 800528e:	2330      	movs	r3, #48	; 0x30
 8005290:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005294:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005298:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800529c:	f045 0502 	orr.w	r5, r5, #2
 80052a0:	2302      	movs	r3, #2
 80052a2:	e2a0      	b.n	80057e6 <_vfprintf_r+0x826>
 80052a4:	2a00      	cmp	r2, #0
 80052a6:	d1b1      	bne.n	800520c <_vfprintf_r+0x24c>
 80052a8:	2301      	movs	r3, #1
 80052aa:	2220      	movs	r2, #32
 80052ac:	e7ae      	b.n	800520c <_vfprintf_r+0x24c>
 80052ae:	f045 0501 	orr.w	r5, r5, #1
 80052b2:	e7ab      	b.n	800520c <_vfprintf_r+0x24c>
 80052b4:	683e      	ldr	r6, [r7, #0]
 80052b6:	960b      	str	r6, [sp, #44]	; 0x2c
 80052b8:	2e00      	cmp	r6, #0
 80052ba:	f107 0104 	add.w	r1, r7, #4
 80052be:	daa7      	bge.n	8005210 <_vfprintf_r+0x250>
 80052c0:	4276      	negs	r6, r6
 80052c2:	960b      	str	r6, [sp, #44]	; 0x2c
 80052c4:	460f      	mov	r7, r1
 80052c6:	f045 0504 	orr.w	r5, r5, #4
 80052ca:	e79f      	b.n	800520c <_vfprintf_r+0x24c>
 80052cc:	9905      	ldr	r1, [sp, #20]
 80052ce:	1c4e      	adds	r6, r1, #1
 80052d0:	7809      	ldrb	r1, [r1, #0]
 80052d2:	9102      	str	r1, [sp, #8]
 80052d4:	292a      	cmp	r1, #42	; 0x2a
 80052d6:	d010      	beq.n	80052fa <_vfprintf_r+0x33a>
 80052d8:	f04f 0a00 	mov.w	sl, #0
 80052dc:	9605      	str	r6, [sp, #20]
 80052de:	9902      	ldr	r1, [sp, #8]
 80052e0:	3930      	subs	r1, #48	; 0x30
 80052e2:	2909      	cmp	r1, #9
 80052e4:	f63f af24 	bhi.w	8005130 <_vfprintf_r+0x170>
 80052e8:	fb00 1a0a 	mla	sl, r0, sl, r1
 80052ec:	9905      	ldr	r1, [sp, #20]
 80052ee:	460e      	mov	r6, r1
 80052f0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80052f4:	9102      	str	r1, [sp, #8]
 80052f6:	9605      	str	r6, [sp, #20]
 80052f8:	e7f1      	b.n	80052de <_vfprintf_r+0x31e>
 80052fa:	6839      	ldr	r1, [r7, #0]
 80052fc:	9605      	str	r6, [sp, #20]
 80052fe:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8005302:	3704      	adds	r7, #4
 8005304:	e782      	b.n	800520c <_vfprintf_r+0x24c>
 8005306:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800530a:	e77f      	b.n	800520c <_vfprintf_r+0x24c>
 800530c:	2100      	movs	r1, #0
 800530e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005310:	9902      	ldr	r1, [sp, #8]
 8005312:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005314:	3930      	subs	r1, #48	; 0x30
 8005316:	fb00 1106 	mla	r1, r0, r6, r1
 800531a:	910b      	str	r1, [sp, #44]	; 0x2c
 800531c:	9905      	ldr	r1, [sp, #20]
 800531e:	460e      	mov	r6, r1
 8005320:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005324:	9102      	str	r1, [sp, #8]
 8005326:	9902      	ldr	r1, [sp, #8]
 8005328:	9605      	str	r6, [sp, #20]
 800532a:	3930      	subs	r1, #48	; 0x30
 800532c:	2909      	cmp	r1, #9
 800532e:	d9ef      	bls.n	8005310 <_vfprintf_r+0x350>
 8005330:	e6fe      	b.n	8005130 <_vfprintf_r+0x170>
 8005332:	f045 0508 	orr.w	r5, r5, #8
 8005336:	e769      	b.n	800520c <_vfprintf_r+0x24c>
 8005338:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800533c:	e766      	b.n	800520c <_vfprintf_r+0x24c>
 800533e:	9905      	ldr	r1, [sp, #20]
 8005340:	7809      	ldrb	r1, [r1, #0]
 8005342:	296c      	cmp	r1, #108	; 0x6c
 8005344:	d105      	bne.n	8005352 <_vfprintf_r+0x392>
 8005346:	9905      	ldr	r1, [sp, #20]
 8005348:	3101      	adds	r1, #1
 800534a:	9105      	str	r1, [sp, #20]
 800534c:	f045 0520 	orr.w	r5, r5, #32
 8005350:	e75c      	b.n	800520c <_vfprintf_r+0x24c>
 8005352:	f045 0510 	orr.w	r5, r5, #16
 8005356:	e759      	b.n	800520c <_vfprintf_r+0x24c>
 8005358:	1d3b      	adds	r3, r7, #4
 800535a:	9304      	str	r3, [sp, #16]
 800535c:	2600      	movs	r6, #0
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005364:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005368:	f04f 0a01 	mov.w	sl, #1
 800536c:	9608      	str	r6, [sp, #32]
 800536e:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8005372:	e11e      	b.n	80055b2 <_vfprintf_r+0x5f2>
 8005374:	b10b      	cbz	r3, 800537a <_vfprintf_r+0x3ba>
 8005376:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800537a:	f045 0510 	orr.w	r5, r5, #16
 800537e:	e74c      	b.n	800521a <_vfprintf_r+0x25a>
 8005380:	f015 0f10 	tst.w	r5, #16
 8005384:	f107 0304 	add.w	r3, r7, #4
 8005388:	d003      	beq.n	8005392 <_vfprintf_r+0x3d2>
 800538a:	683e      	ldr	r6, [r7, #0]
 800538c:	9304      	str	r3, [sp, #16]
 800538e:	17f7      	asrs	r7, r6, #31
 8005390:	e74e      	b.n	8005230 <_vfprintf_r+0x270>
 8005392:	683e      	ldr	r6, [r7, #0]
 8005394:	9304      	str	r3, [sp, #16]
 8005396:	f015 0f40 	tst.w	r5, #64	; 0x40
 800539a:	bf18      	it	ne
 800539c:	b236      	sxthne	r6, r6
 800539e:	e7f6      	b.n	800538e <_vfprintf_r+0x3ce>
 80053a0:	b10b      	cbz	r3, 80053a6 <_vfprintf_r+0x3e6>
 80053a2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80053a6:	3707      	adds	r7, #7
 80053a8:	f027 0707 	bic.w	r7, r7, #7
 80053ac:	f107 0308 	add.w	r3, r7, #8
 80053b0:	9304      	str	r3, [sp, #16]
 80053b2:	ed97 7b00 	vldr	d7, [r7]
 80053b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80053ba:	9b06      	ldr	r3, [sp, #24]
 80053bc:	9312      	str	r3, [sp, #72]	; 0x48
 80053be:	9b07      	ldr	r3, [sp, #28]
 80053c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80053c6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ca:	4b4b      	ldr	r3, [pc, #300]	; (80054f8 <_vfprintf_r+0x538>)
 80053cc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80053d0:	f7fb fbc8 	bl	8000b64 <__aeabi_dcmpun>
 80053d4:	2800      	cmp	r0, #0
 80053d6:	f040 85e3 	bne.w	8005fa0 <_vfprintf_r+0xfe0>
 80053da:	f04f 32ff 	mov.w	r2, #4294967295
 80053de:	4b46      	ldr	r3, [pc, #280]	; (80054f8 <_vfprintf_r+0x538>)
 80053e0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80053e4:	f7fb fba0 	bl	8000b28 <__aeabi_dcmple>
 80053e8:	2800      	cmp	r0, #0
 80053ea:	f040 85d9 	bne.w	8005fa0 <_vfprintf_r+0xfe0>
 80053ee:	2200      	movs	r2, #0
 80053f0:	2300      	movs	r3, #0
 80053f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053f6:	f7fb fb8d 	bl	8000b14 <__aeabi_dcmplt>
 80053fa:	b110      	cbz	r0, 8005402 <_vfprintf_r+0x442>
 80053fc:	232d      	movs	r3, #45	; 0x2d
 80053fe:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005402:	4b3e      	ldr	r3, [pc, #248]	; (80054fc <_vfprintf_r+0x53c>)
 8005404:	4a3e      	ldr	r2, [pc, #248]	; (8005500 <_vfprintf_r+0x540>)
 8005406:	9902      	ldr	r1, [sp, #8]
 8005408:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800540c:	2947      	cmp	r1, #71	; 0x47
 800540e:	bfcc      	ite	gt
 8005410:	4691      	movgt	r9, r2
 8005412:	4699      	movle	r9, r3
 8005414:	f04f 0a03 	mov.w	sl, #3
 8005418:	2600      	movs	r6, #0
 800541a:	9608      	str	r6, [sp, #32]
 800541c:	e0c9      	b.n	80055b2 <_vfprintf_r+0x5f2>
 800541e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005422:	d022      	beq.n	800546a <_vfprintf_r+0x4aa>
 8005424:	9b02      	ldr	r3, [sp, #8]
 8005426:	f023 0320 	bic.w	r3, r3, #32
 800542a:	2b47      	cmp	r3, #71	; 0x47
 800542c:	d104      	bne.n	8005438 <_vfprintf_r+0x478>
 800542e:	f1ba 0f00 	cmp.w	sl, #0
 8005432:	bf08      	it	eq
 8005434:	f04f 0a01 	moveq.w	sl, #1
 8005438:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800543c:	9314      	str	r3, [sp, #80]	; 0x50
 800543e:	9b07      	ldr	r3, [sp, #28]
 8005440:	2b00      	cmp	r3, #0
 8005442:	da15      	bge.n	8005470 <_vfprintf_r+0x4b0>
 8005444:	9b06      	ldr	r3, [sp, #24]
 8005446:	930e      	str	r3, [sp, #56]	; 0x38
 8005448:	9b07      	ldr	r3, [sp, #28]
 800544a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800544e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005450:	232d      	movs	r3, #45	; 0x2d
 8005452:	930c      	str	r3, [sp, #48]	; 0x30
 8005454:	9b02      	ldr	r3, [sp, #8]
 8005456:	f023 0720 	bic.w	r7, r3, #32
 800545a:	2f46      	cmp	r7, #70	; 0x46
 800545c:	d00e      	beq.n	800547c <_vfprintf_r+0x4bc>
 800545e:	2f45      	cmp	r7, #69	; 0x45
 8005460:	d146      	bne.n	80054f0 <_vfprintf_r+0x530>
 8005462:	f10a 0601 	add.w	r6, sl, #1
 8005466:	2102      	movs	r1, #2
 8005468:	e00a      	b.n	8005480 <_vfprintf_r+0x4c0>
 800546a:	f04f 0a06 	mov.w	sl, #6
 800546e:	e7e3      	b.n	8005438 <_vfprintf_r+0x478>
 8005470:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005474:	2300      	movs	r3, #0
 8005476:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800547a:	e7ea      	b.n	8005452 <_vfprintf_r+0x492>
 800547c:	4656      	mov	r6, sl
 800547e:	2103      	movs	r1, #3
 8005480:	ab1d      	add	r3, sp, #116	; 0x74
 8005482:	9301      	str	r3, [sp, #4]
 8005484:	ab1a      	add	r3, sp, #104	; 0x68
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	4632      	mov	r2, r6
 800548a:	ab19      	add	r3, sp, #100	; 0x64
 800548c:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8005490:	4658      	mov	r0, fp
 8005492:	f001 fcc9 	bl	8006e28 <_dtoa_r>
 8005496:	2f47      	cmp	r7, #71	; 0x47
 8005498:	4681      	mov	r9, r0
 800549a:	d102      	bne.n	80054a2 <_vfprintf_r+0x4e2>
 800549c:	07eb      	lsls	r3, r5, #31
 800549e:	f140 858c 	bpl.w	8005fba <_vfprintf_r+0xffa>
 80054a2:	eb09 0306 	add.w	r3, r9, r6
 80054a6:	2f46      	cmp	r7, #70	; 0x46
 80054a8:	9303      	str	r3, [sp, #12]
 80054aa:	d111      	bne.n	80054d0 <_vfprintf_r+0x510>
 80054ac:	f899 3000 	ldrb.w	r3, [r9]
 80054b0:	2b30      	cmp	r3, #48	; 0x30
 80054b2:	d109      	bne.n	80054c8 <_vfprintf_r+0x508>
 80054b4:	2200      	movs	r2, #0
 80054b6:	2300      	movs	r3, #0
 80054b8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80054bc:	f7fb fb20 	bl	8000b00 <__aeabi_dcmpeq>
 80054c0:	b910      	cbnz	r0, 80054c8 <_vfprintf_r+0x508>
 80054c2:	f1c6 0601 	rsb	r6, r6, #1
 80054c6:	9619      	str	r6, [sp, #100]	; 0x64
 80054c8:	9a03      	ldr	r2, [sp, #12]
 80054ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054cc:	441a      	add	r2, r3
 80054ce:	9203      	str	r2, [sp, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	2300      	movs	r3, #0
 80054d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80054d8:	f7fb fb12 	bl	8000b00 <__aeabi_dcmpeq>
 80054dc:	b990      	cbnz	r0, 8005504 <_vfprintf_r+0x544>
 80054de:	2230      	movs	r2, #48	; 0x30
 80054e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80054e2:	9903      	ldr	r1, [sp, #12]
 80054e4:	4299      	cmp	r1, r3
 80054e6:	d90f      	bls.n	8005508 <_vfprintf_r+0x548>
 80054e8:	1c59      	adds	r1, r3, #1
 80054ea:	911d      	str	r1, [sp, #116]	; 0x74
 80054ec:	701a      	strb	r2, [r3, #0]
 80054ee:	e7f7      	b.n	80054e0 <_vfprintf_r+0x520>
 80054f0:	4656      	mov	r6, sl
 80054f2:	e7b8      	b.n	8005466 <_vfprintf_r+0x4a6>
 80054f4:	0800c728 	.word	0x0800c728
 80054f8:	7fefffff 	.word	0x7fefffff
 80054fc:	0800c718 	.word	0x0800c718
 8005500:	0800c71c 	.word	0x0800c71c
 8005504:	9b03      	ldr	r3, [sp, #12]
 8005506:	931d      	str	r3, [sp, #116]	; 0x74
 8005508:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800550a:	2f47      	cmp	r7, #71	; 0x47
 800550c:	eba3 0309 	sub.w	r3, r3, r9
 8005510:	9303      	str	r3, [sp, #12]
 8005512:	f040 80f8 	bne.w	8005706 <_vfprintf_r+0x746>
 8005516:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005518:	1cdf      	adds	r7, r3, #3
 800551a:	db02      	blt.n	8005522 <_vfprintf_r+0x562>
 800551c:	459a      	cmp	sl, r3
 800551e:	f280 811f 	bge.w	8005760 <_vfprintf_r+0x7a0>
 8005522:	9b02      	ldr	r3, [sp, #8]
 8005524:	3b02      	subs	r3, #2
 8005526:	9302      	str	r3, [sp, #8]
 8005528:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800552a:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800552e:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8005532:	1e53      	subs	r3, r2, #1
 8005534:	2b00      	cmp	r3, #0
 8005536:	9319      	str	r3, [sp, #100]	; 0x64
 8005538:	bfb6      	itet	lt
 800553a:	f1c2 0301 	rsblt	r3, r2, #1
 800553e:	222b      	movge	r2, #43	; 0x2b
 8005540:	222d      	movlt	r2, #45	; 0x2d
 8005542:	2b09      	cmp	r3, #9
 8005544:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005548:	f340 80fa 	ble.w	8005740 <_vfprintf_r+0x780>
 800554c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005550:	260a      	movs	r6, #10
 8005552:	fb93 f0f6 	sdiv	r0, r3, r6
 8005556:	fb06 3310 	mls	r3, r6, r0, r3
 800555a:	3330      	adds	r3, #48	; 0x30
 800555c:	2809      	cmp	r0, #9
 800555e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005562:	f102 31ff 	add.w	r1, r2, #4294967295
 8005566:	4603      	mov	r3, r0
 8005568:	f300 80e3 	bgt.w	8005732 <_vfprintf_r+0x772>
 800556c:	3330      	adds	r3, #48	; 0x30
 800556e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8005572:	3a02      	subs	r2, #2
 8005574:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8005578:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800557c:	4282      	cmp	r2, r0
 800557e:	4619      	mov	r1, r3
 8005580:	f0c0 80d9 	bcc.w	8005736 <_vfprintf_r+0x776>
 8005584:	9a03      	ldr	r2, [sp, #12]
 8005586:	ab1b      	add	r3, sp, #108	; 0x6c
 8005588:	1acb      	subs	r3, r1, r3
 800558a:	2a01      	cmp	r2, #1
 800558c:	9310      	str	r3, [sp, #64]	; 0x40
 800558e:	eb03 0a02 	add.w	sl, r3, r2
 8005592:	dc03      	bgt.n	800559c <_vfprintf_r+0x5dc>
 8005594:	f015 0301 	ands.w	r3, r5, #1
 8005598:	9308      	str	r3, [sp, #32]
 800559a:	d003      	beq.n	80055a4 <_vfprintf_r+0x5e4>
 800559c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800559e:	449a      	add	sl, r3
 80055a0:	2300      	movs	r3, #0
 80055a2:	9308      	str	r3, [sp, #32]
 80055a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055a6:	b113      	cbz	r3, 80055ae <_vfprintf_r+0x5ee>
 80055a8:	232d      	movs	r3, #45	; 0x2d
 80055aa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80055ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80055b0:	2600      	movs	r6, #0
 80055b2:	4556      	cmp	r6, sl
 80055b4:	4633      	mov	r3, r6
 80055b6:	bfb8      	it	lt
 80055b8:	4653      	movlt	r3, sl
 80055ba:	930c      	str	r3, [sp, #48]	; 0x30
 80055bc:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80055c0:	b113      	cbz	r3, 80055c8 <_vfprintf_r+0x608>
 80055c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055c4:	3301      	adds	r3, #1
 80055c6:	930c      	str	r3, [sp, #48]	; 0x30
 80055c8:	f015 0302 	ands.w	r3, r5, #2
 80055cc:	9314      	str	r3, [sp, #80]	; 0x50
 80055ce:	bf1e      	ittt	ne
 80055d0:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 80055d2:	3302      	addne	r3, #2
 80055d4:	930c      	strne	r3, [sp, #48]	; 0x30
 80055d6:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80055da:	9315      	str	r3, [sp, #84]	; 0x54
 80055dc:	d114      	bne.n	8005608 <_vfprintf_r+0x648>
 80055de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055e2:	1a9f      	subs	r7, r3, r2
 80055e4:	2f00      	cmp	r7, #0
 80055e6:	dd0f      	ble.n	8005608 <_vfprintf_r+0x648>
 80055e8:	4ba8      	ldr	r3, [pc, #672]	; (800588c <_vfprintf_r+0x8cc>)
 80055ea:	6023      	str	r3, [r4, #0]
 80055ec:	2f10      	cmp	r7, #16
 80055ee:	f300 81d3 	bgt.w	8005998 <_vfprintf_r+0x9d8>
 80055f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055f4:	6067      	str	r7, [r4, #4]
 80055f6:	441f      	add	r7, r3
 80055f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055fa:	9721      	str	r7, [sp, #132]	; 0x84
 80055fc:	3301      	adds	r3, #1
 80055fe:	2b07      	cmp	r3, #7
 8005600:	9320      	str	r3, [sp, #128]	; 0x80
 8005602:	f300 81e0 	bgt.w	80059c6 <_vfprintf_r+0xa06>
 8005606:	3408      	adds	r4, #8
 8005608:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800560c:	b173      	cbz	r3, 800562c <_vfprintf_r+0x66c>
 800560e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8005612:	6023      	str	r3, [r4, #0]
 8005614:	2301      	movs	r3, #1
 8005616:	6063      	str	r3, [r4, #4]
 8005618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800561a:	3301      	adds	r3, #1
 800561c:	9321      	str	r3, [sp, #132]	; 0x84
 800561e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005620:	3301      	adds	r3, #1
 8005622:	2b07      	cmp	r3, #7
 8005624:	9320      	str	r3, [sp, #128]	; 0x80
 8005626:	f300 81d8 	bgt.w	80059da <_vfprintf_r+0xa1a>
 800562a:	3408      	adds	r4, #8
 800562c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800562e:	b16b      	cbz	r3, 800564c <_vfprintf_r+0x68c>
 8005630:	ab18      	add	r3, sp, #96	; 0x60
 8005632:	6023      	str	r3, [r4, #0]
 8005634:	2302      	movs	r3, #2
 8005636:	6063      	str	r3, [r4, #4]
 8005638:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800563a:	3302      	adds	r3, #2
 800563c:	9321      	str	r3, [sp, #132]	; 0x84
 800563e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005640:	3301      	adds	r3, #1
 8005642:	2b07      	cmp	r3, #7
 8005644:	9320      	str	r3, [sp, #128]	; 0x80
 8005646:	f300 81d2 	bgt.w	80059ee <_vfprintf_r+0xa2e>
 800564a:	3408      	adds	r4, #8
 800564c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800564e:	2b80      	cmp	r3, #128	; 0x80
 8005650:	d114      	bne.n	800567c <_vfprintf_r+0x6bc>
 8005652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005654:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005656:	1a9f      	subs	r7, r3, r2
 8005658:	2f00      	cmp	r7, #0
 800565a:	dd0f      	ble.n	800567c <_vfprintf_r+0x6bc>
 800565c:	4b8c      	ldr	r3, [pc, #560]	; (8005890 <_vfprintf_r+0x8d0>)
 800565e:	6023      	str	r3, [r4, #0]
 8005660:	2f10      	cmp	r7, #16
 8005662:	f300 81ce 	bgt.w	8005a02 <_vfprintf_r+0xa42>
 8005666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005668:	6067      	str	r7, [r4, #4]
 800566a:	441f      	add	r7, r3
 800566c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800566e:	9721      	str	r7, [sp, #132]	; 0x84
 8005670:	3301      	adds	r3, #1
 8005672:	2b07      	cmp	r3, #7
 8005674:	9320      	str	r3, [sp, #128]	; 0x80
 8005676:	f300 81dd 	bgt.w	8005a34 <_vfprintf_r+0xa74>
 800567a:	3408      	adds	r4, #8
 800567c:	eba6 060a 	sub.w	r6, r6, sl
 8005680:	2e00      	cmp	r6, #0
 8005682:	dd0f      	ble.n	80056a4 <_vfprintf_r+0x6e4>
 8005684:	4f82      	ldr	r7, [pc, #520]	; (8005890 <_vfprintf_r+0x8d0>)
 8005686:	6027      	str	r7, [r4, #0]
 8005688:	2e10      	cmp	r6, #16
 800568a:	f300 81dd 	bgt.w	8005a48 <_vfprintf_r+0xa88>
 800568e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005690:	9821      	ldr	r0, [sp, #132]	; 0x84
 8005692:	6066      	str	r6, [r4, #4]
 8005694:	3301      	adds	r3, #1
 8005696:	4406      	add	r6, r0
 8005698:	2b07      	cmp	r3, #7
 800569a:	9621      	str	r6, [sp, #132]	; 0x84
 800569c:	9320      	str	r3, [sp, #128]	; 0x80
 800569e:	f300 81ea 	bgt.w	8005a76 <_vfprintf_r+0xab6>
 80056a2:	3408      	adds	r4, #8
 80056a4:	05e9      	lsls	r1, r5, #23
 80056a6:	f100 81f0 	bmi.w	8005a8a <_vfprintf_r+0xaca>
 80056aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ac:	e884 0600 	stmia.w	r4, {r9, sl}
 80056b0:	4453      	add	r3, sl
 80056b2:	9321      	str	r3, [sp, #132]	; 0x84
 80056b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80056b6:	3301      	adds	r3, #1
 80056b8:	2b07      	cmp	r3, #7
 80056ba:	9320      	str	r3, [sp, #128]	; 0x80
 80056bc:	f340 841b 	ble.w	8005ef6 <_vfprintf_r+0xf36>
 80056c0:	aa1f      	add	r2, sp, #124	; 0x7c
 80056c2:	4641      	mov	r1, r8
 80056c4:	4658      	mov	r0, fp
 80056c6:	f005 fea7 	bl	800b418 <__sprint_r>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	f040 8433 	bne.w	8005f36 <_vfprintf_r+0xf76>
 80056d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80056d2:	0768      	lsls	r0, r5, #29
 80056d4:	f100 8412 	bmi.w	8005efc <_vfprintf_r+0xf3c>
 80056d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80056de:	428a      	cmp	r2, r1
 80056e0:	bfac      	ite	ge
 80056e2:	189b      	addge	r3, r3, r2
 80056e4:	185b      	addlt	r3, r3, r1
 80056e6:	930a      	str	r3, [sp, #40]	; 0x28
 80056e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ea:	b13b      	cbz	r3, 80056fc <_vfprintf_r+0x73c>
 80056ec:	aa1f      	add	r2, sp, #124	; 0x7c
 80056ee:	4641      	mov	r1, r8
 80056f0:	4658      	mov	r0, fp
 80056f2:	f005 fe91 	bl	800b418 <__sprint_r>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	f040 841d 	bne.w	8005f36 <_vfprintf_r+0xf76>
 80056fc:	2300      	movs	r3, #0
 80056fe:	9320      	str	r3, [sp, #128]	; 0x80
 8005700:	9f04      	ldr	r7, [sp, #16]
 8005702:	ac2c      	add	r4, sp, #176	; 0xb0
 8005704:	e4e9      	b.n	80050da <_vfprintf_r+0x11a>
 8005706:	9b02      	ldr	r3, [sp, #8]
 8005708:	2b65      	cmp	r3, #101	; 0x65
 800570a:	f77f af0d 	ble.w	8005528 <_vfprintf_r+0x568>
 800570e:	9b02      	ldr	r3, [sp, #8]
 8005710:	2b66      	cmp	r3, #102	; 0x66
 8005712:	d125      	bne.n	8005760 <_vfprintf_r+0x7a0>
 8005714:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005716:	2b00      	cmp	r3, #0
 8005718:	dd1a      	ble.n	8005750 <_vfprintf_r+0x790>
 800571a:	f1ba 0f00 	cmp.w	sl, #0
 800571e:	d101      	bne.n	8005724 <_vfprintf_r+0x764>
 8005720:	07ee      	lsls	r6, r5, #31
 8005722:	d502      	bpl.n	800572a <_vfprintf_r+0x76a>
 8005724:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005726:	4413      	add	r3, r2
 8005728:	4453      	add	r3, sl
 800572a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800572c:	9208      	str	r2, [sp, #32]
 800572e:	469a      	mov	sl, r3
 8005730:	e738      	b.n	80055a4 <_vfprintf_r+0x5e4>
 8005732:	460a      	mov	r2, r1
 8005734:	e70d      	b.n	8005552 <_vfprintf_r+0x592>
 8005736:	f812 1b01 	ldrb.w	r1, [r2], #1
 800573a:	f803 1b01 	strb.w	r1, [r3], #1
 800573e:	e71d      	b.n	800557c <_vfprintf_r+0x5bc>
 8005740:	2230      	movs	r2, #48	; 0x30
 8005742:	4413      	add	r3, r2
 8005744:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8005748:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800574c:	a91c      	add	r1, sp, #112	; 0x70
 800574e:	e719      	b.n	8005584 <_vfprintf_r+0x5c4>
 8005750:	f1ba 0f00 	cmp.w	sl, #0
 8005754:	d101      	bne.n	800575a <_vfprintf_r+0x79a>
 8005756:	07ed      	lsls	r5, r5, #31
 8005758:	d515      	bpl.n	8005786 <_vfprintf_r+0x7c6>
 800575a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800575c:	3301      	adds	r3, #1
 800575e:	e7e3      	b.n	8005728 <_vfprintf_r+0x768>
 8005760:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005762:	9b03      	ldr	r3, [sp, #12]
 8005764:	429a      	cmp	r2, r3
 8005766:	db06      	blt.n	8005776 <_vfprintf_r+0x7b6>
 8005768:	07e8      	lsls	r0, r5, #31
 800576a:	d50e      	bpl.n	800578a <_vfprintf_r+0x7ca>
 800576c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800576e:	4413      	add	r3, r2
 8005770:	2267      	movs	r2, #103	; 0x67
 8005772:	9202      	str	r2, [sp, #8]
 8005774:	e7d9      	b.n	800572a <_vfprintf_r+0x76a>
 8005776:	9b03      	ldr	r3, [sp, #12]
 8005778:	9909      	ldr	r1, [sp, #36]	; 0x24
 800577a:	2a00      	cmp	r2, #0
 800577c:	440b      	add	r3, r1
 800577e:	dcf7      	bgt.n	8005770 <_vfprintf_r+0x7b0>
 8005780:	f1c2 0201 	rsb	r2, r2, #1
 8005784:	e7f3      	b.n	800576e <_vfprintf_r+0x7ae>
 8005786:	2301      	movs	r3, #1
 8005788:	e7cf      	b.n	800572a <_vfprintf_r+0x76a>
 800578a:	4613      	mov	r3, r2
 800578c:	e7f0      	b.n	8005770 <_vfprintf_r+0x7b0>
 800578e:	b10b      	cbz	r3, 8005794 <_vfprintf_r+0x7d4>
 8005790:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005794:	f015 0f20 	tst.w	r5, #32
 8005798:	f107 0304 	add.w	r3, r7, #4
 800579c:	d008      	beq.n	80057b0 <_vfprintf_r+0x7f0>
 800579e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	17ce      	asrs	r6, r1, #31
 80057a4:	4608      	mov	r0, r1
 80057a6:	4631      	mov	r1, r6
 80057a8:	e9c2 0100 	strd	r0, r1, [r2]
 80057ac:	461f      	mov	r7, r3
 80057ae:	e494      	b.n	80050da <_vfprintf_r+0x11a>
 80057b0:	06e9      	lsls	r1, r5, #27
 80057b2:	d503      	bpl.n	80057bc <_vfprintf_r+0x7fc>
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80057b8:	6011      	str	r1, [r2, #0]
 80057ba:	e7f7      	b.n	80057ac <_vfprintf_r+0x7ec>
 80057bc:	066a      	lsls	r2, r5, #25
 80057be:	d5f9      	bpl.n	80057b4 <_vfprintf_r+0x7f4>
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80057c6:	8011      	strh	r1, [r2, #0]
 80057c8:	e7f0      	b.n	80057ac <_vfprintf_r+0x7ec>
 80057ca:	f045 0510 	orr.w	r5, r5, #16
 80057ce:	f015 0320 	ands.w	r3, r5, #32
 80057d2:	d022      	beq.n	800581a <_vfprintf_r+0x85a>
 80057d4:	3707      	adds	r7, #7
 80057d6:	f027 0707 	bic.w	r7, r7, #7
 80057da:	f107 0308 	add.w	r3, r7, #8
 80057de:	e9d7 6700 	ldrd	r6, r7, [r7]
 80057e2:	9304      	str	r3, [sp, #16]
 80057e4:	2300      	movs	r3, #0
 80057e6:	2200      	movs	r2, #0
 80057e8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80057ec:	f1ba 3fff 	cmp.w	sl, #4294967295
 80057f0:	f000 83e8 	beq.w	8005fc4 <_vfprintf_r+0x1004>
 80057f4:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80057f8:	9208      	str	r2, [sp, #32]
 80057fa:	ea56 0207 	orrs.w	r2, r6, r7
 80057fe:	f040 83e6 	bne.w	8005fce <_vfprintf_r+0x100e>
 8005802:	f1ba 0f00 	cmp.w	sl, #0
 8005806:	f000 80a9 	beq.w	800595c <_vfprintf_r+0x99c>
 800580a:	2b01      	cmp	r3, #1
 800580c:	d075      	beq.n	80058fa <_vfprintf_r+0x93a>
 800580e:	2b02      	cmp	r3, #2
 8005810:	f000 8090 	beq.w	8005934 <_vfprintf_r+0x974>
 8005814:	2600      	movs	r6, #0
 8005816:	2700      	movs	r7, #0
 8005818:	e3df      	b.n	8005fda <_vfprintf_r+0x101a>
 800581a:	1d3a      	adds	r2, r7, #4
 800581c:	f015 0110 	ands.w	r1, r5, #16
 8005820:	9204      	str	r2, [sp, #16]
 8005822:	d002      	beq.n	800582a <_vfprintf_r+0x86a>
 8005824:	683e      	ldr	r6, [r7, #0]
 8005826:	2700      	movs	r7, #0
 8005828:	e7dd      	b.n	80057e6 <_vfprintf_r+0x826>
 800582a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800582e:	d0f9      	beq.n	8005824 <_vfprintf_r+0x864>
 8005830:	883e      	ldrh	r6, [r7, #0]
 8005832:	2700      	movs	r7, #0
 8005834:	e7d6      	b.n	80057e4 <_vfprintf_r+0x824>
 8005836:	1d3b      	adds	r3, r7, #4
 8005838:	9304      	str	r3, [sp, #16]
 800583a:	2330      	movs	r3, #48	; 0x30
 800583c:	2278      	movs	r2, #120	; 0x78
 800583e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005842:	4b14      	ldr	r3, [pc, #80]	; (8005894 <_vfprintf_r+0x8d4>)
 8005844:	683e      	ldr	r6, [r7, #0]
 8005846:	9311      	str	r3, [sp, #68]	; 0x44
 8005848:	2700      	movs	r7, #0
 800584a:	f045 0502 	orr.w	r5, r5, #2
 800584e:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8005852:	2302      	movs	r3, #2
 8005854:	9202      	str	r2, [sp, #8]
 8005856:	e7c6      	b.n	80057e6 <_vfprintf_r+0x826>
 8005858:	1d3b      	adds	r3, r7, #4
 800585a:	2600      	movs	r6, #0
 800585c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005860:	9304      	str	r3, [sp, #16]
 8005862:	f8d7 9000 	ldr.w	r9, [r7]
 8005866:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800586a:	d00a      	beq.n	8005882 <_vfprintf_r+0x8c2>
 800586c:	4652      	mov	r2, sl
 800586e:	4631      	mov	r1, r6
 8005870:	4648      	mov	r0, r9
 8005872:	f7fa fccd 	bl	8000210 <memchr>
 8005876:	2800      	cmp	r0, #0
 8005878:	f000 808c 	beq.w	8005994 <_vfprintf_r+0x9d4>
 800587c:	eba0 0a09 	sub.w	sl, r0, r9
 8005880:	e5cb      	b.n	800541a <_vfprintf_r+0x45a>
 8005882:	4648      	mov	r0, r9
 8005884:	f7fa fd14 	bl	80002b0 <strlen>
 8005888:	4682      	mov	sl, r0
 800588a:	e5c6      	b.n	800541a <_vfprintf_r+0x45a>
 800588c:	0800c74c 	.word	0x0800c74c
 8005890:	0800c75c 	.word	0x0800c75c
 8005894:	0800c739 	.word	0x0800c739
 8005898:	f045 0510 	orr.w	r5, r5, #16
 800589c:	06ae      	lsls	r6, r5, #26
 800589e:	d509      	bpl.n	80058b4 <_vfprintf_r+0x8f4>
 80058a0:	3707      	adds	r7, #7
 80058a2:	f027 0707 	bic.w	r7, r7, #7
 80058a6:	f107 0308 	add.w	r3, r7, #8
 80058aa:	e9d7 6700 	ldrd	r6, r7, [r7]
 80058ae:	9304      	str	r3, [sp, #16]
 80058b0:	2301      	movs	r3, #1
 80058b2:	e798      	b.n	80057e6 <_vfprintf_r+0x826>
 80058b4:	1d3b      	adds	r3, r7, #4
 80058b6:	f015 0f10 	tst.w	r5, #16
 80058ba:	9304      	str	r3, [sp, #16]
 80058bc:	d001      	beq.n	80058c2 <_vfprintf_r+0x902>
 80058be:	683e      	ldr	r6, [r7, #0]
 80058c0:	e002      	b.n	80058c8 <_vfprintf_r+0x908>
 80058c2:	0668      	lsls	r0, r5, #25
 80058c4:	d5fb      	bpl.n	80058be <_vfprintf_r+0x8fe>
 80058c6:	883e      	ldrh	r6, [r7, #0]
 80058c8:	2700      	movs	r7, #0
 80058ca:	e7f1      	b.n	80058b0 <_vfprintf_r+0x8f0>
 80058cc:	b10b      	cbz	r3, 80058d2 <_vfprintf_r+0x912>
 80058ce:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80058d2:	4ba2      	ldr	r3, [pc, #648]	; (8005b5c <_vfprintf_r+0xb9c>)
 80058d4:	e4ca      	b.n	800526c <_vfprintf_r+0x2ac>
 80058d6:	1d3b      	adds	r3, r7, #4
 80058d8:	f015 0f10 	tst.w	r5, #16
 80058dc:	9304      	str	r3, [sp, #16]
 80058de:	d001      	beq.n	80058e4 <_vfprintf_r+0x924>
 80058e0:	683e      	ldr	r6, [r7, #0]
 80058e2:	e002      	b.n	80058ea <_vfprintf_r+0x92a>
 80058e4:	066a      	lsls	r2, r5, #25
 80058e6:	d5fb      	bpl.n	80058e0 <_vfprintf_r+0x920>
 80058e8:	883e      	ldrh	r6, [r7, #0]
 80058ea:	2700      	movs	r7, #0
 80058ec:	e4ca      	b.n	8005284 <_vfprintf_r+0x2c4>
 80058ee:	464b      	mov	r3, r9
 80058f0:	e374      	b.n	8005fdc <_vfprintf_r+0x101c>
 80058f2:	2f00      	cmp	r7, #0
 80058f4:	bf08      	it	eq
 80058f6:	2e0a      	cmpeq	r6, #10
 80058f8:	d205      	bcs.n	8005906 <_vfprintf_r+0x946>
 80058fa:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 80058fe:	3630      	adds	r6, #48	; 0x30
 8005900:	f809 6d41 	strb.w	r6, [r9, #-65]!
 8005904:	e385      	b.n	8006012 <_vfprintf_r+0x1052>
 8005906:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800590a:	4630      	mov	r0, r6
 800590c:	4639      	mov	r1, r7
 800590e:	220a      	movs	r2, #10
 8005910:	2300      	movs	r3, #0
 8005912:	f7fb f9d5 	bl	8000cc0 <__aeabi_uldivmod>
 8005916:	3230      	adds	r2, #48	; 0x30
 8005918:	f809 2d01 	strb.w	r2, [r9, #-1]!
 800591c:	2300      	movs	r3, #0
 800591e:	4630      	mov	r0, r6
 8005920:	4639      	mov	r1, r7
 8005922:	220a      	movs	r2, #10
 8005924:	f7fb f9cc 	bl	8000cc0 <__aeabi_uldivmod>
 8005928:	4606      	mov	r6, r0
 800592a:	460f      	mov	r7, r1
 800592c:	ea56 0307 	orrs.w	r3, r6, r7
 8005930:	d1eb      	bne.n	800590a <_vfprintf_r+0x94a>
 8005932:	e36e      	b.n	8006012 <_vfprintf_r+0x1052>
 8005934:	2600      	movs	r6, #0
 8005936:	2700      	movs	r7, #0
 8005938:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800593c:	f006 030f 	and.w	r3, r6, #15
 8005940:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005942:	5cd3      	ldrb	r3, [r2, r3]
 8005944:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005948:	0933      	lsrs	r3, r6, #4
 800594a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800594e:	093a      	lsrs	r2, r7, #4
 8005950:	461e      	mov	r6, r3
 8005952:	4617      	mov	r7, r2
 8005954:	ea56 0307 	orrs.w	r3, r6, r7
 8005958:	d1f0      	bne.n	800593c <_vfprintf_r+0x97c>
 800595a:	e35a      	b.n	8006012 <_vfprintf_r+0x1052>
 800595c:	b93b      	cbnz	r3, 800596e <_vfprintf_r+0x9ae>
 800595e:	07e8      	lsls	r0, r5, #31
 8005960:	d505      	bpl.n	800596e <_vfprintf_r+0x9ae>
 8005962:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8005966:	2330      	movs	r3, #48	; 0x30
 8005968:	f809 3d41 	strb.w	r3, [r9, #-65]!
 800596c:	e351      	b.n	8006012 <_vfprintf_r+0x1052>
 800596e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005972:	e34e      	b.n	8006012 <_vfprintf_r+0x1052>
 8005974:	b10b      	cbz	r3, 800597a <_vfprintf_r+0x9ba>
 8005976:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800597a:	9b02      	ldr	r3, [sp, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 8302 	beq.w	8005f86 <_vfprintf_r+0xfc6>
 8005982:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005986:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800598a:	2600      	movs	r6, #0
 800598c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005990:	9704      	str	r7, [sp, #16]
 8005992:	e4e9      	b.n	8005368 <_vfprintf_r+0x3a8>
 8005994:	4606      	mov	r6, r0
 8005996:	e540      	b.n	800541a <_vfprintf_r+0x45a>
 8005998:	2310      	movs	r3, #16
 800599a:	6063      	str	r3, [r4, #4]
 800599c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800599e:	3310      	adds	r3, #16
 80059a0:	9321      	str	r3, [sp, #132]	; 0x84
 80059a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059a4:	3301      	adds	r3, #1
 80059a6:	2b07      	cmp	r3, #7
 80059a8:	9320      	str	r3, [sp, #128]	; 0x80
 80059aa:	dc02      	bgt.n	80059b2 <_vfprintf_r+0x9f2>
 80059ac:	3408      	adds	r4, #8
 80059ae:	3f10      	subs	r7, #16
 80059b0:	e61a      	b.n	80055e8 <_vfprintf_r+0x628>
 80059b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80059b4:	4641      	mov	r1, r8
 80059b6:	4658      	mov	r0, fp
 80059b8:	f005 fd2e 	bl	800b418 <__sprint_r>
 80059bc:	2800      	cmp	r0, #0
 80059be:	f040 82ba 	bne.w	8005f36 <_vfprintf_r+0xf76>
 80059c2:	ac2c      	add	r4, sp, #176	; 0xb0
 80059c4:	e7f3      	b.n	80059ae <_vfprintf_r+0x9ee>
 80059c6:	aa1f      	add	r2, sp, #124	; 0x7c
 80059c8:	4641      	mov	r1, r8
 80059ca:	4658      	mov	r0, fp
 80059cc:	f005 fd24 	bl	800b418 <__sprint_r>
 80059d0:	2800      	cmp	r0, #0
 80059d2:	f040 82b0 	bne.w	8005f36 <_vfprintf_r+0xf76>
 80059d6:	ac2c      	add	r4, sp, #176	; 0xb0
 80059d8:	e616      	b.n	8005608 <_vfprintf_r+0x648>
 80059da:	aa1f      	add	r2, sp, #124	; 0x7c
 80059dc:	4641      	mov	r1, r8
 80059de:	4658      	mov	r0, fp
 80059e0:	f005 fd1a 	bl	800b418 <__sprint_r>
 80059e4:	2800      	cmp	r0, #0
 80059e6:	f040 82a6 	bne.w	8005f36 <_vfprintf_r+0xf76>
 80059ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80059ec:	e61e      	b.n	800562c <_vfprintf_r+0x66c>
 80059ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80059f0:	4641      	mov	r1, r8
 80059f2:	4658      	mov	r0, fp
 80059f4:	f005 fd10 	bl	800b418 <__sprint_r>
 80059f8:	2800      	cmp	r0, #0
 80059fa:	f040 829c 	bne.w	8005f36 <_vfprintf_r+0xf76>
 80059fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a00:	e624      	b.n	800564c <_vfprintf_r+0x68c>
 8005a02:	2210      	movs	r2, #16
 8005a04:	6062      	str	r2, [r4, #4]
 8005a06:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a08:	3210      	adds	r2, #16
 8005a0a:	9221      	str	r2, [sp, #132]	; 0x84
 8005a0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005a0e:	3201      	adds	r2, #1
 8005a10:	2a07      	cmp	r2, #7
 8005a12:	9220      	str	r2, [sp, #128]	; 0x80
 8005a14:	dc02      	bgt.n	8005a1c <_vfprintf_r+0xa5c>
 8005a16:	3408      	adds	r4, #8
 8005a18:	3f10      	subs	r7, #16
 8005a1a:	e620      	b.n	800565e <_vfprintf_r+0x69e>
 8005a1c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a1e:	4641      	mov	r1, r8
 8005a20:	4658      	mov	r0, fp
 8005a22:	9314      	str	r3, [sp, #80]	; 0x50
 8005a24:	f005 fcf8 	bl	800b418 <__sprint_r>
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	f040 8284 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005a2e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a32:	e7f1      	b.n	8005a18 <_vfprintf_r+0xa58>
 8005a34:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a36:	4641      	mov	r1, r8
 8005a38:	4658      	mov	r0, fp
 8005a3a:	f005 fced 	bl	800b418 <__sprint_r>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	f040 8279 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005a44:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a46:	e619      	b.n	800567c <_vfprintf_r+0x6bc>
 8005a48:	2310      	movs	r3, #16
 8005a4a:	6063      	str	r3, [r4, #4]
 8005a4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a4e:	3310      	adds	r3, #16
 8005a50:	9321      	str	r3, [sp, #132]	; 0x84
 8005a52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005a54:	3301      	adds	r3, #1
 8005a56:	2b07      	cmp	r3, #7
 8005a58:	9320      	str	r3, [sp, #128]	; 0x80
 8005a5a:	dc02      	bgt.n	8005a62 <_vfprintf_r+0xaa2>
 8005a5c:	3408      	adds	r4, #8
 8005a5e:	3e10      	subs	r6, #16
 8005a60:	e611      	b.n	8005686 <_vfprintf_r+0x6c6>
 8005a62:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a64:	4641      	mov	r1, r8
 8005a66:	4658      	mov	r0, fp
 8005a68:	f005 fcd6 	bl	800b418 <__sprint_r>
 8005a6c:	2800      	cmp	r0, #0
 8005a6e:	f040 8262 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005a72:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a74:	e7f3      	b.n	8005a5e <_vfprintf_r+0xa9e>
 8005a76:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a78:	4641      	mov	r1, r8
 8005a7a:	4658      	mov	r0, fp
 8005a7c:	f005 fccc 	bl	800b418 <__sprint_r>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	f040 8258 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005a86:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a88:	e60c      	b.n	80056a4 <_vfprintf_r+0x6e4>
 8005a8a:	9b02      	ldr	r3, [sp, #8]
 8005a8c:	2b65      	cmp	r3, #101	; 0x65
 8005a8e:	f340 81ad 	ble.w	8005dec <_vfprintf_r+0xe2c>
 8005a92:	2200      	movs	r2, #0
 8005a94:	2300      	movs	r3, #0
 8005a96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a9a:	f7fb f831 	bl	8000b00 <__aeabi_dcmpeq>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d062      	beq.n	8005b68 <_vfprintf_r+0xba8>
 8005aa2:	4b2f      	ldr	r3, [pc, #188]	; (8005b60 <_vfprintf_r+0xba0>)
 8005aa4:	6023      	str	r3, [r4, #0]
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	6063      	str	r3, [r4, #4]
 8005aaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aac:	3301      	adds	r3, #1
 8005aae:	9321      	str	r3, [sp, #132]	; 0x84
 8005ab0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	2b07      	cmp	r3, #7
 8005ab6:	9320      	str	r3, [sp, #128]	; 0x80
 8005ab8:	dc25      	bgt.n	8005b06 <_vfprintf_r+0xb46>
 8005aba:	3408      	adds	r4, #8
 8005abc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005abe:	9a03      	ldr	r2, [sp, #12]
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	db02      	blt.n	8005aca <_vfprintf_r+0xb0a>
 8005ac4:	07ea      	lsls	r2, r5, #31
 8005ac6:	f57f ae04 	bpl.w	80056d2 <_vfprintf_r+0x712>
 8005aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad0:	6063      	str	r3, [r4, #4]
 8005ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ad4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ad6:	4413      	add	r3, r2
 8005ad8:	9321      	str	r3, [sp, #132]	; 0x84
 8005ada:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005adc:	3301      	adds	r3, #1
 8005ade:	2b07      	cmp	r3, #7
 8005ae0:	9320      	str	r3, [sp, #128]	; 0x80
 8005ae2:	dc1a      	bgt.n	8005b1a <_vfprintf_r+0xb5a>
 8005ae4:	3408      	adds	r4, #8
 8005ae6:	9b03      	ldr	r3, [sp, #12]
 8005ae8:	1e5e      	subs	r6, r3, #1
 8005aea:	2e00      	cmp	r6, #0
 8005aec:	f77f adf1 	ble.w	80056d2 <_vfprintf_r+0x712>
 8005af0:	4f1c      	ldr	r7, [pc, #112]	; (8005b64 <_vfprintf_r+0xba4>)
 8005af2:	f04f 0910 	mov.w	r9, #16
 8005af6:	2e10      	cmp	r6, #16
 8005af8:	6027      	str	r7, [r4, #0]
 8005afa:	dc18      	bgt.n	8005b2e <_vfprintf_r+0xb6e>
 8005afc:	6066      	str	r6, [r4, #4]
 8005afe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b00:	441e      	add	r6, r3
 8005b02:	9621      	str	r6, [sp, #132]	; 0x84
 8005b04:	e5d6      	b.n	80056b4 <_vfprintf_r+0x6f4>
 8005b06:	aa1f      	add	r2, sp, #124	; 0x7c
 8005b08:	4641      	mov	r1, r8
 8005b0a:	4658      	mov	r0, fp
 8005b0c:	f005 fc84 	bl	800b418 <__sprint_r>
 8005b10:	2800      	cmp	r0, #0
 8005b12:	f040 8210 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005b16:	ac2c      	add	r4, sp, #176	; 0xb0
 8005b18:	e7d0      	b.n	8005abc <_vfprintf_r+0xafc>
 8005b1a:	aa1f      	add	r2, sp, #124	; 0x7c
 8005b1c:	4641      	mov	r1, r8
 8005b1e:	4658      	mov	r0, fp
 8005b20:	f005 fc7a 	bl	800b418 <__sprint_r>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	f040 8206 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005b2a:	ac2c      	add	r4, sp, #176	; 0xb0
 8005b2c:	e7db      	b.n	8005ae6 <_vfprintf_r+0xb26>
 8005b2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b30:	f8c4 9004 	str.w	r9, [r4, #4]
 8005b34:	3310      	adds	r3, #16
 8005b36:	9321      	str	r3, [sp, #132]	; 0x84
 8005b38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	2b07      	cmp	r3, #7
 8005b3e:	9320      	str	r3, [sp, #128]	; 0x80
 8005b40:	dc02      	bgt.n	8005b48 <_vfprintf_r+0xb88>
 8005b42:	3408      	adds	r4, #8
 8005b44:	3e10      	subs	r6, #16
 8005b46:	e7d6      	b.n	8005af6 <_vfprintf_r+0xb36>
 8005b48:	aa1f      	add	r2, sp, #124	; 0x7c
 8005b4a:	4641      	mov	r1, r8
 8005b4c:	4658      	mov	r0, fp
 8005b4e:	f005 fc63 	bl	800b418 <__sprint_r>
 8005b52:	2800      	cmp	r0, #0
 8005b54:	f040 81ef 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005b58:	ac2c      	add	r4, sp, #176	; 0xb0
 8005b5a:	e7f3      	b.n	8005b44 <_vfprintf_r+0xb84>
 8005b5c:	0800c739 	.word	0x0800c739
 8005b60:	0800c74a 	.word	0x0800c74a
 8005b64:	0800c75c 	.word	0x0800c75c
 8005b68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	dc7a      	bgt.n	8005c64 <_vfprintf_r+0xca4>
 8005b6e:	4b9d      	ldr	r3, [pc, #628]	; (8005de4 <_vfprintf_r+0xe24>)
 8005b70:	6023      	str	r3, [r4, #0]
 8005b72:	2301      	movs	r3, #1
 8005b74:	6063      	str	r3, [r4, #4]
 8005b76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b78:	3301      	adds	r3, #1
 8005b7a:	9321      	str	r3, [sp, #132]	; 0x84
 8005b7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b7e:	3301      	adds	r3, #1
 8005b80:	2b07      	cmp	r3, #7
 8005b82:	9320      	str	r3, [sp, #128]	; 0x80
 8005b84:	dc44      	bgt.n	8005c10 <_vfprintf_r+0xc50>
 8005b86:	3408      	adds	r4, #8
 8005b88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b8a:	b923      	cbnz	r3, 8005b96 <_vfprintf_r+0xbd6>
 8005b8c:	9b03      	ldr	r3, [sp, #12]
 8005b8e:	b913      	cbnz	r3, 8005b96 <_vfprintf_r+0xbd6>
 8005b90:	07eb      	lsls	r3, r5, #31
 8005b92:	f57f ad9e 	bpl.w	80056d2 <_vfprintf_r+0x712>
 8005b96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b9c:	6063      	str	r3, [r4, #4]
 8005b9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ba2:	4413      	add	r3, r2
 8005ba4:	9321      	str	r3, [sp, #132]	; 0x84
 8005ba6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005ba8:	3301      	adds	r3, #1
 8005baa:	2b07      	cmp	r3, #7
 8005bac:	9320      	str	r3, [sp, #128]	; 0x80
 8005bae:	dc39      	bgt.n	8005c24 <_vfprintf_r+0xc64>
 8005bb0:	f104 0308 	add.w	r3, r4, #8
 8005bb4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005bb6:	2e00      	cmp	r6, #0
 8005bb8:	da19      	bge.n	8005bee <_vfprintf_r+0xc2e>
 8005bba:	4f8b      	ldr	r7, [pc, #556]	; (8005de8 <_vfprintf_r+0xe28>)
 8005bbc:	4276      	negs	r6, r6
 8005bbe:	2410      	movs	r4, #16
 8005bc0:	2e10      	cmp	r6, #16
 8005bc2:	601f      	str	r7, [r3, #0]
 8005bc4:	dc38      	bgt.n	8005c38 <_vfprintf_r+0xc78>
 8005bc6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bc8:	605e      	str	r6, [r3, #4]
 8005bca:	4416      	add	r6, r2
 8005bcc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005bce:	9621      	str	r6, [sp, #132]	; 0x84
 8005bd0:	3201      	adds	r2, #1
 8005bd2:	2a07      	cmp	r2, #7
 8005bd4:	f103 0308 	add.w	r3, r3, #8
 8005bd8:	9220      	str	r2, [sp, #128]	; 0x80
 8005bda:	dd08      	ble.n	8005bee <_vfprintf_r+0xc2e>
 8005bdc:	aa1f      	add	r2, sp, #124	; 0x7c
 8005bde:	4641      	mov	r1, r8
 8005be0:	4658      	mov	r0, fp
 8005be2:	f005 fc19 	bl	800b418 <__sprint_r>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	f040 81a5 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005bec:	ab2c      	add	r3, sp, #176	; 0xb0
 8005bee:	9a03      	ldr	r2, [sp, #12]
 8005bf0:	605a      	str	r2, [r3, #4]
 8005bf2:	9903      	ldr	r1, [sp, #12]
 8005bf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bf6:	f8c3 9000 	str.w	r9, [r3]
 8005bfa:	440a      	add	r2, r1
 8005bfc:	9221      	str	r2, [sp, #132]	; 0x84
 8005bfe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c00:	3201      	adds	r2, #1
 8005c02:	2a07      	cmp	r2, #7
 8005c04:	9220      	str	r2, [sp, #128]	; 0x80
 8005c06:	f73f ad5b 	bgt.w	80056c0 <_vfprintf_r+0x700>
 8005c0a:	f103 0408 	add.w	r4, r3, #8
 8005c0e:	e560      	b.n	80056d2 <_vfprintf_r+0x712>
 8005c10:	aa1f      	add	r2, sp, #124	; 0x7c
 8005c12:	4641      	mov	r1, r8
 8005c14:	4658      	mov	r0, fp
 8005c16:	f005 fbff 	bl	800b418 <__sprint_r>
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	f040 818b 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005c20:	ac2c      	add	r4, sp, #176	; 0xb0
 8005c22:	e7b1      	b.n	8005b88 <_vfprintf_r+0xbc8>
 8005c24:	aa1f      	add	r2, sp, #124	; 0x7c
 8005c26:	4641      	mov	r1, r8
 8005c28:	4658      	mov	r0, fp
 8005c2a:	f005 fbf5 	bl	800b418 <__sprint_r>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	f040 8181 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005c34:	ab2c      	add	r3, sp, #176	; 0xb0
 8005c36:	e7bd      	b.n	8005bb4 <_vfprintf_r+0xbf4>
 8005c38:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c3a:	605c      	str	r4, [r3, #4]
 8005c3c:	3210      	adds	r2, #16
 8005c3e:	9221      	str	r2, [sp, #132]	; 0x84
 8005c40:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c42:	3201      	adds	r2, #1
 8005c44:	2a07      	cmp	r2, #7
 8005c46:	9220      	str	r2, [sp, #128]	; 0x80
 8005c48:	dc02      	bgt.n	8005c50 <_vfprintf_r+0xc90>
 8005c4a:	3308      	adds	r3, #8
 8005c4c:	3e10      	subs	r6, #16
 8005c4e:	e7b7      	b.n	8005bc0 <_vfprintf_r+0xc00>
 8005c50:	aa1f      	add	r2, sp, #124	; 0x7c
 8005c52:	4641      	mov	r1, r8
 8005c54:	4658      	mov	r0, fp
 8005c56:	f005 fbdf 	bl	800b418 <__sprint_r>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	f040 816b 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005c60:	ab2c      	add	r3, sp, #176	; 0xb0
 8005c62:	e7f3      	b.n	8005c4c <_vfprintf_r+0xc8c>
 8005c64:	9b08      	ldr	r3, [sp, #32]
 8005c66:	9a03      	ldr	r2, [sp, #12]
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	bfa8      	it	ge
 8005c6c:	4613      	movge	r3, r2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	461e      	mov	r6, r3
 8005c72:	dd0b      	ble.n	8005c8c <_vfprintf_r+0xccc>
 8005c74:	6063      	str	r3, [r4, #4]
 8005c76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c78:	f8c4 9000 	str.w	r9, [r4]
 8005c7c:	4433      	add	r3, r6
 8005c7e:	9321      	str	r3, [sp, #132]	; 0x84
 8005c80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005c82:	3301      	adds	r3, #1
 8005c84:	2b07      	cmp	r3, #7
 8005c86:	9320      	str	r3, [sp, #128]	; 0x80
 8005c88:	dc62      	bgt.n	8005d50 <_vfprintf_r+0xd90>
 8005c8a:	3408      	adds	r4, #8
 8005c8c:	9b08      	ldr	r3, [sp, #32]
 8005c8e:	2e00      	cmp	r6, #0
 8005c90:	bfa8      	it	ge
 8005c92:	1b9b      	subge	r3, r3, r6
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	461e      	mov	r6, r3
 8005c98:	dd0f      	ble.n	8005cba <_vfprintf_r+0xcfa>
 8005c9a:	4f53      	ldr	r7, [pc, #332]	; (8005de8 <_vfprintf_r+0xe28>)
 8005c9c:	f04f 0a10 	mov.w	sl, #16
 8005ca0:	2e10      	cmp	r6, #16
 8005ca2:	6027      	str	r7, [r4, #0]
 8005ca4:	dc5e      	bgt.n	8005d64 <_vfprintf_r+0xda4>
 8005ca6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ca8:	6066      	str	r6, [r4, #4]
 8005caa:	441e      	add	r6, r3
 8005cac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005cae:	9621      	str	r6, [sp, #132]	; 0x84
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	2b07      	cmp	r3, #7
 8005cb4:	9320      	str	r3, [sp, #128]	; 0x80
 8005cb6:	dc6c      	bgt.n	8005d92 <_vfprintf_r+0xdd2>
 8005cb8:	3408      	adds	r4, #8
 8005cba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005cbc:	9a03      	ldr	r2, [sp, #12]
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	db01      	blt.n	8005cc6 <_vfprintf_r+0xd06>
 8005cc2:	07ef      	lsls	r7, r5, #31
 8005cc4:	d50d      	bpl.n	8005ce2 <_vfprintf_r+0xd22>
 8005cc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ccc:	6063      	str	r3, [r4, #4]
 8005cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cd2:	4413      	add	r3, r2
 8005cd4:	9321      	str	r3, [sp, #132]	; 0x84
 8005cd6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005cd8:	3301      	adds	r3, #1
 8005cda:	2b07      	cmp	r3, #7
 8005cdc:	9320      	str	r3, [sp, #128]	; 0x80
 8005cde:	dc62      	bgt.n	8005da6 <_vfprintf_r+0xde6>
 8005ce0:	3408      	adds	r4, #8
 8005ce2:	9b03      	ldr	r3, [sp, #12]
 8005ce4:	9a08      	ldr	r2, [sp, #32]
 8005ce6:	1a9e      	subs	r6, r3, r2
 8005ce8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005cea:	9a03      	ldr	r2, [sp, #12]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	429e      	cmp	r6, r3
 8005cf0:	bfa8      	it	ge
 8005cf2:	461e      	movge	r6, r3
 8005cf4:	2e00      	cmp	r6, #0
 8005cf6:	dd0c      	ble.n	8005d12 <_vfprintf_r+0xd52>
 8005cf8:	9b08      	ldr	r3, [sp, #32]
 8005cfa:	444b      	add	r3, r9
 8005cfc:	e884 0048 	stmia.w	r4, {r3, r6}
 8005d00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d02:	4433      	add	r3, r6
 8005d04:	9321      	str	r3, [sp, #132]	; 0x84
 8005d06:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d08:	3301      	adds	r3, #1
 8005d0a:	2b07      	cmp	r3, #7
 8005d0c:	9320      	str	r3, [sp, #128]	; 0x80
 8005d0e:	dc54      	bgt.n	8005dba <_vfprintf_r+0xdfa>
 8005d10:	3408      	adds	r4, #8
 8005d12:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005d14:	9a03      	ldr	r2, [sp, #12]
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	eba2 0303 	sub.w	r3, r2, r3
 8005d1c:	bfac      	ite	ge
 8005d1e:	1b9e      	subge	r6, r3, r6
 8005d20:	461e      	movlt	r6, r3
 8005d22:	2e00      	cmp	r6, #0
 8005d24:	f77f acd5 	ble.w	80056d2 <_vfprintf_r+0x712>
 8005d28:	4f2f      	ldr	r7, [pc, #188]	; (8005de8 <_vfprintf_r+0xe28>)
 8005d2a:	f04f 0910 	mov.w	r9, #16
 8005d2e:	2e10      	cmp	r6, #16
 8005d30:	6027      	str	r7, [r4, #0]
 8005d32:	f77f aee3 	ble.w	8005afc <_vfprintf_r+0xb3c>
 8005d36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d38:	f8c4 9004 	str.w	r9, [r4, #4]
 8005d3c:	3310      	adds	r3, #16
 8005d3e:	9321      	str	r3, [sp, #132]	; 0x84
 8005d40:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d42:	3301      	adds	r3, #1
 8005d44:	2b07      	cmp	r3, #7
 8005d46:	9320      	str	r3, [sp, #128]	; 0x80
 8005d48:	dc41      	bgt.n	8005dce <_vfprintf_r+0xe0e>
 8005d4a:	3408      	adds	r4, #8
 8005d4c:	3e10      	subs	r6, #16
 8005d4e:	e7ee      	b.n	8005d2e <_vfprintf_r+0xd6e>
 8005d50:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d52:	4641      	mov	r1, r8
 8005d54:	4658      	mov	r0, fp
 8005d56:	f005 fb5f 	bl	800b418 <__sprint_r>
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	f040 80eb 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005d60:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d62:	e793      	b.n	8005c8c <_vfprintf_r+0xccc>
 8005d64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d66:	f8c4 a004 	str.w	sl, [r4, #4]
 8005d6a:	3310      	adds	r3, #16
 8005d6c:	9321      	str	r3, [sp, #132]	; 0x84
 8005d6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d70:	3301      	adds	r3, #1
 8005d72:	2b07      	cmp	r3, #7
 8005d74:	9320      	str	r3, [sp, #128]	; 0x80
 8005d76:	dc02      	bgt.n	8005d7e <_vfprintf_r+0xdbe>
 8005d78:	3408      	adds	r4, #8
 8005d7a:	3e10      	subs	r6, #16
 8005d7c:	e790      	b.n	8005ca0 <_vfprintf_r+0xce0>
 8005d7e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d80:	4641      	mov	r1, r8
 8005d82:	4658      	mov	r0, fp
 8005d84:	f005 fb48 	bl	800b418 <__sprint_r>
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	f040 80d4 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005d8e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d90:	e7f3      	b.n	8005d7a <_vfprintf_r+0xdba>
 8005d92:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d94:	4641      	mov	r1, r8
 8005d96:	4658      	mov	r0, fp
 8005d98:	f005 fb3e 	bl	800b418 <__sprint_r>
 8005d9c:	2800      	cmp	r0, #0
 8005d9e:	f040 80ca 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005da2:	ac2c      	add	r4, sp, #176	; 0xb0
 8005da4:	e789      	b.n	8005cba <_vfprintf_r+0xcfa>
 8005da6:	aa1f      	add	r2, sp, #124	; 0x7c
 8005da8:	4641      	mov	r1, r8
 8005daa:	4658      	mov	r0, fp
 8005dac:	f005 fb34 	bl	800b418 <__sprint_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	f040 80c0 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005db6:	ac2c      	add	r4, sp, #176	; 0xb0
 8005db8:	e793      	b.n	8005ce2 <_vfprintf_r+0xd22>
 8005dba:	aa1f      	add	r2, sp, #124	; 0x7c
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	4658      	mov	r0, fp
 8005dc0:	f005 fb2a 	bl	800b418 <__sprint_r>
 8005dc4:	2800      	cmp	r0, #0
 8005dc6:	f040 80b6 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005dca:	ac2c      	add	r4, sp, #176	; 0xb0
 8005dcc:	e7a1      	b.n	8005d12 <_vfprintf_r+0xd52>
 8005dce:	aa1f      	add	r2, sp, #124	; 0x7c
 8005dd0:	4641      	mov	r1, r8
 8005dd2:	4658      	mov	r0, fp
 8005dd4:	f005 fb20 	bl	800b418 <__sprint_r>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	f040 80ac 	bne.w	8005f36 <_vfprintf_r+0xf76>
 8005dde:	ac2c      	add	r4, sp, #176	; 0xb0
 8005de0:	e7b4      	b.n	8005d4c <_vfprintf_r+0xd8c>
 8005de2:	bf00      	nop
 8005de4:	0800c74a 	.word	0x0800c74a
 8005de8:	0800c75c 	.word	0x0800c75c
 8005dec:	9b03      	ldr	r3, [sp, #12]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	dc01      	bgt.n	8005df6 <_vfprintf_r+0xe36>
 8005df2:	07ee      	lsls	r6, r5, #31
 8005df4:	d576      	bpl.n	8005ee4 <_vfprintf_r+0xf24>
 8005df6:	2301      	movs	r3, #1
 8005df8:	6063      	str	r3, [r4, #4]
 8005dfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005dfc:	f8c4 9000 	str.w	r9, [r4]
 8005e00:	3301      	adds	r3, #1
 8005e02:	9321      	str	r3, [sp, #132]	; 0x84
 8005e04:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e06:	3301      	adds	r3, #1
 8005e08:	2b07      	cmp	r3, #7
 8005e0a:	9320      	str	r3, [sp, #128]	; 0x80
 8005e0c:	dc36      	bgt.n	8005e7c <_vfprintf_r+0xebc>
 8005e0e:	3408      	adds	r4, #8
 8005e10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e12:	6023      	str	r3, [r4, #0]
 8005e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e16:	6063      	str	r3, [r4, #4]
 8005e18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e1c:	4413      	add	r3, r2
 8005e1e:	9321      	str	r3, [sp, #132]	; 0x84
 8005e20:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e22:	3301      	adds	r3, #1
 8005e24:	2b07      	cmp	r3, #7
 8005e26:	9320      	str	r3, [sp, #128]	; 0x80
 8005e28:	dc31      	bgt.n	8005e8e <_vfprintf_r+0xece>
 8005e2a:	3408      	adds	r4, #8
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	2200      	movs	r2, #0
 8005e30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e34:	f7fa fe64 	bl	8000b00 <__aeabi_dcmpeq>
 8005e38:	9b03      	ldr	r3, [sp, #12]
 8005e3a:	1e5e      	subs	r6, r3, #1
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d12f      	bne.n	8005ea0 <_vfprintf_r+0xee0>
 8005e40:	f109 0301 	add.w	r3, r9, #1
 8005e44:	e884 0048 	stmia.w	r4, {r3, r6}
 8005e48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e4a:	9a03      	ldr	r2, [sp, #12]
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	4413      	add	r3, r2
 8005e50:	9321      	str	r3, [sp, #132]	; 0x84
 8005e52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e54:	3301      	adds	r3, #1
 8005e56:	2b07      	cmp	r3, #7
 8005e58:	9320      	str	r3, [sp, #128]	; 0x80
 8005e5a:	dd4a      	ble.n	8005ef2 <_vfprintf_r+0xf32>
 8005e5c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e5e:	4641      	mov	r1, r8
 8005e60:	4658      	mov	r0, fp
 8005e62:	f005 fad9 	bl	800b418 <__sprint_r>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d165      	bne.n	8005f36 <_vfprintf_r+0xf76>
 8005e6a:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e6c:	ab1b      	add	r3, sp, #108	; 0x6c
 8005e6e:	6023      	str	r3, [r4, #0]
 8005e70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e72:	6063      	str	r3, [r4, #4]
 8005e74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e78:	4413      	add	r3, r2
 8005e7a:	e41a      	b.n	80056b2 <_vfprintf_r+0x6f2>
 8005e7c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e7e:	4641      	mov	r1, r8
 8005e80:	4658      	mov	r0, fp
 8005e82:	f005 fac9 	bl	800b418 <__sprint_r>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d155      	bne.n	8005f36 <_vfprintf_r+0xf76>
 8005e8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e8c:	e7c0      	b.n	8005e10 <_vfprintf_r+0xe50>
 8005e8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e90:	4641      	mov	r1, r8
 8005e92:	4658      	mov	r0, fp
 8005e94:	f005 fac0 	bl	800b418 <__sprint_r>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	d14c      	bne.n	8005f36 <_vfprintf_r+0xf76>
 8005e9c:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e9e:	e7c5      	b.n	8005e2c <_vfprintf_r+0xe6c>
 8005ea0:	2e00      	cmp	r6, #0
 8005ea2:	dde3      	ble.n	8005e6c <_vfprintf_r+0xeac>
 8005ea4:	4f60      	ldr	r7, [pc, #384]	; (8006028 <_vfprintf_r+0x1068>)
 8005ea6:	f04f 0910 	mov.w	r9, #16
 8005eaa:	2e10      	cmp	r6, #16
 8005eac:	6027      	str	r7, [r4, #0]
 8005eae:	dc04      	bgt.n	8005eba <_vfprintf_r+0xefa>
 8005eb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005eb2:	6066      	str	r6, [r4, #4]
 8005eb4:	441e      	add	r6, r3
 8005eb6:	9621      	str	r6, [sp, #132]	; 0x84
 8005eb8:	e7cb      	b.n	8005e52 <_vfprintf_r+0xe92>
 8005eba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ebc:	f8c4 9004 	str.w	r9, [r4, #4]
 8005ec0:	3310      	adds	r3, #16
 8005ec2:	9321      	str	r3, [sp, #132]	; 0x84
 8005ec4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	2b07      	cmp	r3, #7
 8005eca:	9320      	str	r3, [sp, #128]	; 0x80
 8005ecc:	dc02      	bgt.n	8005ed4 <_vfprintf_r+0xf14>
 8005ece:	3408      	adds	r4, #8
 8005ed0:	3e10      	subs	r6, #16
 8005ed2:	e7ea      	b.n	8005eaa <_vfprintf_r+0xeea>
 8005ed4:	aa1f      	add	r2, sp, #124	; 0x7c
 8005ed6:	4641      	mov	r1, r8
 8005ed8:	4658      	mov	r0, fp
 8005eda:	f005 fa9d 	bl	800b418 <__sprint_r>
 8005ede:	bb50      	cbnz	r0, 8005f36 <_vfprintf_r+0xf76>
 8005ee0:	ac2c      	add	r4, sp, #176	; 0xb0
 8005ee2:	e7f5      	b.n	8005ed0 <_vfprintf_r+0xf10>
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	6063      	str	r3, [r4, #4]
 8005ee8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005eea:	f8c4 9000 	str.w	r9, [r4]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	e7ae      	b.n	8005e50 <_vfprintf_r+0xe90>
 8005ef2:	3408      	adds	r4, #8
 8005ef4:	e7ba      	b.n	8005e6c <_vfprintf_r+0xeac>
 8005ef6:	3408      	adds	r4, #8
 8005ef8:	f7ff bbeb 	b.w	80056d2 <_vfprintf_r+0x712>
 8005efc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005efe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f00:	1a9d      	subs	r5, r3, r2
 8005f02:	2d00      	cmp	r5, #0
 8005f04:	f77f abe8 	ble.w	80056d8 <_vfprintf_r+0x718>
 8005f08:	2610      	movs	r6, #16
 8005f0a:	4b48      	ldr	r3, [pc, #288]	; (800602c <_vfprintf_r+0x106c>)
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	2d10      	cmp	r5, #16
 8005f10:	dc24      	bgt.n	8005f5c <_vfprintf_r+0xf9c>
 8005f12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f14:	6065      	str	r5, [r4, #4]
 8005f16:	441d      	add	r5, r3
 8005f18:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f1a:	9521      	str	r5, [sp, #132]	; 0x84
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	2b07      	cmp	r3, #7
 8005f20:	9320      	str	r3, [sp, #128]	; 0x80
 8005f22:	f77f abd9 	ble.w	80056d8 <_vfprintf_r+0x718>
 8005f26:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f28:	4641      	mov	r1, r8
 8005f2a:	4658      	mov	r0, fp
 8005f2c:	f005 fa74 	bl	800b418 <__sprint_r>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	f43f abd1 	beq.w	80056d8 <_vfprintf_r+0x718>
 8005f36:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005f3a:	07d9      	lsls	r1, r3, #31
 8005f3c:	d407      	bmi.n	8005f4e <_vfprintf_r+0xf8e>
 8005f3e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005f42:	059a      	lsls	r2, r3, #22
 8005f44:	d403      	bmi.n	8005f4e <_vfprintf_r+0xf8e>
 8005f46:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005f4a:	f002 f8fc 	bl	8008146 <__retarget_lock_release_recursive>
 8005f4e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005f52:	065b      	lsls	r3, r3, #25
 8005f54:	f57f a8af 	bpl.w	80050b6 <_vfprintf_r+0xf6>
 8005f58:	f7ff b882 	b.w	8005060 <_vfprintf_r+0xa0>
 8005f5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f5e:	6066      	str	r6, [r4, #4]
 8005f60:	3310      	adds	r3, #16
 8005f62:	9321      	str	r3, [sp, #132]	; 0x84
 8005f64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f66:	3301      	adds	r3, #1
 8005f68:	2b07      	cmp	r3, #7
 8005f6a:	9320      	str	r3, [sp, #128]	; 0x80
 8005f6c:	dc02      	bgt.n	8005f74 <_vfprintf_r+0xfb4>
 8005f6e:	3408      	adds	r4, #8
 8005f70:	3d10      	subs	r5, #16
 8005f72:	e7ca      	b.n	8005f0a <_vfprintf_r+0xf4a>
 8005f74:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f76:	4641      	mov	r1, r8
 8005f78:	4658      	mov	r0, fp
 8005f7a:	f005 fa4d 	bl	800b418 <__sprint_r>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	d1d9      	bne.n	8005f36 <_vfprintf_r+0xf76>
 8005f82:	ac2c      	add	r4, sp, #176	; 0xb0
 8005f84:	e7f4      	b.n	8005f70 <_vfprintf_r+0xfb0>
 8005f86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f88:	b913      	cbnz	r3, 8005f90 <_vfprintf_r+0xfd0>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	9320      	str	r3, [sp, #128]	; 0x80
 8005f8e:	e7d2      	b.n	8005f36 <_vfprintf_r+0xf76>
 8005f90:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f92:	4641      	mov	r1, r8
 8005f94:	4658      	mov	r0, fp
 8005f96:	f005 fa3f 	bl	800b418 <__sprint_r>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	d0f5      	beq.n	8005f8a <_vfprintf_r+0xfca>
 8005f9e:	e7ca      	b.n	8005f36 <_vfprintf_r+0xf76>
 8005fa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fa4:	4610      	mov	r0, r2
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	f7fa fddc 	bl	8000b64 <__aeabi_dcmpun>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	f43f aa36 	beq.w	800541e <_vfprintf_r+0x45e>
 8005fb2:	4b1f      	ldr	r3, [pc, #124]	; (8006030 <_vfprintf_r+0x1070>)
 8005fb4:	4a1f      	ldr	r2, [pc, #124]	; (8006034 <_vfprintf_r+0x1074>)
 8005fb6:	f7ff ba26 	b.w	8005406 <_vfprintf_r+0x446>
 8005fba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005fbc:	1a1b      	subs	r3, r3, r0
 8005fbe:	9303      	str	r3, [sp, #12]
 8005fc0:	f7ff baa9 	b.w	8005516 <_vfprintf_r+0x556>
 8005fc4:	ea56 0207 	orrs.w	r2, r6, r7
 8005fc8:	9508      	str	r5, [sp, #32]
 8005fca:	f43f ac1e 	beq.w	800580a <_vfprintf_r+0x84a>
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	f43f ac8f 	beq.w	80058f2 <_vfprintf_r+0x932>
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	f43f acaf 	beq.w	8005938 <_vfprintf_r+0x978>
 8005fda:	ab2c      	add	r3, sp, #176	; 0xb0
 8005fdc:	08f1      	lsrs	r1, r6, #3
 8005fde:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8005fe2:	08f8      	lsrs	r0, r7, #3
 8005fe4:	f006 0207 	and.w	r2, r6, #7
 8005fe8:	4607      	mov	r7, r0
 8005fea:	460e      	mov	r6, r1
 8005fec:	3230      	adds	r2, #48	; 0x30
 8005fee:	ea56 0107 	orrs.w	r1, r6, r7
 8005ff2:	f103 39ff 	add.w	r9, r3, #4294967295
 8005ff6:	f803 2c01 	strb.w	r2, [r3, #-1]
 8005ffa:	f47f ac78 	bne.w	80058ee <_vfprintf_r+0x92e>
 8005ffe:	9908      	ldr	r1, [sp, #32]
 8006000:	07cd      	lsls	r5, r1, #31
 8006002:	d506      	bpl.n	8006012 <_vfprintf_r+0x1052>
 8006004:	2a30      	cmp	r2, #48	; 0x30
 8006006:	d004      	beq.n	8006012 <_vfprintf_r+0x1052>
 8006008:	2230      	movs	r2, #48	; 0x30
 800600a:	f809 2c01 	strb.w	r2, [r9, #-1]
 800600e:	f1a3 0902 	sub.w	r9, r3, #2
 8006012:	4656      	mov	r6, sl
 8006014:	2300      	movs	r3, #0
 8006016:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 800601a:	9d08      	ldr	r5, [sp, #32]
 800601c:	9308      	str	r3, [sp, #32]
 800601e:	ebaa 0a09 	sub.w	sl, sl, r9
 8006022:	f7ff bac6 	b.w	80055b2 <_vfprintf_r+0x5f2>
 8006026:	bf00      	nop
 8006028:	0800c75c 	.word	0x0800c75c
 800602c:	0800c74c 	.word	0x0800c74c
 8006030:	0800c720 	.word	0x0800c720
 8006034:	0800c724 	.word	0x0800c724

08006038 <__sbprintf>:
 8006038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800603a:	460c      	mov	r4, r1
 800603c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8006040:	461f      	mov	r7, r3
 8006042:	8989      	ldrh	r1, [r1, #12]
 8006044:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006046:	9319      	str	r3, [sp, #100]	; 0x64
 8006048:	89e3      	ldrh	r3, [r4, #14]
 800604a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800604e:	f021 0102 	bic.w	r1, r1, #2
 8006052:	6a23      	ldr	r3, [r4, #32]
 8006054:	f8ad 100c 	strh.w	r1, [sp, #12]
 8006058:	9308      	str	r3, [sp, #32]
 800605a:	a91a      	add	r1, sp, #104	; 0x68
 800605c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800605e:	930a      	str	r3, [sp, #40]	; 0x28
 8006060:	4615      	mov	r5, r2
 8006062:	2300      	movs	r3, #0
 8006064:	4606      	mov	r6, r0
 8006066:	9100      	str	r1, [sp, #0]
 8006068:	9104      	str	r1, [sp, #16]
 800606a:	a816      	add	r0, sp, #88	; 0x58
 800606c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006070:	9102      	str	r1, [sp, #8]
 8006072:	9105      	str	r1, [sp, #20]
 8006074:	9306      	str	r3, [sp, #24]
 8006076:	f002 f863 	bl	8008140 <__retarget_lock_init_recursive>
 800607a:	462a      	mov	r2, r5
 800607c:	463b      	mov	r3, r7
 800607e:	4669      	mov	r1, sp
 8006080:	4630      	mov	r0, r6
 8006082:	f7fe ff9d 	bl	8004fc0 <_vfprintf_r>
 8006086:	1e05      	subs	r5, r0, #0
 8006088:	db07      	blt.n	800609a <__sbprintf+0x62>
 800608a:	4669      	mov	r1, sp
 800608c:	4630      	mov	r0, r6
 800608e:	f001 fd2b 	bl	8007ae8 <_fflush_r>
 8006092:	2800      	cmp	r0, #0
 8006094:	bf18      	it	ne
 8006096:	f04f 35ff 	movne.w	r5, #4294967295
 800609a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800609e:	9816      	ldr	r0, [sp, #88]	; 0x58
 80060a0:	065b      	lsls	r3, r3, #25
 80060a2:	bf42      	ittt	mi
 80060a4:	89a3      	ldrhmi	r3, [r4, #12]
 80060a6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80060aa:	81a3      	strhmi	r3, [r4, #12]
 80060ac:	f002 f849 	bl	8008142 <__retarget_lock_close_recursive>
 80060b0:	4628      	mov	r0, r5
 80060b2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80060b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060b8 <__svfscanf_r>:
 80060b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060bc:	461f      	mov	r7, r3
 80060be:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80060c0:	07de      	lsls	r6, r3, #31
 80060c2:	f5ad 7d2b 	sub.w	sp, sp, #684	; 0x2ac
 80060c6:	4680      	mov	r8, r0
 80060c8:	460d      	mov	r5, r1
 80060ca:	4614      	mov	r4, r2
 80060cc:	d405      	bmi.n	80060da <__svfscanf_r+0x22>
 80060ce:	898b      	ldrh	r3, [r1, #12]
 80060d0:	0598      	lsls	r0, r3, #22
 80060d2:	d402      	bmi.n	80060da <__svfscanf_r+0x22>
 80060d4:	6d88      	ldr	r0, [r1, #88]	; 0x58
 80060d6:	f002 f835 	bl	8008144 <__retarget_lock_acquire_recursive>
 80060da:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80060de:	0499      	lsls	r1, r3, #18
 80060e0:	d406      	bmi.n	80060f0 <__svfscanf_r+0x38>
 80060e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80060e6:	81ab      	strh	r3, [r5, #12]
 80060e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060ee:	666b      	str	r3, [r5, #100]	; 0x64
 80060f0:	2300      	movs	r3, #0
 80060f2:	9406      	str	r4, [sp, #24]
 80060f4:	9305      	str	r3, [sp, #20]
 80060f6:	9303      	str	r3, [sp, #12]
 80060f8:	469b      	mov	fp, r3
 80060fa:	9304      	str	r3, [sp, #16]
 80060fc:	9a06      	ldr	r2, [sp, #24]
 80060fe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006102:	9206      	str	r2, [sp, #24]
 8006104:	930f      	str	r3, [sp, #60]	; 0x3c
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 80ca 	beq.w	80062a0 <__svfscanf_r+0x1e8>
 800610c:	f001 fffa 	bl	8008104 <__locale_ctype_ptr>
 8006110:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006112:	4418      	add	r0, r3
 8006114:	f890 9001 	ldrb.w	r9, [r0, #1]
 8006118:	f019 0908 	ands.w	r9, r9, #8
 800611c:	d019      	beq.n	8006152 <__svfscanf_r+0x9a>
 800611e:	686b      	ldr	r3, [r5, #4]
 8006120:	2b00      	cmp	r3, #0
 8006122:	dd0f      	ble.n	8006144 <__svfscanf_r+0x8c>
 8006124:	f001 ffee 	bl	8008104 <__locale_ctype_ptr>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	781a      	ldrb	r2, [r3, #0]
 800612c:	4410      	add	r0, r2
 800612e:	7842      	ldrb	r2, [r0, #1]
 8006130:	0712      	lsls	r2, r2, #28
 8006132:	d5e3      	bpl.n	80060fc <__svfscanf_r+0x44>
 8006134:	686a      	ldr	r2, [r5, #4]
 8006136:	3301      	adds	r3, #1
 8006138:	3a01      	subs	r2, #1
 800613a:	f10b 0b01 	add.w	fp, fp, #1
 800613e:	606a      	str	r2, [r5, #4]
 8006140:	602b      	str	r3, [r5, #0]
 8006142:	e7ec      	b.n	800611e <__svfscanf_r+0x66>
 8006144:	4629      	mov	r1, r5
 8006146:	4640      	mov	r0, r8
 8006148:	f002 fecc 	bl	8008ee4 <__srefill_r>
 800614c:	2800      	cmp	r0, #0
 800614e:	d0e9      	beq.n	8006124 <__svfscanf_r+0x6c>
 8006150:	e7d4      	b.n	80060fc <__svfscanf_r+0x44>
 8006152:	2b25      	cmp	r3, #37	; 0x25
 8006154:	f040 809a 	bne.w	800628c <__svfscanf_r+0x1d4>
 8006158:	9b06      	ldr	r3, [sp, #24]
 800615a:	464c      	mov	r4, r9
 800615c:	464e      	mov	r6, r9
 800615e:	220a      	movs	r2, #10
 8006160:	9906      	ldr	r1, [sp, #24]
 8006162:	f893 a000 	ldrb.w	sl, [r3]
 8006166:	3101      	adds	r1, #1
 8006168:	f1ba 0f63 	cmp.w	sl, #99	; 0x63
 800616c:	9106      	str	r1, [sp, #24]
 800616e:	f000 80e9 	beq.w	8006344 <__svfscanf_r+0x28c>
 8006172:	d858      	bhi.n	8006226 <__svfscanf_r+0x16e>
 8006174:	f1ba 0f44 	cmp.w	sl, #68	; 0x44
 8006178:	d014      	beq.n	80061a4 <__svfscanf_r+0xec>
 800617a:	d81e      	bhi.n	80061ba <__svfscanf_r+0x102>
 800617c:	f1ba 0f2a 	cmp.w	sl, #42	; 0x2a
 8006180:	f000 80ba 	beq.w	80062f8 <__svfscanf_r+0x240>
 8006184:	d811      	bhi.n	80061aa <__svfscanf_r+0xf2>
 8006186:	f1ba 0f00 	cmp.w	sl, #0
 800618a:	f000 80fc 	beq.w	8006386 <__svfscanf_r+0x2ce>
 800618e:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8006192:	d07b      	beq.n	800628c <__svfscanf_r+0x1d4>
 8006194:	f001 ffb6 	bl	8008104 <__locale_ctype_ptr>
 8006198:	4450      	add	r0, sl
 800619a:	7843      	ldrb	r3, [r0, #1]
 800619c:	f003 0303 	and.w	r3, r3, #3
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d14a      	bne.n	800623a <__svfscanf_r+0x182>
 80061a4:	f044 0401 	orr.w	r4, r4, #1
 80061a8:	e047      	b.n	800623a <__svfscanf_r+0x182>
 80061aa:	f1aa 0330 	sub.w	r3, sl, #48	; 0x30
 80061ae:	2b09      	cmp	r3, #9
 80061b0:	d8f0      	bhi.n	8006194 <__svfscanf_r+0xdc>
 80061b2:	fb02 a606 	mla	r6, r2, r6, sl
 80061b6:	3e30      	subs	r6, #48	; 0x30
 80061b8:	e0a0      	b.n	80062fc <__svfscanf_r+0x244>
 80061ba:	f1ba 0f4c 	cmp.w	sl, #76	; 0x4c
 80061be:	f000 80a4 	beq.w	800630a <__svfscanf_r+0x252>
 80061c2:	d822      	bhi.n	800620a <__svfscanf_r+0x152>
 80061c4:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
 80061c8:	d002      	beq.n	80061d0 <__svfscanf_r+0x118>
 80061ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80061ce:	d1e1      	bne.n	8006194 <__svfscanf_r+0xdc>
 80061d0:	f04f 0a04 	mov.w	sl, #4
 80061d4:	686b      	ldr	r3, [r5, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f340 80e2 	ble.w	80063a0 <__svfscanf_r+0x2e8>
 80061dc:	0663      	lsls	r3, r4, #25
 80061de:	d408      	bmi.n	80061f2 <__svfscanf_r+0x13a>
 80061e0:	f001 ff90 	bl	8008104 <__locale_ctype_ptr>
 80061e4:	682b      	ldr	r3, [r5, #0]
 80061e6:	781a      	ldrb	r2, [r3, #0]
 80061e8:	4410      	add	r0, r2
 80061ea:	7842      	ldrb	r2, [r0, #1]
 80061ec:	0710      	lsls	r0, r2, #28
 80061ee:	f100 80df 	bmi.w	80063b0 <__svfscanf_r+0x2f8>
 80061f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061f6:	f1ba 0f03 	cmp.w	sl, #3
 80061fa:	f200 80eb 	bhi.w	80063d4 <__svfscanf_r+0x31c>
 80061fe:	e8df f01a 	tbh	[pc, sl, lsl #1]
 8006202:	016f      	.short	0x016f
 8006204:	027401bd 	.word	0x027401bd
 8006208:	033d      	.short	0x033d
 800620a:	f1ba 0f58 	cmp.w	sl, #88	; 0x58
 800620e:	f000 8089 	beq.w	8006324 <__svfscanf_r+0x26c>
 8006212:	f1ba 0f5b 	cmp.w	sl, #91	; 0x5b
 8006216:	f000 808b 	beq.w	8006330 <__svfscanf_r+0x278>
 800621a:	f1ba 0f4f 	cmp.w	sl, #79	; 0x4f
 800621e:	d1b9      	bne.n	8006194 <__svfscanf_r+0xdc>
 8006220:	f044 0401 	orr.w	r4, r4, #1
 8006224:	e022      	b.n	800626c <__svfscanf_r+0x1b4>
 8006226:	f1ba 0f6c 	cmp.w	sl, #108	; 0x6c
 800622a:	d069      	beq.n	8006300 <__svfscanf_r+0x248>
 800622c:	d814      	bhi.n	8006258 <__svfscanf_r+0x1a0>
 800622e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006232:	d804      	bhi.n	800623e <__svfscanf_r+0x186>
 8006234:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006238:	d2ca      	bcs.n	80061d0 <__svfscanf_r+0x118>
 800623a:	4ba7      	ldr	r3, [pc, #668]	; (80064d8 <__svfscanf_r+0x420>)
 800623c:	e06f      	b.n	800631e <__svfscanf_r+0x266>
 800623e:	f1ba 0f68 	cmp.w	sl, #104	; 0x68
 8006242:	d068      	beq.n	8006316 <__svfscanf_r+0x25e>
 8006244:	f1ba 0f69 	cmp.w	sl, #105	; 0x69
 8006248:	d1a4      	bne.n	8006194 <__svfscanf_r+0xdc>
 800624a:	4ba3      	ldr	r3, [pc, #652]	; (80064d8 <__svfscanf_r+0x420>)
 800624c:	9305      	str	r3, [sp, #20]
 800624e:	2300      	movs	r3, #0
 8006250:	9303      	str	r3, [sp, #12]
 8006252:	f04f 0a03 	mov.w	sl, #3
 8006256:	e7bd      	b.n	80061d4 <__svfscanf_r+0x11c>
 8006258:	f1ba 0f70 	cmp.w	sl, #112	; 0x70
 800625c:	d077      	beq.n	800634e <__svfscanf_r+0x296>
 800625e:	d809      	bhi.n	8006274 <__svfscanf_r+0x1bc>
 8006260:	f1ba 0f6e 	cmp.w	sl, #110	; 0x6e
 8006264:	d076      	beq.n	8006354 <__svfscanf_r+0x29c>
 8006266:	f1ba 0f6f 	cmp.w	sl, #111	; 0x6f
 800626a:	d193      	bne.n	8006194 <__svfscanf_r+0xdc>
 800626c:	4b9b      	ldr	r3, [pc, #620]	; (80064dc <__svfscanf_r+0x424>)
 800626e:	9305      	str	r3, [sp, #20]
 8006270:	2308      	movs	r3, #8
 8006272:	e7ed      	b.n	8006250 <__svfscanf_r+0x198>
 8006274:	f1ba 0f75 	cmp.w	sl, #117	; 0x75
 8006278:	d050      	beq.n	800631c <__svfscanf_r+0x264>
 800627a:	f1ba 0f78 	cmp.w	sl, #120	; 0x78
 800627e:	d051      	beq.n	8006324 <__svfscanf_r+0x26c>
 8006280:	f1ba 0f73 	cmp.w	sl, #115	; 0x73
 8006284:	d186      	bne.n	8006194 <__svfscanf_r+0xdc>
 8006286:	f04f 0a02 	mov.w	sl, #2
 800628a:	e7a3      	b.n	80061d4 <__svfscanf_r+0x11c>
 800628c:	686b      	ldr	r3, [r5, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	dd10      	ble.n	80062b4 <__svfscanf_r+0x1fc>
 8006292:	9a06      	ldr	r2, [sp, #24]
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800629a:	781a      	ldrb	r2, [r3, #0]
 800629c:	4291      	cmp	r1, r2
 800629e:	d023      	beq.n	80062e8 <__svfscanf_r+0x230>
 80062a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062a2:	07da      	lsls	r2, r3, #31
 80062a4:	d41b      	bmi.n	80062de <__svfscanf_r+0x226>
 80062a6:	89ab      	ldrh	r3, [r5, #12]
 80062a8:	059b      	lsls	r3, r3, #22
 80062aa:	d418      	bmi.n	80062de <__svfscanf_r+0x226>
 80062ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062ae:	f001 ff4a 	bl	8008146 <__retarget_lock_release_recursive>
 80062b2:	e014      	b.n	80062de <__svfscanf_r+0x226>
 80062b4:	4629      	mov	r1, r5
 80062b6:	4640      	mov	r0, r8
 80062b8:	f002 fe14 	bl	8008ee4 <__srefill_r>
 80062bc:	2800      	cmp	r0, #0
 80062be:	d0e8      	beq.n	8006292 <__svfscanf_r+0x1da>
 80062c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062c2:	07dc      	lsls	r4, r3, #31
 80062c4:	d405      	bmi.n	80062d2 <__svfscanf_r+0x21a>
 80062c6:	89ab      	ldrh	r3, [r5, #12]
 80062c8:	0598      	lsls	r0, r3, #22
 80062ca:	d402      	bmi.n	80062d2 <__svfscanf_r+0x21a>
 80062cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062ce:	f001 ff3a 	bl	8008146 <__retarget_lock_release_recursive>
 80062d2:	9b04      	ldr	r3, [sp, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d05f      	beq.n	8006398 <__svfscanf_r+0x2e0>
 80062d8:	89ab      	ldrh	r3, [r5, #12]
 80062da:	0659      	lsls	r1, r3, #25
 80062dc:	d45c      	bmi.n	8006398 <__svfscanf_r+0x2e0>
 80062de:	9804      	ldr	r0, [sp, #16]
 80062e0:	f50d 7d2b 	add.w	sp, sp, #684	; 0x2ac
 80062e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e8:	686a      	ldr	r2, [r5, #4]
 80062ea:	3301      	adds	r3, #1
 80062ec:	3a01      	subs	r2, #1
 80062ee:	606a      	str	r2, [r5, #4]
 80062f0:	602b      	str	r3, [r5, #0]
 80062f2:	f10b 0b01 	add.w	fp, fp, #1
 80062f6:	e701      	b.n	80060fc <__svfscanf_r+0x44>
 80062f8:	f044 0410 	orr.w	r4, r4, #16
 80062fc:	9b06      	ldr	r3, [sp, #24]
 80062fe:	e72f      	b.n	8006160 <__svfscanf_r+0xa8>
 8006300:	7859      	ldrb	r1, [r3, #1]
 8006302:	296c      	cmp	r1, #108	; 0x6c
 8006304:	d104      	bne.n	8006310 <__svfscanf_r+0x258>
 8006306:	3302      	adds	r3, #2
 8006308:	9306      	str	r3, [sp, #24]
 800630a:	f044 0402 	orr.w	r4, r4, #2
 800630e:	e7f5      	b.n	80062fc <__svfscanf_r+0x244>
 8006310:	f044 0401 	orr.w	r4, r4, #1
 8006314:	e7f2      	b.n	80062fc <__svfscanf_r+0x244>
 8006316:	f044 0404 	orr.w	r4, r4, #4
 800631a:	e7ef      	b.n	80062fc <__svfscanf_r+0x244>
 800631c:	4b6f      	ldr	r3, [pc, #444]	; (80064dc <__svfscanf_r+0x424>)
 800631e:	9305      	str	r3, [sp, #20]
 8006320:	230a      	movs	r3, #10
 8006322:	e795      	b.n	8006250 <__svfscanf_r+0x198>
 8006324:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006328:	4b6c      	ldr	r3, [pc, #432]	; (80064dc <__svfscanf_r+0x424>)
 800632a:	9305      	str	r3, [sp, #20]
 800632c:	2310      	movs	r3, #16
 800632e:	e78f      	b.n	8006250 <__svfscanf_r+0x198>
 8006330:	9906      	ldr	r1, [sp, #24]
 8006332:	a812      	add	r0, sp, #72	; 0x48
 8006334:	f002 fe7c 	bl	8009030 <__sccl>
 8006338:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 800633c:	9006      	str	r0, [sp, #24]
 800633e:	f04f 0a01 	mov.w	sl, #1
 8006342:	e747      	b.n	80061d4 <__svfscanf_r+0x11c>
 8006344:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8006348:	f04f 0a00 	mov.w	sl, #0
 800634c:	e742      	b.n	80061d4 <__svfscanf_r+0x11c>
 800634e:	f444 7408 	orr.w	r4, r4, #544	; 0x220
 8006352:	e7e9      	b.n	8006328 <__svfscanf_r+0x270>
 8006354:	06e3      	lsls	r3, r4, #27
 8006356:	f53f aed1 	bmi.w	80060fc <__svfscanf_r+0x44>
 800635a:	f014 0f04 	tst.w	r4, #4
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	f107 0304 	add.w	r3, r7, #4
 8006364:	d003      	beq.n	800636e <__svfscanf_r+0x2b6>
 8006366:	f8a2 b000 	strh.w	fp, [r2]
 800636a:	461f      	mov	r7, r3
 800636c:	e6c6      	b.n	80060fc <__svfscanf_r+0x44>
 800636e:	07e6      	lsls	r6, r4, #31
 8006370:	d502      	bpl.n	8006378 <__svfscanf_r+0x2c0>
 8006372:	f8c2 b000 	str.w	fp, [r2]
 8006376:	e7f8      	b.n	800636a <__svfscanf_r+0x2b2>
 8006378:	07a0      	lsls	r0, r4, #30
 800637a:	d5fa      	bpl.n	8006372 <__svfscanf_r+0x2ba>
 800637c:	4658      	mov	r0, fp
 800637e:	17c1      	asrs	r1, r0, #31
 8006380:	e9c2 0100 	strd	r0, r1, [r2]
 8006384:	e7f1      	b.n	800636a <__svfscanf_r+0x2b2>
 8006386:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006388:	07d9      	lsls	r1, r3, #31
 800638a:	d405      	bmi.n	8006398 <__svfscanf_r+0x2e0>
 800638c:	89ab      	ldrh	r3, [r5, #12]
 800638e:	059a      	lsls	r2, r3, #22
 8006390:	d402      	bmi.n	8006398 <__svfscanf_r+0x2e0>
 8006392:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006394:	f001 fed7 	bl	8008146 <__retarget_lock_release_recursive>
 8006398:	f04f 33ff 	mov.w	r3, #4294967295
 800639c:	9304      	str	r3, [sp, #16]
 800639e:	e79e      	b.n	80062de <__svfscanf_r+0x226>
 80063a0:	4629      	mov	r1, r5
 80063a2:	4640      	mov	r0, r8
 80063a4:	f002 fd9e 	bl	8008ee4 <__srefill_r>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	f43f af17 	beq.w	80061dc <__svfscanf_r+0x124>
 80063ae:	e787      	b.n	80062c0 <__svfscanf_r+0x208>
 80063b0:	686a      	ldr	r2, [r5, #4]
 80063b2:	3a01      	subs	r2, #1
 80063b4:	2a00      	cmp	r2, #0
 80063b6:	f10b 0b01 	add.w	fp, fp, #1
 80063ba:	606a      	str	r2, [r5, #4]
 80063bc:	dd02      	ble.n	80063c4 <__svfscanf_r+0x30c>
 80063be:	3301      	adds	r3, #1
 80063c0:	602b      	str	r3, [r5, #0]
 80063c2:	e70d      	b.n	80061e0 <__svfscanf_r+0x128>
 80063c4:	4629      	mov	r1, r5
 80063c6:	4640      	mov	r0, r8
 80063c8:	f002 fd8c 	bl	8008ee4 <__srefill_r>
 80063cc:	2800      	cmp	r0, #0
 80063ce:	f43f af07 	beq.w	80061e0 <__svfscanf_r+0x128>
 80063d2:	e775      	b.n	80062c0 <__svfscanf_r+0x208>
 80063d4:	2e00      	cmp	r6, #0
 80063d6:	bf08      	it	eq
 80063d8:	2601      	moveq	r6, #1
 80063da:	f014 0301 	ands.w	r3, r4, #1
 80063de:	f004 0410 	and.w	r4, r4, #16
 80063e2:	d04d      	beq.n	8006480 <__svfscanf_r+0x3c8>
 80063e4:	2208      	movs	r2, #8
 80063e6:	2100      	movs	r1, #0
 80063e8:	a810      	add	r0, sp, #64	; 0x40
 80063ea:	f7fe fdb1 	bl	8004f50 <memset>
 80063ee:	bb74      	cbnz	r4, 800644e <__svfscanf_r+0x396>
 80063f0:	f8d7 a000 	ldr.w	sl, [r7]
 80063f4:	3704      	adds	r7, #4
 80063f6:	2300      	movs	r3, #0
 80063f8:	2e00      	cmp	r6, #0
 80063fa:	d039      	beq.n	8006470 <__svfscanf_r+0x3b8>
 80063fc:	9307      	str	r3, [sp, #28]
 80063fe:	f001 fe6f 	bl	80080e0 <__locale_mb_cur_max>
 8006402:	9b07      	ldr	r3, [sp, #28]
 8006404:	4283      	cmp	r3, r0
 8006406:	f43f af5b 	beq.w	80062c0 <__svfscanf_r+0x208>
 800640a:	682a      	ldr	r2, [r5, #0]
 800640c:	a852      	add	r0, sp, #328	; 0x148
 800640e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006412:	54c1      	strb	r1, [r0, r3]
 8006414:	f103 0901 	add.w	r9, r3, #1
 8006418:	686b      	ldr	r3, [r5, #4]
 800641a:	3b01      	subs	r3, #1
 800641c:	e885 000c 	stmia.w	r5, {r2, r3}
 8006420:	ab10      	add	r3, sp, #64	; 0x40
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	4602      	mov	r2, r0
 8006426:	4651      	mov	r1, sl
 8006428:	464b      	mov	r3, r9
 800642a:	4640      	mov	r0, r8
 800642c:	f002 f90e 	bl	800864c <_mbrtowc_r>
 8006430:	1c41      	adds	r1, r0, #1
 8006432:	f43f af45 	beq.w	80062c0 <__svfscanf_r+0x208>
 8006436:	b968      	cbnz	r0, 8006454 <__svfscanf_r+0x39c>
 8006438:	b90c      	cbnz	r4, 800643e <__svfscanf_r+0x386>
 800643a:	f8ca 4000 	str.w	r4, [sl]
 800643e:	44cb      	add	fp, r9
 8006440:	3e01      	subs	r6, #1
 8006442:	b90c      	cbnz	r4, 8006448 <__svfscanf_r+0x390>
 8006444:	f10a 0a04 	add.w	sl, sl, #4
 8006448:	f04f 0900 	mov.w	r9, #0
 800644c:	e004      	b.n	8006458 <__svfscanf_r+0x3a0>
 800644e:	f04f 0a00 	mov.w	sl, #0
 8006452:	e7d0      	b.n	80063f6 <__svfscanf_r+0x33e>
 8006454:	3002      	adds	r0, #2
 8006456:	d1f2      	bne.n	800643e <__svfscanf_r+0x386>
 8006458:	686b      	ldr	r3, [r5, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	dc0e      	bgt.n	800647c <__svfscanf_r+0x3c4>
 800645e:	4629      	mov	r1, r5
 8006460:	4640      	mov	r0, r8
 8006462:	f002 fd3f 	bl	8008ee4 <__srefill_r>
 8006466:	b148      	cbz	r0, 800647c <__svfscanf_r+0x3c4>
 8006468:	f1b9 0f00 	cmp.w	r9, #0
 800646c:	f47f af28 	bne.w	80062c0 <__svfscanf_r+0x208>
 8006470:	2c00      	cmp	r4, #0
 8006472:	f47f ae43 	bne.w	80060fc <__svfscanf_r+0x44>
 8006476:	9b04      	ldr	r3, [sp, #16]
 8006478:	3301      	adds	r3, #1
 800647a:	e63e      	b.n	80060fa <__svfscanf_r+0x42>
 800647c:	464b      	mov	r3, r9
 800647e:	e7bb      	b.n	80063f8 <__svfscanf_r+0x340>
 8006480:	b1cc      	cbz	r4, 80064b6 <__svfscanf_r+0x3fe>
 8006482:	461c      	mov	r4, r3
 8006484:	686b      	ldr	r3, [r5, #4]
 8006486:	682a      	ldr	r2, [r5, #0]
 8006488:	42b3      	cmp	r3, r6
 800648a:	da0e      	bge.n	80064aa <__svfscanf_r+0x3f2>
 800648c:	441c      	add	r4, r3
 800648e:	1af6      	subs	r6, r6, r3
 8006490:	4413      	add	r3, r2
 8006492:	602b      	str	r3, [r5, #0]
 8006494:	4629      	mov	r1, r5
 8006496:	4640      	mov	r0, r8
 8006498:	f002 fd24 	bl	8008ee4 <__srefill_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	d0f1      	beq.n	8006484 <__svfscanf_r+0x3cc>
 80064a0:	2c00      	cmp	r4, #0
 80064a2:	f43f af0d 	beq.w	80062c0 <__svfscanf_r+0x208>
 80064a6:	44a3      	add	fp, r4
 80064a8:	e628      	b.n	80060fc <__svfscanf_r+0x44>
 80064aa:	1b9b      	subs	r3, r3, r6
 80064ac:	4434      	add	r4, r6
 80064ae:	4416      	add	r6, r2
 80064b0:	606b      	str	r3, [r5, #4]
 80064b2:	602e      	str	r6, [r5, #0]
 80064b4:	e7f7      	b.n	80064a6 <__svfscanf_r+0x3ee>
 80064b6:	9500      	str	r5, [sp, #0]
 80064b8:	4633      	mov	r3, r6
 80064ba:	2201      	movs	r2, #1
 80064bc:	6839      	ldr	r1, [r7, #0]
 80064be:	4640      	mov	r0, r8
 80064c0:	1d3c      	adds	r4, r7, #4
 80064c2:	f001 fc37 	bl	8007d34 <_fread_r>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f43f aefa 	beq.w	80062c0 <__svfscanf_r+0x208>
 80064cc:	4483      	add	fp, r0
 80064ce:	9b04      	ldr	r3, [sp, #16]
 80064d0:	3301      	adds	r3, #1
 80064d2:	9304      	str	r3, [sp, #16]
 80064d4:	4627      	mov	r7, r4
 80064d6:	e611      	b.n	80060fc <__svfscanf_r+0x44>
 80064d8:	08009ea1 	.word	0x08009ea1
 80064dc:	0800a12d 	.word	0x0800a12d
 80064e0:	2e00      	cmp	r6, #0
 80064e2:	bf08      	it	eq
 80064e4:	f04f 36ff 	moveq.w	r6, #4294967295
 80064e8:	06e2      	lsls	r2, r4, #27
 80064ea:	d51b      	bpl.n	8006524 <__svfscanf_r+0x46c>
 80064ec:	2400      	movs	r4, #0
 80064ee:	f10d 0948 	add.w	r9, sp, #72	; 0x48
 80064f2:	682b      	ldr	r3, [r5, #0]
 80064f4:	781a      	ldrb	r2, [r3, #0]
 80064f6:	f819 2002 	ldrb.w	r2, [r9, r2]
 80064fa:	b912      	cbnz	r2, 8006502 <__svfscanf_r+0x44a>
 80064fc:	2c00      	cmp	r4, #0
 80064fe:	d1d2      	bne.n	80064a6 <__svfscanf_r+0x3ee>
 8006500:	e6ce      	b.n	80062a0 <__svfscanf_r+0x1e8>
 8006502:	686a      	ldr	r2, [r5, #4]
 8006504:	3401      	adds	r4, #1
 8006506:	3a01      	subs	r2, #1
 8006508:	3301      	adds	r3, #1
 800650a:	42a6      	cmp	r6, r4
 800650c:	606a      	str	r2, [r5, #4]
 800650e:	602b      	str	r3, [r5, #0]
 8006510:	d0c9      	beq.n	80064a6 <__svfscanf_r+0x3ee>
 8006512:	2a00      	cmp	r2, #0
 8006514:	dced      	bgt.n	80064f2 <__svfscanf_r+0x43a>
 8006516:	4629      	mov	r1, r5
 8006518:	4640      	mov	r0, r8
 800651a:	f002 fce3 	bl	8008ee4 <__srefill_r>
 800651e:	2800      	cmp	r0, #0
 8006520:	d0e7      	beq.n	80064f2 <__svfscanf_r+0x43a>
 8006522:	e7c0      	b.n	80064a6 <__svfscanf_r+0x3ee>
 8006524:	683c      	ldr	r4, [r7, #0]
 8006526:	f107 0904 	add.w	r9, r7, #4
 800652a:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
 800652e:	4627      	mov	r7, r4
 8006530:	682b      	ldr	r3, [r5, #0]
 8006532:	781a      	ldrb	r2, [r3, #0]
 8006534:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8006538:	b1b2      	cbz	r2, 8006568 <__svfscanf_r+0x4b0>
 800653a:	686a      	ldr	r2, [r5, #4]
 800653c:	3a01      	subs	r2, #1
 800653e:	606a      	str	r2, [r5, #4]
 8006540:	1c5a      	adds	r2, r3, #1
 8006542:	602a      	str	r2, [r5, #0]
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	f807 3b01 	strb.w	r3, [r7], #1
 800654a:	1bf3      	subs	r3, r6, r7
 800654c:	42dc      	cmn	r4, r3
 800654e:	d00b      	beq.n	8006568 <__svfscanf_r+0x4b0>
 8006550:	686b      	ldr	r3, [r5, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	dcec      	bgt.n	8006530 <__svfscanf_r+0x478>
 8006556:	4629      	mov	r1, r5
 8006558:	4640      	mov	r0, r8
 800655a:	f002 fcc3 	bl	8008ee4 <__srefill_r>
 800655e:	2800      	cmp	r0, #0
 8006560:	d0e6      	beq.n	8006530 <__svfscanf_r+0x478>
 8006562:	42bc      	cmp	r4, r7
 8006564:	f43f aeac 	beq.w	80062c0 <__svfscanf_r+0x208>
 8006568:	1b3c      	subs	r4, r7, r4
 800656a:	f43f ae99 	beq.w	80062a0 <__svfscanf_r+0x1e8>
 800656e:	2300      	movs	r3, #0
 8006570:	703b      	strb	r3, [r7, #0]
 8006572:	9b04      	ldr	r3, [sp, #16]
 8006574:	3301      	adds	r3, #1
 8006576:	9304      	str	r3, [sp, #16]
 8006578:	464f      	mov	r7, r9
 800657a:	e794      	b.n	80064a6 <__svfscanf_r+0x3ee>
 800657c:	2e00      	cmp	r6, #0
 800657e:	bf08      	it	eq
 8006580:	f04f 36ff 	moveq.w	r6, #4294967295
 8006584:	f014 0901 	ands.w	r9, r4, #1
 8006588:	f004 0410 	and.w	r4, r4, #16
 800658c:	d06a      	beq.n	8006664 <__svfscanf_r+0x5ac>
 800658e:	2208      	movs	r2, #8
 8006590:	2100      	movs	r1, #0
 8006592:	a810      	add	r0, sp, #64	; 0x40
 8006594:	f7fe fcdc 	bl	8004f50 <memset>
 8006598:	2c00      	cmp	r4, #0
 800659a:	d13e      	bne.n	800661a <__svfscanf_r+0x562>
 800659c:	f8d7 9000 	ldr.w	r9, [r7]
 80065a0:	3704      	adds	r7, #4
 80065a2:	2300      	movs	r3, #0
 80065a4:	9307      	str	r3, [sp, #28]
 80065a6:	f001 fdad 	bl	8008104 <__locale_ctype_ptr>
 80065aa:	682a      	ldr	r2, [r5, #0]
 80065ac:	7812      	ldrb	r2, [r2, #0]
 80065ae:	4410      	add	r0, r2
 80065b0:	7842      	ldrb	r2, [r0, #1]
 80065b2:	0711      	lsls	r1, r2, #28
 80065b4:	d42b      	bmi.n	800660e <__svfscanf_r+0x556>
 80065b6:	9b07      	ldr	r3, [sp, #28]
 80065b8:	b34e      	cbz	r6, 800660e <__svfscanf_r+0x556>
 80065ba:	9307      	str	r3, [sp, #28]
 80065bc:	f001 fd90 	bl	80080e0 <__locale_mb_cur_max>
 80065c0:	9b07      	ldr	r3, [sp, #28]
 80065c2:	4283      	cmp	r3, r0
 80065c4:	f43f ae7c 	beq.w	80062c0 <__svfscanf_r+0x208>
 80065c8:	682a      	ldr	r2, [r5, #0]
 80065ca:	a852      	add	r0, sp, #328	; 0x148
 80065cc:	f812 1b01 	ldrb.w	r1, [r2], #1
 80065d0:	54c1      	strb	r1, [r0, r3]
 80065d2:	f103 0a01 	add.w	sl, r3, #1
 80065d6:	686b      	ldr	r3, [r5, #4]
 80065d8:	3b01      	subs	r3, #1
 80065da:	e885 000c 	stmia.w	r5, {r2, r3}
 80065de:	ab10      	add	r3, sp, #64	; 0x40
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	4602      	mov	r2, r0
 80065e4:	4653      	mov	r3, sl
 80065e6:	4649      	mov	r1, r9
 80065e8:	4640      	mov	r0, r8
 80065ea:	f002 f82f 	bl	800864c <_mbrtowc_r>
 80065ee:	1c43      	adds	r3, r0, #1
 80065f0:	f43f ae66 	beq.w	80062c0 <__svfscanf_r+0x208>
 80065f4:	b9a0      	cbnz	r0, 8006620 <__svfscanf_r+0x568>
 80065f6:	f8c9 0000 	str.w	r0, [r9]
 80065fa:	f8d9 0000 	ldr.w	r0, [r9]
 80065fe:	f001 fd61 	bl	80080c4 <iswspace>
 8006602:	4603      	mov	r3, r0
 8006604:	b1c8      	cbz	r0, 800663a <__svfscanf_r+0x582>
 8006606:	ae52      	add	r6, sp, #328	; 0x148
 8006608:	f1ba 0f00 	cmp.w	sl, #0
 800660c:	d10c      	bne.n	8006628 <__svfscanf_r+0x570>
 800660e:	2c00      	cmp	r4, #0
 8006610:	f47f ad74 	bne.w	80060fc <__svfscanf_r+0x44>
 8006614:	f8c9 4000 	str.w	r4, [r9]
 8006618:	e72d      	b.n	8006476 <__svfscanf_r+0x3be>
 800661a:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
 800661e:	e7c0      	b.n	80065a2 <__svfscanf_r+0x4ea>
 8006620:	3002      	adds	r0, #2
 8006622:	d1ea      	bne.n	80065fa <__svfscanf_r+0x542>
 8006624:	4653      	mov	r3, sl
 8006626:	e00e      	b.n	8006646 <__svfscanf_r+0x58e>
 8006628:	f10a 3aff 	add.w	sl, sl, #4294967295
 800662c:	462a      	mov	r2, r5
 800662e:	f816 100a 	ldrb.w	r1, [r6, sl]
 8006632:	4640      	mov	r0, r8
 8006634:	f004 fe50 	bl	800b2d8 <_ungetc_r>
 8006638:	e7e6      	b.n	8006608 <__svfscanf_r+0x550>
 800663a:	44d3      	add	fp, sl
 800663c:	3e01      	subs	r6, #1
 800663e:	b914      	cbnz	r4, 8006646 <__svfscanf_r+0x58e>
 8006640:	f109 0904 	add.w	r9, r9, #4
 8006644:	4623      	mov	r3, r4
 8006646:	686a      	ldr	r2, [r5, #4]
 8006648:	2a00      	cmp	r2, #0
 800664a:	dcab      	bgt.n	80065a4 <__svfscanf_r+0x4ec>
 800664c:	4629      	mov	r1, r5
 800664e:	4640      	mov	r0, r8
 8006650:	9307      	str	r3, [sp, #28]
 8006652:	f002 fc47 	bl	8008ee4 <__srefill_r>
 8006656:	9b07      	ldr	r3, [sp, #28]
 8006658:	2800      	cmp	r0, #0
 800665a:	d0a3      	beq.n	80065a4 <__svfscanf_r+0x4ec>
 800665c:	2b00      	cmp	r3, #0
 800665e:	f47f ae2f 	bne.w	80062c0 <__svfscanf_r+0x208>
 8006662:	e7d4      	b.n	800660e <__svfscanf_r+0x556>
 8006664:	2c00      	cmp	r4, #0
 8006666:	d136      	bne.n	80066d6 <__svfscanf_r+0x61e>
 8006668:	f8d7 9000 	ldr.w	r9, [r7]
 800666c:	1d3c      	adds	r4, r7, #4
 800666e:	464f      	mov	r7, r9
 8006670:	f001 fd48 	bl	8008104 <__locale_ctype_ptr>
 8006674:	682a      	ldr	r2, [r5, #0]
 8006676:	7813      	ldrb	r3, [r2, #0]
 8006678:	4418      	add	r0, r3
 800667a:	7843      	ldrb	r3, [r0, #1]
 800667c:	071b      	lsls	r3, r3, #28
 800667e:	d414      	bmi.n	80066aa <__svfscanf_r+0x5f2>
 8006680:	686b      	ldr	r3, [r5, #4]
 8006682:	3b01      	subs	r3, #1
 8006684:	606b      	str	r3, [r5, #4]
 8006686:	1c53      	adds	r3, r2, #1
 8006688:	602b      	str	r3, [r5, #0]
 800668a:	7813      	ldrb	r3, [r2, #0]
 800668c:	f807 3b01 	strb.w	r3, [r7], #1
 8006690:	1bf3      	subs	r3, r6, r7
 8006692:	eb19 0f03 	cmn.w	r9, r3
 8006696:	d008      	beq.n	80066aa <__svfscanf_r+0x5f2>
 8006698:	686b      	ldr	r3, [r5, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	dce8      	bgt.n	8006670 <__svfscanf_r+0x5b8>
 800669e:	4629      	mov	r1, r5
 80066a0:	4640      	mov	r0, r8
 80066a2:	f002 fc1f 	bl	8008ee4 <__srefill_r>
 80066a6:	2800      	cmp	r0, #0
 80066a8:	d0e2      	beq.n	8006670 <__svfscanf_r+0x5b8>
 80066aa:	2300      	movs	r3, #0
 80066ac:	703b      	strb	r3, [r7, #0]
 80066ae:	eba7 0709 	sub.w	r7, r7, r9
 80066b2:	44bb      	add	fp, r7
 80066b4:	e70b      	b.n	80064ce <__svfscanf_r+0x416>
 80066b6:	686a      	ldr	r2, [r5, #4]
 80066b8:	f109 0901 	add.w	r9, r9, #1
 80066bc:	3a01      	subs	r2, #1
 80066be:	3301      	adds	r3, #1
 80066c0:	454e      	cmp	r6, r9
 80066c2:	606a      	str	r2, [r5, #4]
 80066c4:	602b      	str	r3, [r5, #0]
 80066c6:	d00e      	beq.n	80066e6 <__svfscanf_r+0x62e>
 80066c8:	2a00      	cmp	r2, #0
 80066ca:	dc04      	bgt.n	80066d6 <__svfscanf_r+0x61e>
 80066cc:	4629      	mov	r1, r5
 80066ce:	4640      	mov	r0, r8
 80066d0:	f002 fc08 	bl	8008ee4 <__srefill_r>
 80066d4:	b938      	cbnz	r0, 80066e6 <__svfscanf_r+0x62e>
 80066d6:	f001 fd15 	bl	8008104 <__locale_ctype_ptr>
 80066da:	682b      	ldr	r3, [r5, #0]
 80066dc:	781a      	ldrb	r2, [r3, #0]
 80066de:	4410      	add	r0, r2
 80066e0:	7842      	ldrb	r2, [r0, #1]
 80066e2:	0712      	lsls	r2, r2, #28
 80066e4:	d5e7      	bpl.n	80066b6 <__svfscanf_r+0x5fe>
 80066e6:	44cb      	add	fp, r9
 80066e8:	e508      	b.n	80060fc <__svfscanf_r+0x44>
 80066ea:	1e73      	subs	r3, r6, #1
 80066ec:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80066f0:	bf88      	it	hi
 80066f2:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 80066f6:	f04f 0300 	mov.w	r3, #0
 80066fa:	bf8a      	itet	hi
 80066fc:	eb06 0a00 	addhi.w	sl, r6, r0
 8006700:	f04f 0a00 	movls.w	sl, #0
 8006704:	f240 165d 	movwhi	r6, #349	; 0x15d
 8006708:	f444 6458 	orr.w	r4, r4, #3456	; 0xd80
 800670c:	9307      	str	r3, [sp, #28]
 800670e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006712:	682a      	ldr	r2, [r5, #0]
 8006714:	7813      	ldrb	r3, [r2, #0]
 8006716:	2b39      	cmp	r3, #57	; 0x39
 8006718:	d82d      	bhi.n	8006776 <__svfscanf_r+0x6be>
 800671a:	2b38      	cmp	r3, #56	; 0x38
 800671c:	d275      	bcs.n	800680a <__svfscanf_r+0x752>
 800671e:	2b30      	cmp	r3, #48	; 0x30
 8006720:	d045      	beq.n	80067ae <__svfscanf_r+0x6f6>
 8006722:	d86a      	bhi.n	80067fa <__svfscanf_r+0x742>
 8006724:	2b2b      	cmp	r3, #43	; 0x2b
 8006726:	d078      	beq.n	800681a <__svfscanf_r+0x762>
 8006728:	2b2d      	cmp	r3, #45	; 0x2d
 800672a:	d076      	beq.n	800681a <__svfscanf_r+0x762>
 800672c:	05e3      	lsls	r3, r4, #23
 800672e:	d50f      	bpl.n	8006750 <__svfscanf_r+0x698>
 8006730:	ab52      	add	r3, sp, #328	; 0x148
 8006732:	4599      	cmp	r9, r3
 8006734:	d908      	bls.n	8006748 <__svfscanf_r+0x690>
 8006736:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 800673a:	462a      	mov	r2, r5
 800673c:	4640      	mov	r0, r8
 800673e:	f004 fdcb 	bl	800b2d8 <_ungetc_r>
 8006742:	f109 36ff 	add.w	r6, r9, #4294967295
 8006746:	46b1      	mov	r9, r6
 8006748:	ab52      	add	r3, sp, #328	; 0x148
 800674a:	4599      	cmp	r9, r3
 800674c:	f43f ada8 	beq.w	80062a0 <__svfscanf_r+0x1e8>
 8006750:	f014 0210 	ands.w	r2, r4, #16
 8006754:	f040 8088 	bne.w	8006868 <__svfscanf_r+0x7b0>
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	9e05      	ldr	r6, [sp, #20]
 800675c:	f889 2000 	strb.w	r2, [r9]
 8006760:	a952      	add	r1, sp, #328	; 0x148
 8006762:	4640      	mov	r0, r8
 8006764:	47b0      	blx	r6
 8006766:	f014 0f20 	tst.w	r4, #32
 800676a:	f107 0304 	add.w	r3, r7, #4
 800676e:	d060      	beq.n	8006832 <__svfscanf_r+0x77a>
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	6010      	str	r0, [r2, #0]
 8006774:	e061      	b.n	800683a <__svfscanf_r+0x782>
 8006776:	2b58      	cmp	r3, #88	; 0x58
 8006778:	d00d      	beq.n	8006796 <__svfscanf_r+0x6de>
 800677a:	d806      	bhi.n	800678a <__svfscanf_r+0x6d2>
 800677c:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
 8006780:	2905      	cmp	r1, #5
 8006782:	d8d3      	bhi.n	800672c <__svfscanf_r+0x674>
 8006784:	9903      	ldr	r1, [sp, #12]
 8006786:	290a      	cmp	r1, #10
 8006788:	e045      	b.n	8006816 <__svfscanf_r+0x75e>
 800678a:	2b61      	cmp	r3, #97	; 0x61
 800678c:	d3ce      	bcc.n	800672c <__svfscanf_r+0x674>
 800678e:	2b66      	cmp	r3, #102	; 0x66
 8006790:	d9f8      	bls.n	8006784 <__svfscanf_r+0x6cc>
 8006792:	2b78      	cmp	r3, #120	; 0x78
 8006794:	d1ca      	bne.n	800672c <__svfscanf_r+0x674>
 8006796:	f404 61c0 	and.w	r1, r4, #1536	; 0x600
 800679a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800679e:	d1c5      	bne.n	800672c <__svfscanf_r+0x674>
 80067a0:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 80067a4:	2110      	movs	r1, #16
 80067a6:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 80067aa:	9103      	str	r1, [sp, #12]
 80067ac:	e00b      	b.n	80067c6 <__svfscanf_r+0x70e>
 80067ae:	0521      	lsls	r1, r4, #20
 80067b0:	d509      	bpl.n	80067c6 <__svfscanf_r+0x70e>
 80067b2:	9903      	ldr	r1, [sp, #12]
 80067b4:	b919      	cbnz	r1, 80067be <__svfscanf_r+0x706>
 80067b6:	2108      	movs	r1, #8
 80067b8:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80067bc:	9103      	str	r1, [sp, #12]
 80067be:	0560      	lsls	r0, r4, #21
 80067c0:	d506      	bpl.n	80067d0 <__svfscanf_r+0x718>
 80067c2:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 80067c6:	f889 3000 	strb.w	r3, [r9]
 80067ca:	f109 0901 	add.w	r9, r9, #1
 80067ce:	e00a      	b.n	80067e6 <__svfscanf_r+0x72e>
 80067d0:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 80067d4:	f1ba 0f00 	cmp.w	sl, #0
 80067d8:	d002      	beq.n	80067e0 <__svfscanf_r+0x728>
 80067da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067de:	3601      	adds	r6, #1
 80067e0:	9b07      	ldr	r3, [sp, #28]
 80067e2:	3301      	adds	r3, #1
 80067e4:	9307      	str	r3, [sp, #28]
 80067e6:	686b      	ldr	r3, [r5, #4]
 80067e8:	3b01      	subs	r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	606b      	str	r3, [r5, #4]
 80067ee:	dd19      	ble.n	8006824 <__svfscanf_r+0x76c>
 80067f0:	3201      	adds	r2, #1
 80067f2:	602a      	str	r2, [r5, #0]
 80067f4:	3e01      	subs	r6, #1
 80067f6:	d18c      	bne.n	8006712 <__svfscanf_r+0x65a>
 80067f8:	e798      	b.n	800672c <__svfscanf_r+0x674>
 80067fa:	9803      	ldr	r0, [sp, #12]
 80067fc:	49ae      	ldr	r1, [pc, #696]	; (8006ab8 <__svfscanf_r+0xa00>)
 80067fe:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 8006802:	9103      	str	r1, [sp, #12]
 8006804:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8006808:	e7dd      	b.n	80067c6 <__svfscanf_r+0x70e>
 800680a:	9803      	ldr	r0, [sp, #12]
 800680c:	49aa      	ldr	r1, [pc, #680]	; (8006ab8 <__svfscanf_r+0xa00>)
 800680e:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 8006812:	9103      	str	r1, [sp, #12]
 8006814:	2908      	cmp	r1, #8
 8006816:	dcf5      	bgt.n	8006804 <__svfscanf_r+0x74c>
 8006818:	e788      	b.n	800672c <__svfscanf_r+0x674>
 800681a:	0621      	lsls	r1, r4, #24
 800681c:	d586      	bpl.n	800672c <__svfscanf_r+0x674>
 800681e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8006822:	e7d0      	b.n	80067c6 <__svfscanf_r+0x70e>
 8006824:	4629      	mov	r1, r5
 8006826:	4640      	mov	r0, r8
 8006828:	f002 fb5c 	bl	8008ee4 <__srefill_r>
 800682c:	2800      	cmp	r0, #0
 800682e:	d0e1      	beq.n	80067f4 <__svfscanf_r+0x73c>
 8006830:	e77c      	b.n	800672c <__svfscanf_r+0x674>
 8006832:	0766      	lsls	r6, r4, #29
 8006834:	d503      	bpl.n	800683e <__svfscanf_r+0x786>
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	8010      	strh	r0, [r2, #0]
 800683a:	461f      	mov	r7, r3
 800683c:	e011      	b.n	8006862 <__svfscanf_r+0x7aa>
 800683e:	f014 0201 	ands.w	r2, r4, #1
 8006842:	d195      	bne.n	8006770 <__svfscanf_r+0x6b8>
 8006844:	07a4      	lsls	r4, r4, #30
 8006846:	d593      	bpl.n	8006770 <__svfscanf_r+0x6b8>
 8006848:	4b9c      	ldr	r3, [pc, #624]	; (8006abc <__svfscanf_r+0xa04>)
 800684a:	9905      	ldr	r1, [sp, #20]
 800684c:	4299      	cmp	r1, r3
 800684e:	4640      	mov	r0, r8
 8006850:	9b03      	ldr	r3, [sp, #12]
 8006852:	a952      	add	r1, sp, #328	; 0x148
 8006854:	d10f      	bne.n	8006876 <__svfscanf_r+0x7be>
 8006856:	f003 fd1b 	bl	800a290 <_strtoull_r>
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	e9c3 0100 	strd	r0, r1, [r3]
 8006860:	3704      	adds	r7, #4
 8006862:	9b04      	ldr	r3, [sp, #16]
 8006864:	3301      	adds	r3, #1
 8006866:	9304      	str	r3, [sp, #16]
 8006868:	ab52      	add	r3, sp, #328	; 0x148
 800686a:	eba9 0903 	sub.w	r9, r9, r3
 800686e:	9b07      	ldr	r3, [sp, #28]
 8006870:	444b      	add	r3, r9
 8006872:	449b      	add	fp, r3
 8006874:	e442      	b.n	80060fc <__svfscanf_r+0x44>
 8006876:	f003 fbc9 	bl	800a00c <_strtoll_r>
 800687a:	e7ee      	b.n	800685a <__svfscanf_r+0x7a2>
 800687c:	4640      	mov	r0, r8
 800687e:	f001 fc51 	bl	8008124 <_localeconv_r>
 8006882:	6803      	ldr	r3, [r0, #0]
 8006884:	930c      	str	r3, [sp, #48]	; 0x30
 8006886:	1e73      	subs	r3, r6, #1
 8006888:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800688c:	bf88      	it	hi
 800688e:	f46f 71ae 	mvnhi.w	r1, #348	; 0x15c
 8006892:	f04f 0300 	mov.w	r3, #0
 8006896:	bf8a      	itet	hi
 8006898:	eb06 0c01 	addhi.w	ip, r6, r1
 800689c:	f04f 0c00 	movls.w	ip, #0
 80068a0:	f240 165d 	movwhi	r6, #349	; 0x15d
 80068a4:	f444 64f0 	orr.w	r4, r4, #1920	; 0x780
 80068a8:	930a      	str	r3, [sp, #40]	; 0x28
 80068aa:	9309      	str	r3, [sp, #36]	; 0x24
 80068ac:	9307      	str	r3, [sp, #28]
 80068ae:	9308      	str	r3, [sp, #32]
 80068b0:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 80068b4:	682a      	ldr	r2, [r5, #0]
 80068b6:	920b      	str	r2, [sp, #44]	; 0x2c
 80068b8:	7811      	ldrb	r1, [r2, #0]
 80068ba:	294e      	cmp	r1, #78	; 0x4e
 80068bc:	f000 80a0 	beq.w	8006a00 <__svfscanf_r+0x948>
 80068c0:	d83c      	bhi.n	800693c <__svfscanf_r+0x884>
 80068c2:	2939      	cmp	r1, #57	; 0x39
 80068c4:	d80e      	bhi.n	80068e4 <__svfscanf_r+0x82c>
 80068c6:	2931      	cmp	r1, #49	; 0x31
 80068c8:	f080 8090 	bcs.w	80069ec <__svfscanf_r+0x934>
 80068cc:	292d      	cmp	r1, #45	; 0x2d
 80068ce:	d003      	beq.n	80068d8 <__svfscanf_r+0x820>
 80068d0:	2930      	cmp	r1, #48	; 0x30
 80068d2:	d06e      	beq.n	80069b2 <__svfscanf_r+0x8fa>
 80068d4:	292b      	cmp	r1, #43	; 0x2b
 80068d6:	d10b      	bne.n	80068f0 <__svfscanf_r+0x838>
 80068d8:	0620      	lsls	r0, r4, #24
 80068da:	f140 80ac 	bpl.w	8006a36 <__svfscanf_r+0x97e>
 80068de:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 80068e2:	e088      	b.n	80069f6 <__svfscanf_r+0x93e>
 80068e4:	2945      	cmp	r1, #69	; 0x45
 80068e6:	d03c      	beq.n	8006962 <__svfscanf_r+0x8aa>
 80068e8:	d810      	bhi.n	800690c <__svfscanf_r+0x854>
 80068ea:	2941      	cmp	r1, #65	; 0x41
 80068ec:	f000 80a1 	beq.w	8006a32 <__svfscanf_r+0x97a>
 80068f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068f2:	f892 e000 	ldrb.w	lr, [r2]
 80068f6:	458e      	cmp	lr, r1
 80068f8:	f040 809d 	bne.w	8006a36 <__svfscanf_r+0x97e>
 80068fc:	05a2      	lsls	r2, r4, #22
 80068fe:	f140 809a 	bpl.w	8006a36 <__svfscanf_r+0x97e>
 8006902:	9a07      	ldr	r2, [sp, #28]
 8006904:	9208      	str	r2, [sp, #32]
 8006906:	f424 7420 	bic.w	r4, r4, #640	; 0x280
 800690a:	e074      	b.n	80069f6 <__svfscanf_r+0x93e>
 800690c:	2946      	cmp	r1, #70	; 0x46
 800690e:	f000 80aa 	beq.w	8006a66 <__svfscanf_r+0x9ae>
 8006912:	2949      	cmp	r1, #73	; 0x49
 8006914:	d1ec      	bne.n	80068f0 <__svfscanf_r+0x838>
 8006916:	f1b9 0f00 	cmp.w	r9, #0
 800691a:	f040 809e 	bne.w	8006a5a <__svfscanf_r+0x9a2>
 800691e:	9807      	ldr	r0, [sp, #28]
 8006920:	2800      	cmp	r0, #0
 8006922:	f040 808a 	bne.w	8006a3a <__svfscanf_r+0x982>
 8006926:	f404 6ee0 	and.w	lr, r4, #1792	; 0x700
 800692a:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
 800692e:	f040 8086 	bne.w	8006a3e <__svfscanf_r+0x986>
 8006932:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 8006936:	f04f 0901 	mov.w	r9, #1
 800693a:	e05c      	b.n	80069f6 <__svfscanf_r+0x93e>
 800693c:	2966      	cmp	r1, #102	; 0x66
 800693e:	f000 8092 	beq.w	8006a66 <__svfscanf_r+0x9ae>
 8006942:	d827      	bhi.n	8006994 <__svfscanf_r+0x8dc>
 8006944:	2959      	cmp	r1, #89	; 0x59
 8006946:	d02e      	beq.n	80069a6 <__svfscanf_r+0x8ee>
 8006948:	d807      	bhi.n	800695a <__svfscanf_r+0x8a2>
 800694a:	2954      	cmp	r1, #84	; 0x54
 800694c:	d1d0      	bne.n	80068f0 <__svfscanf_r+0x838>
 800694e:	f1b9 0f06 	cmp.w	r9, #6
 8006952:	d170      	bne.n	8006a36 <__svfscanf_r+0x97e>
 8006954:	f04f 0907 	mov.w	r9, #7
 8006958:	e04d      	b.n	80069f6 <__svfscanf_r+0x93e>
 800695a:	2961      	cmp	r1, #97	; 0x61
 800695c:	d069      	beq.n	8006a32 <__svfscanf_r+0x97a>
 800695e:	2965      	cmp	r1, #101	; 0x65
 8006960:	d1c6      	bne.n	80068f0 <__svfscanf_r+0x838>
 8006962:	f404 6ea0 	and.w	lr, r4, #1280	; 0x500
 8006966:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 800696a:	d004      	beq.n	8006976 <__svfscanf_r+0x8be>
 800696c:	0562      	lsls	r2, r4, #21
 800696e:	d562      	bpl.n	8006a36 <__svfscanf_r+0x97e>
 8006970:	9807      	ldr	r0, [sp, #28]
 8006972:	2800      	cmp	r0, #0
 8006974:	d063      	beq.n	8006a3e <__svfscanf_r+0x986>
 8006976:	05a0      	lsls	r0, r4, #22
 8006978:	d405      	bmi.n	8006986 <__svfscanf_r+0x8ce>
 800697a:	9807      	ldr	r0, [sp, #28]
 800697c:	9a08      	ldr	r2, [sp, #32]
 800697e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8006982:	1a80      	subs	r0, r0, r2
 8006984:	9009      	str	r0, [sp, #36]	; 0x24
 8006986:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 800698a:	2200      	movs	r2, #0
 800698c:	f444 74c0 	orr.w	r4, r4, #384	; 0x180
 8006990:	9207      	str	r2, [sp, #28]
 8006992:	e030      	b.n	80069f6 <__svfscanf_r+0x93e>
 8006994:	296e      	cmp	r1, #110	; 0x6e
 8006996:	d033      	beq.n	8006a00 <__svfscanf_r+0x948>
 8006998:	d801      	bhi.n	800699e <__svfscanf_r+0x8e6>
 800699a:	2969      	cmp	r1, #105	; 0x69
 800699c:	e7ba      	b.n	8006914 <__svfscanf_r+0x85c>
 800699e:	2974      	cmp	r1, #116	; 0x74
 80069a0:	d0d5      	beq.n	800694e <__svfscanf_r+0x896>
 80069a2:	2979      	cmp	r1, #121	; 0x79
 80069a4:	d1a4      	bne.n	80068f0 <__svfscanf_r+0x838>
 80069a6:	f1b9 0f07 	cmp.w	r9, #7
 80069aa:	d144      	bne.n	8006a36 <__svfscanf_r+0x97e>
 80069ac:	f04f 0908 	mov.w	r9, #8
 80069b0:	e021      	b.n	80069f6 <__svfscanf_r+0x93e>
 80069b2:	05e2      	lsls	r2, r4, #23
 80069b4:	d51a      	bpl.n	80069ec <__svfscanf_r+0x934>
 80069b6:	9907      	ldr	r1, [sp, #28]
 80069b8:	3101      	adds	r1, #1
 80069ba:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 80069be:	9107      	str	r1, [sp, #28]
 80069c0:	f1bc 0f00 	cmp.w	ip, #0
 80069c4:	d002      	beq.n	80069cc <__svfscanf_r+0x914>
 80069c6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80069ca:	3601      	adds	r6, #1
 80069cc:	6869      	ldr	r1, [r5, #4]
 80069ce:	3901      	subs	r1, #1
 80069d0:	2900      	cmp	r1, #0
 80069d2:	f106 36ff 	add.w	r6, r6, #4294967295
 80069d6:	f10b 0b01 	add.w	fp, fp, #1
 80069da:	6069      	str	r1, [r5, #4]
 80069dc:	dd4d      	ble.n	8006a7a <__svfscanf_r+0x9c2>
 80069de:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80069e0:	3001      	adds	r0, #1
 80069e2:	6028      	str	r0, [r5, #0]
 80069e4:	2e00      	cmp	r6, #0
 80069e6:	f47f af65 	bne.w	80068b4 <__svfscanf_r+0x7fc>
 80069ea:	e024      	b.n	8006a36 <__svfscanf_r+0x97e>
 80069ec:	eb13 0f09 	cmn.w	r3, r9
 80069f0:	d121      	bne.n	8006a36 <__svfscanf_r+0x97e>
 80069f2:	f424 74c0 	bic.w	r4, r4, #384	; 0x180
 80069f6:	f88a 1000 	strb.w	r1, [sl]
 80069fa:	f10a 0a01 	add.w	sl, sl, #1
 80069fe:	e7e5      	b.n	80069cc <__svfscanf_r+0x914>
 8006a00:	b953      	cbnz	r3, 8006a18 <__svfscanf_r+0x960>
 8006a02:	9807      	ldr	r0, [sp, #28]
 8006a04:	b950      	cbnz	r0, 8006a1c <__svfscanf_r+0x964>
 8006a06:	f404 6ee0 	and.w	lr, r4, #1792	; 0x700
 8006a0a:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
 8006a0e:	d105      	bne.n	8006a1c <__svfscanf_r+0x964>
 8006a10:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 8006a14:	2301      	movs	r3, #1
 8006a16:	e7ee      	b.n	80069f6 <__svfscanf_r+0x93e>
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d02a      	beq.n	8006a72 <__svfscanf_r+0x9ba>
 8006a1c:	f1b9 0f01 	cmp.w	r9, #1
 8006a20:	d002      	beq.n	8006a28 <__svfscanf_r+0x970>
 8006a22:	f1b9 0f04 	cmp.w	r9, #4
 8006a26:	d106      	bne.n	8006a36 <__svfscanf_r+0x97e>
 8006a28:	f109 0901 	add.w	r9, r9, #1
 8006a2c:	fa5f f989 	uxtb.w	r9, r9
 8006a30:	e7e1      	b.n	80069f6 <__svfscanf_r+0x93e>
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d01f      	beq.n	8006a76 <__svfscanf_r+0x9be>
 8006a36:	9a07      	ldr	r2, [sp, #28]
 8006a38:	b10a      	cbz	r2, 8006a3e <__svfscanf_r+0x986>
 8006a3a:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d827      	bhi.n	8006a94 <__svfscanf_r+0x9dc>
 8006a44:	ac52      	add	r4, sp, #328	; 0x148
 8006a46:	45a2      	cmp	sl, r4
 8006a48:	f67f ac2a 	bls.w	80062a0 <__svfscanf_r+0x1e8>
 8006a4c:	462a      	mov	r2, r5
 8006a4e:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006a52:	4640      	mov	r0, r8
 8006a54:	f004 fc40 	bl	800b2d8 <_ungetc_r>
 8006a58:	e7f5      	b.n	8006a46 <__svfscanf_r+0x98e>
 8006a5a:	f1b9 0f03 	cmp.w	r9, #3
 8006a5e:	d0e3      	beq.n	8006a28 <__svfscanf_r+0x970>
 8006a60:	f1b9 0f05 	cmp.w	r9, #5
 8006a64:	e7df      	b.n	8006a26 <__svfscanf_r+0x96e>
 8006a66:	f1b9 0f02 	cmp.w	r9, #2
 8006a6a:	d1e4      	bne.n	8006a36 <__svfscanf_r+0x97e>
 8006a6c:	f04f 0903 	mov.w	r9, #3
 8006a70:	e7c1      	b.n	80069f6 <__svfscanf_r+0x93e>
 8006a72:	2303      	movs	r3, #3
 8006a74:	e7bf      	b.n	80069f6 <__svfscanf_r+0x93e>
 8006a76:	2302      	movs	r3, #2
 8006a78:	e7bd      	b.n	80069f6 <__svfscanf_r+0x93e>
 8006a7a:	4629      	mov	r1, r5
 8006a7c:	4640      	mov	r0, r8
 8006a7e:	930d      	str	r3, [sp, #52]	; 0x34
 8006a80:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8006a84:	f002 fa2e 	bl	8008ee4 <__srefill_r>
 8006a88:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
 8006a8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	d0a8      	beq.n	80069e4 <__svfscanf_r+0x92c>
 8006a92:	e7d0      	b.n	8006a36 <__svfscanf_r+0x97e>
 8006a94:	f109 33ff 	add.w	r3, r9, #4294967295
 8006a98:	2b06      	cmp	r3, #6
 8006a9a:	d81b      	bhi.n	8006ad4 <__svfscanf_r+0xa1c>
 8006a9c:	f1b9 0f02 	cmp.w	r9, #2
 8006aa0:	d80e      	bhi.n	8006ac0 <__svfscanf_r+0xa08>
 8006aa2:	ac52      	add	r4, sp, #328	; 0x148
 8006aa4:	45a2      	cmp	sl, r4
 8006aa6:	f67f abfb 	bls.w	80062a0 <__svfscanf_r+0x1e8>
 8006aaa:	462a      	mov	r2, r5
 8006aac:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	f004 fc11 	bl	800b2d8 <_ungetc_r>
 8006ab6:	e7f5      	b.n	8006aa4 <__svfscanf_r+0x9ec>
 8006ab8:	0800c772 	.word	0x0800c772
 8006abc:	0800a12d 	.word	0x0800a12d
 8006ac0:	f1a9 0903 	sub.w	r9, r9, #3
 8006ac4:	fa5f f989 	uxtb.w	r9, r9
 8006ac8:	ebaa 0609 	sub.w	r6, sl, r9
 8006acc:	45b2      	cmp	sl, r6
 8006ace:	d110      	bne.n	8006af2 <__svfscanf_r+0xa3a>
 8006ad0:	ebab 0b09 	sub.w	fp, fp, r9
 8006ad4:	05e3      	lsls	r3, r4, #23
 8006ad6:	d52d      	bpl.n	8006b34 <__svfscanf_r+0xa7c>
 8006ad8:	0566      	lsls	r6, r4, #21
 8006ada:	d511      	bpl.n	8006b00 <__svfscanf_r+0xa48>
 8006adc:	ac52      	add	r4, sp, #328	; 0x148
 8006ade:	45a2      	cmp	sl, r4
 8006ae0:	f67f abde 	bls.w	80062a0 <__svfscanf_r+0x1e8>
 8006ae4:	462a      	mov	r2, r5
 8006ae6:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006aea:	4640      	mov	r0, r8
 8006aec:	f004 fbf4 	bl	800b2d8 <_ungetc_r>
 8006af0:	e7f5      	b.n	8006ade <__svfscanf_r+0xa26>
 8006af2:	462a      	mov	r2, r5
 8006af4:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006af8:	4640      	mov	r0, r8
 8006afa:	f004 fbed 	bl	800b2d8 <_ungetc_r>
 8006afe:	e7e5      	b.n	8006acc <__svfscanf_r+0xa14>
 8006b00:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 8006b04:	2965      	cmp	r1, #101	; 0x65
 8006b06:	f10a 36ff 	add.w	r6, sl, #4294967295
 8006b0a:	f10b 39ff 	add.w	r9, fp, #4294967295
 8006b0e:	d00b      	beq.n	8006b28 <__svfscanf_r+0xa70>
 8006b10:	2945      	cmp	r1, #69	; 0x45
 8006b12:	d009      	beq.n	8006b28 <__svfscanf_r+0xa70>
 8006b14:	462a      	mov	r2, r5
 8006b16:	4640      	mov	r0, r8
 8006b18:	f004 fbde 	bl	800b2d8 <_ungetc_r>
 8006b1c:	f81a 1c02 	ldrb.w	r1, [sl, #-2]
 8006b20:	f1aa 0602 	sub.w	r6, sl, #2
 8006b24:	f1ab 0902 	sub.w	r9, fp, #2
 8006b28:	462a      	mov	r2, r5
 8006b2a:	4640      	mov	r0, r8
 8006b2c:	f004 fbd4 	bl	800b2d8 <_ungetc_r>
 8006b30:	46cb      	mov	fp, r9
 8006b32:	46b2      	mov	sl, r6
 8006b34:	f014 0210 	ands.w	r2, r4, #16
 8006b38:	f47f aae0 	bne.w	80060fc <__svfscanf_r+0x44>
 8006b3c:	f404 63c0 	and.w	r3, r4, #1536	; 0x600
 8006b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b44:	f88a 2000 	strb.w	r2, [sl]
 8006b48:	d119      	bne.n	8006b7e <__svfscanf_r+0xac6>
 8006b4a:	9a08      	ldr	r2, [sp, #32]
 8006b4c:	9b07      	ldr	r3, [sp, #28]
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	425a      	negs	r2, r3
 8006b52:	bb0b      	cbnz	r3, 8006b98 <__svfscanf_r+0xae0>
 8006b54:	2200      	movs	r2, #0
 8006b56:	a952      	add	r1, sp, #328	; 0x148
 8006b58:	4640      	mov	r0, r8
 8006b5a:	f003 f911 	bl	8009d80 <_strtod_r>
 8006b5e:	f014 0f01 	tst.w	r4, #1
 8006b62:	ec5a 9b10 	vmov	r9, sl, d0
 8006b66:	f107 0604 	add.w	r6, r7, #4
 8006b6a:	d020      	beq.n	8006bae <__svfscanf_r+0xaf6>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	e883 0600 	stmia.w	r3, {r9, sl}
 8006b72:	9b04      	ldr	r3, [sp, #16]
 8006b74:	3301      	adds	r3, #1
 8006b76:	9304      	str	r3, [sp, #16]
 8006b78:	4637      	mov	r7, r6
 8006b7a:	f7ff babf 	b.w	80060fc <__svfscanf_r+0x44>
 8006b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d0e7      	beq.n	8006b54 <__svfscanf_r+0xa9c>
 8006b84:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006b86:	230a      	movs	r3, #10
 8006b88:	3101      	adds	r1, #1
 8006b8a:	4640      	mov	r0, r8
 8006b8c:	f003 f988 	bl	8009ea0 <_strtol_r>
 8006b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b92:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006b96:	1ac2      	subs	r2, r0, r3
 8006b98:	f20d 239b 	addw	r3, sp, #667	; 0x29b
 8006b9c:	459a      	cmp	sl, r3
 8006b9e:	bf28      	it	cs
 8006ba0:	f20d 2a9a 	addwcs	sl, sp, #666	; 0x29a
 8006ba4:	490e      	ldr	r1, [pc, #56]	; (8006be0 <__svfscanf_r+0xb28>)
 8006ba6:	4650      	mov	r0, sl
 8006ba8:	f002 fa78 	bl	800909c <sprintf>
 8006bac:	e7d2      	b.n	8006b54 <__svfscanf_r+0xa9c>
 8006bae:	f014 0402 	ands.w	r4, r4, #2
 8006bb2:	d1db      	bne.n	8006b6c <__svfscanf_r+0xab4>
 8006bb4:	ee10 2a10 	vmov	r2, s0
 8006bb8:	4653      	mov	r3, sl
 8006bba:	ee10 0a10 	vmov	r0, s0
 8006bbe:	4651      	mov	r1, sl
 8006bc0:	683f      	ldr	r7, [r7, #0]
 8006bc2:	f7f9 ffcf 	bl	8000b64 <__aeabi_dcmpun>
 8006bc6:	b128      	cbz	r0, 8006bd4 <__svfscanf_r+0xb1c>
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f002 fa61 	bl	8009090 <nanf>
 8006bce:	ed87 0a00 	vstr	s0, [r7]
 8006bd2:	e7ce      	b.n	8006b72 <__svfscanf_r+0xaba>
 8006bd4:	4648      	mov	r0, r9
 8006bd6:	4651      	mov	r1, sl
 8006bd8:	f7fa f822 	bl	8000c20 <__aeabi_d2f>
 8006bdc:	6038      	str	r0, [r7, #0]
 8006bde:	e7c8      	b.n	8006b72 <__svfscanf_r+0xaba>
 8006be0:	0800c76c 	.word	0x0800c76c

08006be4 <_vfscanf_r>:
 8006be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006be8:	460c      	mov	r4, r1
 8006bea:	4616      	mov	r6, r2
 8006bec:	461f      	mov	r7, r3
 8006bee:	4605      	mov	r5, r0
 8006bf0:	b118      	cbz	r0, 8006bfa <_vfscanf_r+0x16>
 8006bf2:	6983      	ldr	r3, [r0, #24]
 8006bf4:	b90b      	cbnz	r3, 8006bfa <_vfscanf_r+0x16>
 8006bf6:	f001 f81d 	bl	8007c34 <__sinit>
 8006bfa:	4b0b      	ldr	r3, [pc, #44]	; (8006c28 <_vfscanf_r+0x44>)
 8006bfc:	429c      	cmp	r4, r3
 8006bfe:	d108      	bne.n	8006c12 <_vfscanf_r+0x2e>
 8006c00:	686c      	ldr	r4, [r5, #4]
 8006c02:	463b      	mov	r3, r7
 8006c04:	4632      	mov	r2, r6
 8006c06:	4621      	mov	r1, r4
 8006c08:	4628      	mov	r0, r5
 8006c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0e:	f7ff ba53 	b.w	80060b8 <__svfscanf_r>
 8006c12:	4b06      	ldr	r3, [pc, #24]	; (8006c2c <_vfscanf_r+0x48>)
 8006c14:	429c      	cmp	r4, r3
 8006c16:	d101      	bne.n	8006c1c <_vfscanf_r+0x38>
 8006c18:	68ac      	ldr	r4, [r5, #8]
 8006c1a:	e7f2      	b.n	8006c02 <_vfscanf_r+0x1e>
 8006c1c:	4b04      	ldr	r3, [pc, #16]	; (8006c30 <_vfscanf_r+0x4c>)
 8006c1e:	429c      	cmp	r4, r3
 8006c20:	bf08      	it	eq
 8006c22:	68ec      	ldreq	r4, [r5, #12]
 8006c24:	e7ed      	b.n	8006c02 <_vfscanf_r+0x1e>
 8006c26:	bf00      	nop
 8006c28:	0800c7c4 	.word	0x0800c7c4
 8006c2c:	0800c7e4 	.word	0x0800c7e4
 8006c30:	0800c7a4 	.word	0x0800c7a4

08006c34 <__swsetup_r>:
 8006c34:	4b32      	ldr	r3, [pc, #200]	; (8006d00 <__swsetup_r+0xcc>)
 8006c36:	b570      	push	{r4, r5, r6, lr}
 8006c38:	681d      	ldr	r5, [r3, #0]
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	460c      	mov	r4, r1
 8006c3e:	b125      	cbz	r5, 8006c4a <__swsetup_r+0x16>
 8006c40:	69ab      	ldr	r3, [r5, #24]
 8006c42:	b913      	cbnz	r3, 8006c4a <__swsetup_r+0x16>
 8006c44:	4628      	mov	r0, r5
 8006c46:	f000 fff5 	bl	8007c34 <__sinit>
 8006c4a:	4b2e      	ldr	r3, [pc, #184]	; (8006d04 <__swsetup_r+0xd0>)
 8006c4c:	429c      	cmp	r4, r3
 8006c4e:	d10f      	bne.n	8006c70 <__swsetup_r+0x3c>
 8006c50:	686c      	ldr	r4, [r5, #4]
 8006c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	0715      	lsls	r5, r2, #28
 8006c5a:	d42c      	bmi.n	8006cb6 <__swsetup_r+0x82>
 8006c5c:	06d0      	lsls	r0, r2, #27
 8006c5e:	d411      	bmi.n	8006c84 <__swsetup_r+0x50>
 8006c60:	2209      	movs	r2, #9
 8006c62:	6032      	str	r2, [r6, #0]
 8006c64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c68:	81a3      	strh	r3, [r4, #12]
 8006c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c6e:	bd70      	pop	{r4, r5, r6, pc}
 8006c70:	4b25      	ldr	r3, [pc, #148]	; (8006d08 <__swsetup_r+0xd4>)
 8006c72:	429c      	cmp	r4, r3
 8006c74:	d101      	bne.n	8006c7a <__swsetup_r+0x46>
 8006c76:	68ac      	ldr	r4, [r5, #8]
 8006c78:	e7eb      	b.n	8006c52 <__swsetup_r+0x1e>
 8006c7a:	4b24      	ldr	r3, [pc, #144]	; (8006d0c <__swsetup_r+0xd8>)
 8006c7c:	429c      	cmp	r4, r3
 8006c7e:	bf08      	it	eq
 8006c80:	68ec      	ldreq	r4, [r5, #12]
 8006c82:	e7e6      	b.n	8006c52 <__swsetup_r+0x1e>
 8006c84:	0751      	lsls	r1, r2, #29
 8006c86:	d512      	bpl.n	8006cae <__swsetup_r+0x7a>
 8006c88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c8a:	b141      	cbz	r1, 8006c9e <__swsetup_r+0x6a>
 8006c8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c90:	4299      	cmp	r1, r3
 8006c92:	d002      	beq.n	8006c9a <__swsetup_r+0x66>
 8006c94:	4630      	mov	r0, r6
 8006c96:	f001 f91f 	bl	8007ed8 <_free_r>
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	6363      	str	r3, [r4, #52]	; 0x34
 8006c9e:	89a3      	ldrh	r3, [r4, #12]
 8006ca0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ca4:	81a3      	strh	r3, [r4, #12]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	6063      	str	r3, [r4, #4]
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	6023      	str	r3, [r4, #0]
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f043 0308 	orr.w	r3, r3, #8
 8006cb4:	81a3      	strh	r3, [r4, #12]
 8006cb6:	6923      	ldr	r3, [r4, #16]
 8006cb8:	b94b      	cbnz	r3, 8006cce <__swsetup_r+0x9a>
 8006cba:	89a3      	ldrh	r3, [r4, #12]
 8006cbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cc4:	d003      	beq.n	8006cce <__swsetup_r+0x9a>
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	4630      	mov	r0, r6
 8006cca:	f001 fa69 	bl	80081a0 <__smakebuf_r>
 8006cce:	89a2      	ldrh	r2, [r4, #12]
 8006cd0:	f012 0301 	ands.w	r3, r2, #1
 8006cd4:	d00c      	beq.n	8006cf0 <__swsetup_r+0xbc>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60a3      	str	r3, [r4, #8]
 8006cda:	6963      	ldr	r3, [r4, #20]
 8006cdc:	425b      	negs	r3, r3
 8006cde:	61a3      	str	r3, [r4, #24]
 8006ce0:	6923      	ldr	r3, [r4, #16]
 8006ce2:	b953      	cbnz	r3, 8006cfa <__swsetup_r+0xc6>
 8006ce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ce8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006cec:	d1ba      	bne.n	8006c64 <__swsetup_r+0x30>
 8006cee:	bd70      	pop	{r4, r5, r6, pc}
 8006cf0:	0792      	lsls	r2, r2, #30
 8006cf2:	bf58      	it	pl
 8006cf4:	6963      	ldrpl	r3, [r4, #20]
 8006cf6:	60a3      	str	r3, [r4, #8]
 8006cf8:	e7f2      	b.n	8006ce0 <__swsetup_r+0xac>
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	e7f7      	b.n	8006cee <__swsetup_r+0xba>
 8006cfe:	bf00      	nop
 8006d00:	2000000c 	.word	0x2000000c
 8006d04:	0800c7c4 	.word	0x0800c7c4
 8006d08:	0800c7e4 	.word	0x0800c7e4
 8006d0c:	0800c7a4 	.word	0x0800c7a4

08006d10 <quorem>:
 8006d10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d14:	6903      	ldr	r3, [r0, #16]
 8006d16:	690c      	ldr	r4, [r1, #16]
 8006d18:	429c      	cmp	r4, r3
 8006d1a:	4680      	mov	r8, r0
 8006d1c:	f300 8082 	bgt.w	8006e24 <quorem+0x114>
 8006d20:	3c01      	subs	r4, #1
 8006d22:	f101 0714 	add.w	r7, r1, #20
 8006d26:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006d2a:	f100 0614 	add.w	r6, r0, #20
 8006d2e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006d32:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006d36:	eb06 030e 	add.w	r3, r6, lr
 8006d3a:	3501      	adds	r5, #1
 8006d3c:	eb07 090e 	add.w	r9, r7, lr
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	fbb0 f5f5 	udiv	r5, r0, r5
 8006d46:	b395      	cbz	r5, 8006dae <quorem+0x9e>
 8006d48:	f04f 0a00 	mov.w	sl, #0
 8006d4c:	4638      	mov	r0, r7
 8006d4e:	46b4      	mov	ip, r6
 8006d50:	46d3      	mov	fp, sl
 8006d52:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d56:	b293      	uxth	r3, r2
 8006d58:	fb05 a303 	mla	r3, r5, r3, sl
 8006d5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	ebab 0303 	sub.w	r3, fp, r3
 8006d66:	0c12      	lsrs	r2, r2, #16
 8006d68:	f8bc b000 	ldrh.w	fp, [ip]
 8006d6c:	fb05 a202 	mla	r2, r5, r2, sl
 8006d70:	fa13 f38b 	uxtah	r3, r3, fp
 8006d74:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006d78:	fa1f fb82 	uxth.w	fp, r2
 8006d7c:	f8dc 2000 	ldr.w	r2, [ip]
 8006d80:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006d84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d8e:	4581      	cmp	r9, r0
 8006d90:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006d94:	f84c 3b04 	str.w	r3, [ip], #4
 8006d98:	d2db      	bcs.n	8006d52 <quorem+0x42>
 8006d9a:	f856 300e 	ldr.w	r3, [r6, lr]
 8006d9e:	b933      	cbnz	r3, 8006dae <quorem+0x9e>
 8006da0:	9b01      	ldr	r3, [sp, #4]
 8006da2:	3b04      	subs	r3, #4
 8006da4:	429e      	cmp	r6, r3
 8006da6:	461a      	mov	r2, r3
 8006da8:	d330      	bcc.n	8006e0c <quorem+0xfc>
 8006daa:	f8c8 4010 	str.w	r4, [r8, #16]
 8006dae:	4640      	mov	r0, r8
 8006db0:	f001 fee9 	bl	8008b86 <__mcmp>
 8006db4:	2800      	cmp	r0, #0
 8006db6:	db25      	blt.n	8006e04 <quorem+0xf4>
 8006db8:	3501      	adds	r5, #1
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f04f 0e00 	mov.w	lr, #0
 8006dc0:	f857 2b04 	ldr.w	r2, [r7], #4
 8006dc4:	f8d0 c000 	ldr.w	ip, [r0]
 8006dc8:	b293      	uxth	r3, r2
 8006dca:	ebae 0303 	sub.w	r3, lr, r3
 8006dce:	0c12      	lsrs	r2, r2, #16
 8006dd0:	fa13 f38c 	uxtah	r3, r3, ip
 8006dd4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006dd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006de2:	45b9      	cmp	r9, r7
 8006de4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006de8:	f840 3b04 	str.w	r3, [r0], #4
 8006dec:	d2e8      	bcs.n	8006dc0 <quorem+0xb0>
 8006dee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006df2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006df6:	b92a      	cbnz	r2, 8006e04 <quorem+0xf4>
 8006df8:	3b04      	subs	r3, #4
 8006dfa:	429e      	cmp	r6, r3
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	d30b      	bcc.n	8006e18 <quorem+0x108>
 8006e00:	f8c8 4010 	str.w	r4, [r8, #16]
 8006e04:	4628      	mov	r0, r5
 8006e06:	b003      	add	sp, #12
 8006e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	3b04      	subs	r3, #4
 8006e10:	2a00      	cmp	r2, #0
 8006e12:	d1ca      	bne.n	8006daa <quorem+0x9a>
 8006e14:	3c01      	subs	r4, #1
 8006e16:	e7c5      	b.n	8006da4 <quorem+0x94>
 8006e18:	6812      	ldr	r2, [r2, #0]
 8006e1a:	3b04      	subs	r3, #4
 8006e1c:	2a00      	cmp	r2, #0
 8006e1e:	d1ef      	bne.n	8006e00 <quorem+0xf0>
 8006e20:	3c01      	subs	r4, #1
 8006e22:	e7ea      	b.n	8006dfa <quorem+0xea>
 8006e24:	2000      	movs	r0, #0
 8006e26:	e7ee      	b.n	8006e06 <quorem+0xf6>

08006e28 <_dtoa_r>:
 8006e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e2c:	ec57 6b10 	vmov	r6, r7, d0
 8006e30:	b097      	sub	sp, #92	; 0x5c
 8006e32:	e9cd 6700 	strd	r6, r7, [sp]
 8006e36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e38:	9107      	str	r1, [sp, #28]
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	920a      	str	r2, [sp, #40]	; 0x28
 8006e3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e40:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006e42:	b93e      	cbnz	r6, 8006e54 <_dtoa_r+0x2c>
 8006e44:	2010      	movs	r0, #16
 8006e46:	f001 f9eb 	bl	8008220 <malloc>
 8006e4a:	6260      	str	r0, [r4, #36]	; 0x24
 8006e4c:	6046      	str	r6, [r0, #4]
 8006e4e:	6086      	str	r6, [r0, #8]
 8006e50:	6006      	str	r6, [r0, #0]
 8006e52:	60c6      	str	r6, [r0, #12]
 8006e54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e56:	6819      	ldr	r1, [r3, #0]
 8006e58:	b151      	cbz	r1, 8006e70 <_dtoa_r+0x48>
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	604a      	str	r2, [r1, #4]
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4093      	lsls	r3, r2
 8006e62:	608b      	str	r3, [r1, #8]
 8006e64:	4620      	mov	r0, r4
 8006e66:	f001 fc7b 	bl	8008760 <_Bfree>
 8006e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	601a      	str	r2, [r3, #0]
 8006e70:	9b01      	ldr	r3, [sp, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	bfbf      	itttt	lt
 8006e76:	2301      	movlt	r3, #1
 8006e78:	602b      	strlt	r3, [r5, #0]
 8006e7a:	9b01      	ldrlt	r3, [sp, #4]
 8006e7c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e80:	bfb2      	itee	lt
 8006e82:	9301      	strlt	r3, [sp, #4]
 8006e84:	2300      	movge	r3, #0
 8006e86:	602b      	strge	r3, [r5, #0]
 8006e88:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006e8c:	4ba8      	ldr	r3, [pc, #672]	; (8007130 <_dtoa_r+0x308>)
 8006e8e:	ea33 0308 	bics.w	r3, r3, r8
 8006e92:	d11b      	bne.n	8006ecc <_dtoa_r+0xa4>
 8006e94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e96:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e9a:	6013      	str	r3, [r2, #0]
 8006e9c:	9b00      	ldr	r3, [sp, #0]
 8006e9e:	b923      	cbnz	r3, 8006eaa <_dtoa_r+0x82>
 8006ea0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	f000 8578 	beq.w	800799a <_dtoa_r+0xb72>
 8006eaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006eac:	b953      	cbnz	r3, 8006ec4 <_dtoa_r+0x9c>
 8006eae:	4ba1      	ldr	r3, [pc, #644]	; (8007134 <_dtoa_r+0x30c>)
 8006eb0:	e021      	b.n	8006ef6 <_dtoa_r+0xce>
 8006eb2:	4ba1      	ldr	r3, [pc, #644]	; (8007138 <_dtoa_r+0x310>)
 8006eb4:	9302      	str	r3, [sp, #8]
 8006eb6:	3308      	adds	r3, #8
 8006eb8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006eba:	6013      	str	r3, [r2, #0]
 8006ebc:	9802      	ldr	r0, [sp, #8]
 8006ebe:	b017      	add	sp, #92	; 0x5c
 8006ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec4:	4b9b      	ldr	r3, [pc, #620]	; (8007134 <_dtoa_r+0x30c>)
 8006ec6:	9302      	str	r3, [sp, #8]
 8006ec8:	3303      	adds	r3, #3
 8006eca:	e7f5      	b.n	8006eb8 <_dtoa_r+0x90>
 8006ecc:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	4639      	mov	r1, r7
 8006ed8:	f7f9 fe12 	bl	8000b00 <__aeabi_dcmpeq>
 8006edc:	4681      	mov	r9, r0
 8006ede:	b160      	cbz	r0, 8006efa <_dtoa_r+0xd2>
 8006ee0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	6013      	str	r3, [r2, #0]
 8006ee6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 8553 	beq.w	8007994 <_dtoa_r+0xb6c>
 8006eee:	4b93      	ldr	r3, [pc, #588]	; (800713c <_dtoa_r+0x314>)
 8006ef0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ef2:	6013      	str	r3, [r2, #0]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	9302      	str	r3, [sp, #8]
 8006ef8:	e7e0      	b.n	8006ebc <_dtoa_r+0x94>
 8006efa:	aa14      	add	r2, sp, #80	; 0x50
 8006efc:	a915      	add	r1, sp, #84	; 0x54
 8006efe:	ec47 6b10 	vmov	d0, r6, r7
 8006f02:	4620      	mov	r0, r4
 8006f04:	f001 ff2e 	bl	8008d64 <__d2b>
 8006f08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006f0c:	4682      	mov	sl, r0
 8006f0e:	2d00      	cmp	r5, #0
 8006f10:	d07e      	beq.n	8007010 <_dtoa_r+0x1e8>
 8006f12:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f16:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006f20:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006f24:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8006f28:	2200      	movs	r2, #0
 8006f2a:	4b85      	ldr	r3, [pc, #532]	; (8007140 <_dtoa_r+0x318>)
 8006f2c:	f7f9 f9cc 	bl	80002c8 <__aeabi_dsub>
 8006f30:	a379      	add	r3, pc, #484	; (adr r3, 8007118 <_dtoa_r+0x2f0>)
 8006f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f36:	f7f9 fb7b 	bl	8000630 <__aeabi_dmul>
 8006f3a:	a379      	add	r3, pc, #484	; (adr r3, 8007120 <_dtoa_r+0x2f8>)
 8006f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f40:	f7f9 f9c4 	bl	80002cc <__adddf3>
 8006f44:	4606      	mov	r6, r0
 8006f46:	4628      	mov	r0, r5
 8006f48:	460f      	mov	r7, r1
 8006f4a:	f7f9 fb0b 	bl	8000564 <__aeabi_i2d>
 8006f4e:	a376      	add	r3, pc, #472	; (adr r3, 8007128 <_dtoa_r+0x300>)
 8006f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f54:	f7f9 fb6c 	bl	8000630 <__aeabi_dmul>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	4639      	mov	r1, r7
 8006f60:	f7f9 f9b4 	bl	80002cc <__adddf3>
 8006f64:	4606      	mov	r6, r0
 8006f66:	460f      	mov	r7, r1
 8006f68:	f7f9 fe12 	bl	8000b90 <__aeabi_d2iz>
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	4683      	mov	fp, r0
 8006f70:	2300      	movs	r3, #0
 8006f72:	4630      	mov	r0, r6
 8006f74:	4639      	mov	r1, r7
 8006f76:	f7f9 fdcd 	bl	8000b14 <__aeabi_dcmplt>
 8006f7a:	b158      	cbz	r0, 8006f94 <_dtoa_r+0x16c>
 8006f7c:	4658      	mov	r0, fp
 8006f7e:	f7f9 faf1 	bl	8000564 <__aeabi_i2d>
 8006f82:	4602      	mov	r2, r0
 8006f84:	460b      	mov	r3, r1
 8006f86:	4630      	mov	r0, r6
 8006f88:	4639      	mov	r1, r7
 8006f8a:	f7f9 fdb9 	bl	8000b00 <__aeabi_dcmpeq>
 8006f8e:	b908      	cbnz	r0, 8006f94 <_dtoa_r+0x16c>
 8006f90:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f94:	f1bb 0f16 	cmp.w	fp, #22
 8006f98:	d859      	bhi.n	800704e <_dtoa_r+0x226>
 8006f9a:	496a      	ldr	r1, [pc, #424]	; (8007144 <_dtoa_r+0x31c>)
 8006f9c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fa8:	f7f9 fdd2 	bl	8000b50 <__aeabi_dcmpgt>
 8006fac:	2800      	cmp	r0, #0
 8006fae:	d050      	beq.n	8007052 <_dtoa_r+0x22a>
 8006fb0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	930e      	str	r3, [sp, #56]	; 0x38
 8006fb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fba:	1b5d      	subs	r5, r3, r5
 8006fbc:	1e6b      	subs	r3, r5, #1
 8006fbe:	9306      	str	r3, [sp, #24]
 8006fc0:	bf45      	ittet	mi
 8006fc2:	f1c5 0301 	rsbmi	r3, r5, #1
 8006fc6:	9305      	strmi	r3, [sp, #20]
 8006fc8:	2300      	movpl	r3, #0
 8006fca:	2300      	movmi	r3, #0
 8006fcc:	bf4c      	ite	mi
 8006fce:	9306      	strmi	r3, [sp, #24]
 8006fd0:	9305      	strpl	r3, [sp, #20]
 8006fd2:	f1bb 0f00 	cmp.w	fp, #0
 8006fd6:	db3e      	blt.n	8007056 <_dtoa_r+0x22e>
 8006fd8:	9b06      	ldr	r3, [sp, #24]
 8006fda:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006fde:	445b      	add	r3, fp
 8006fe0:	9306      	str	r3, [sp, #24]
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	9308      	str	r3, [sp, #32]
 8006fe6:	9b07      	ldr	r3, [sp, #28]
 8006fe8:	2b09      	cmp	r3, #9
 8006fea:	f200 80af 	bhi.w	800714c <_dtoa_r+0x324>
 8006fee:	2b05      	cmp	r3, #5
 8006ff0:	bfc4      	itt	gt
 8006ff2:	3b04      	subgt	r3, #4
 8006ff4:	9307      	strgt	r3, [sp, #28]
 8006ff6:	9b07      	ldr	r3, [sp, #28]
 8006ff8:	f1a3 0302 	sub.w	r3, r3, #2
 8006ffc:	bfcc      	ite	gt
 8006ffe:	2600      	movgt	r6, #0
 8007000:	2601      	movle	r6, #1
 8007002:	2b03      	cmp	r3, #3
 8007004:	f200 80ae 	bhi.w	8007164 <_dtoa_r+0x33c>
 8007008:	e8df f003 	tbb	[pc, r3]
 800700c:	772f8482 	.word	0x772f8482
 8007010:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007012:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007014:	441d      	add	r5, r3
 8007016:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800701a:	2b20      	cmp	r3, #32
 800701c:	dd11      	ble.n	8007042 <_dtoa_r+0x21a>
 800701e:	9a00      	ldr	r2, [sp, #0]
 8007020:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007024:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007028:	fa22 f000 	lsr.w	r0, r2, r0
 800702c:	fa08 f303 	lsl.w	r3, r8, r3
 8007030:	4318      	orrs	r0, r3
 8007032:	f7f9 fa87 	bl	8000544 <__aeabi_ui2d>
 8007036:	2301      	movs	r3, #1
 8007038:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800703c:	3d01      	subs	r5, #1
 800703e:	9312      	str	r3, [sp, #72]	; 0x48
 8007040:	e772      	b.n	8006f28 <_dtoa_r+0x100>
 8007042:	f1c3 0020 	rsb	r0, r3, #32
 8007046:	9b00      	ldr	r3, [sp, #0]
 8007048:	fa03 f000 	lsl.w	r0, r3, r0
 800704c:	e7f1      	b.n	8007032 <_dtoa_r+0x20a>
 800704e:	2301      	movs	r3, #1
 8007050:	e7b1      	b.n	8006fb6 <_dtoa_r+0x18e>
 8007052:	900e      	str	r0, [sp, #56]	; 0x38
 8007054:	e7b0      	b.n	8006fb8 <_dtoa_r+0x190>
 8007056:	9b05      	ldr	r3, [sp, #20]
 8007058:	eba3 030b 	sub.w	r3, r3, fp
 800705c:	9305      	str	r3, [sp, #20]
 800705e:	f1cb 0300 	rsb	r3, fp, #0
 8007062:	9308      	str	r3, [sp, #32]
 8007064:	2300      	movs	r3, #0
 8007066:	930b      	str	r3, [sp, #44]	; 0x2c
 8007068:	e7bd      	b.n	8006fe6 <_dtoa_r+0x1be>
 800706a:	2301      	movs	r3, #1
 800706c:	9309      	str	r3, [sp, #36]	; 0x24
 800706e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007070:	2b00      	cmp	r3, #0
 8007072:	dd7a      	ble.n	800716a <_dtoa_r+0x342>
 8007074:	9304      	str	r3, [sp, #16]
 8007076:	9303      	str	r3, [sp, #12]
 8007078:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800707a:	2200      	movs	r2, #0
 800707c:	606a      	str	r2, [r5, #4]
 800707e:	2104      	movs	r1, #4
 8007080:	f101 0214 	add.w	r2, r1, #20
 8007084:	429a      	cmp	r2, r3
 8007086:	d975      	bls.n	8007174 <_dtoa_r+0x34c>
 8007088:	6869      	ldr	r1, [r5, #4]
 800708a:	4620      	mov	r0, r4
 800708c:	f001 fb34 	bl	80086f8 <_Balloc>
 8007090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007092:	6028      	str	r0, [r5, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	9302      	str	r3, [sp, #8]
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	2b0e      	cmp	r3, #14
 800709c:	f200 80e5 	bhi.w	800726a <_dtoa_r+0x442>
 80070a0:	2e00      	cmp	r6, #0
 80070a2:	f000 80e2 	beq.w	800726a <_dtoa_r+0x442>
 80070a6:	ed9d 7b00 	vldr	d7, [sp]
 80070aa:	f1bb 0f00 	cmp.w	fp, #0
 80070ae:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80070b2:	dd74      	ble.n	800719e <_dtoa_r+0x376>
 80070b4:	4a23      	ldr	r2, [pc, #140]	; (8007144 <_dtoa_r+0x31c>)
 80070b6:	f00b 030f 	and.w	r3, fp, #15
 80070ba:	ea4f 162b 	mov.w	r6, fp, asr #4
 80070be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070c2:	06f0      	lsls	r0, r6, #27
 80070c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070c8:	d559      	bpl.n	800717e <_dtoa_r+0x356>
 80070ca:	4b1f      	ldr	r3, [pc, #124]	; (8007148 <_dtoa_r+0x320>)
 80070cc:	ec51 0b17 	vmov	r0, r1, d7
 80070d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070d4:	f7f9 fbd6 	bl	8000884 <__aeabi_ddiv>
 80070d8:	e9cd 0100 	strd	r0, r1, [sp]
 80070dc:	f006 060f 	and.w	r6, r6, #15
 80070e0:	2503      	movs	r5, #3
 80070e2:	4f19      	ldr	r7, [pc, #100]	; (8007148 <_dtoa_r+0x320>)
 80070e4:	2e00      	cmp	r6, #0
 80070e6:	d14c      	bne.n	8007182 <_dtoa_r+0x35a>
 80070e8:	4642      	mov	r2, r8
 80070ea:	464b      	mov	r3, r9
 80070ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070f0:	f7f9 fbc8 	bl	8000884 <__aeabi_ddiv>
 80070f4:	e9cd 0100 	strd	r0, r1, [sp]
 80070f8:	e06a      	b.n	80071d0 <_dtoa_r+0x3a8>
 80070fa:	2301      	movs	r3, #1
 80070fc:	9309      	str	r3, [sp, #36]	; 0x24
 80070fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007100:	445b      	add	r3, fp
 8007102:	9304      	str	r3, [sp, #16]
 8007104:	3301      	adds	r3, #1
 8007106:	2b01      	cmp	r3, #1
 8007108:	9303      	str	r3, [sp, #12]
 800710a:	bfb8      	it	lt
 800710c:	2301      	movlt	r3, #1
 800710e:	e7b3      	b.n	8007078 <_dtoa_r+0x250>
 8007110:	2300      	movs	r3, #0
 8007112:	e7ab      	b.n	800706c <_dtoa_r+0x244>
 8007114:	2300      	movs	r3, #0
 8007116:	e7f1      	b.n	80070fc <_dtoa_r+0x2d4>
 8007118:	636f4361 	.word	0x636f4361
 800711c:	3fd287a7 	.word	0x3fd287a7
 8007120:	8b60c8b3 	.word	0x8b60c8b3
 8007124:	3fc68a28 	.word	0x3fc68a28
 8007128:	509f79fb 	.word	0x509f79fb
 800712c:	3fd34413 	.word	0x3fd34413
 8007130:	7ff00000 	.word	0x7ff00000
 8007134:	0800c79d 	.word	0x0800c79d
 8007138:	0800c794 	.word	0x0800c794
 800713c:	0800c74b 	.word	0x0800c74b
 8007140:	3ff80000 	.word	0x3ff80000
 8007144:	0800c838 	.word	0x0800c838
 8007148:	0800c810 	.word	0x0800c810
 800714c:	2601      	movs	r6, #1
 800714e:	2300      	movs	r3, #0
 8007150:	9307      	str	r3, [sp, #28]
 8007152:	9609      	str	r6, [sp, #36]	; 0x24
 8007154:	f04f 33ff 	mov.w	r3, #4294967295
 8007158:	9304      	str	r3, [sp, #16]
 800715a:	9303      	str	r3, [sp, #12]
 800715c:	2200      	movs	r2, #0
 800715e:	2312      	movs	r3, #18
 8007160:	920a      	str	r2, [sp, #40]	; 0x28
 8007162:	e789      	b.n	8007078 <_dtoa_r+0x250>
 8007164:	2301      	movs	r3, #1
 8007166:	9309      	str	r3, [sp, #36]	; 0x24
 8007168:	e7f4      	b.n	8007154 <_dtoa_r+0x32c>
 800716a:	2301      	movs	r3, #1
 800716c:	9304      	str	r3, [sp, #16]
 800716e:	9303      	str	r3, [sp, #12]
 8007170:	461a      	mov	r2, r3
 8007172:	e7f5      	b.n	8007160 <_dtoa_r+0x338>
 8007174:	686a      	ldr	r2, [r5, #4]
 8007176:	3201      	adds	r2, #1
 8007178:	606a      	str	r2, [r5, #4]
 800717a:	0049      	lsls	r1, r1, #1
 800717c:	e780      	b.n	8007080 <_dtoa_r+0x258>
 800717e:	2502      	movs	r5, #2
 8007180:	e7af      	b.n	80070e2 <_dtoa_r+0x2ba>
 8007182:	07f1      	lsls	r1, r6, #31
 8007184:	d508      	bpl.n	8007198 <_dtoa_r+0x370>
 8007186:	4640      	mov	r0, r8
 8007188:	4649      	mov	r1, r9
 800718a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800718e:	f7f9 fa4f 	bl	8000630 <__aeabi_dmul>
 8007192:	3501      	adds	r5, #1
 8007194:	4680      	mov	r8, r0
 8007196:	4689      	mov	r9, r1
 8007198:	1076      	asrs	r6, r6, #1
 800719a:	3708      	adds	r7, #8
 800719c:	e7a2      	b.n	80070e4 <_dtoa_r+0x2bc>
 800719e:	f000 809d 	beq.w	80072dc <_dtoa_r+0x4b4>
 80071a2:	f1cb 0600 	rsb	r6, fp, #0
 80071a6:	4b9f      	ldr	r3, [pc, #636]	; (8007424 <_dtoa_r+0x5fc>)
 80071a8:	4f9f      	ldr	r7, [pc, #636]	; (8007428 <_dtoa_r+0x600>)
 80071aa:	f006 020f 	and.w	r2, r6, #15
 80071ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071ba:	f7f9 fa39 	bl	8000630 <__aeabi_dmul>
 80071be:	e9cd 0100 	strd	r0, r1, [sp]
 80071c2:	1136      	asrs	r6, r6, #4
 80071c4:	2300      	movs	r3, #0
 80071c6:	2502      	movs	r5, #2
 80071c8:	2e00      	cmp	r6, #0
 80071ca:	d17c      	bne.n	80072c6 <_dtoa_r+0x49e>
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d191      	bne.n	80070f4 <_dtoa_r+0x2cc>
 80071d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f000 8084 	beq.w	80072e0 <_dtoa_r+0x4b8>
 80071d8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80071dc:	2200      	movs	r2, #0
 80071de:	4b93      	ldr	r3, [pc, #588]	; (800742c <_dtoa_r+0x604>)
 80071e0:	4640      	mov	r0, r8
 80071e2:	4649      	mov	r1, r9
 80071e4:	f7f9 fc96 	bl	8000b14 <__aeabi_dcmplt>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d079      	beq.n	80072e0 <_dtoa_r+0x4b8>
 80071ec:	9b03      	ldr	r3, [sp, #12]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d076      	beq.n	80072e0 <_dtoa_r+0x4b8>
 80071f2:	9b04      	ldr	r3, [sp, #16]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	dd34      	ble.n	8007262 <_dtoa_r+0x43a>
 80071f8:	2200      	movs	r2, #0
 80071fa:	4b8d      	ldr	r3, [pc, #564]	; (8007430 <_dtoa_r+0x608>)
 80071fc:	4640      	mov	r0, r8
 80071fe:	4649      	mov	r1, r9
 8007200:	f7f9 fa16 	bl	8000630 <__aeabi_dmul>
 8007204:	e9cd 0100 	strd	r0, r1, [sp]
 8007208:	9e04      	ldr	r6, [sp, #16]
 800720a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800720e:	3501      	adds	r5, #1
 8007210:	4628      	mov	r0, r5
 8007212:	f7f9 f9a7 	bl	8000564 <__aeabi_i2d>
 8007216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800721a:	f7f9 fa09 	bl	8000630 <__aeabi_dmul>
 800721e:	2200      	movs	r2, #0
 8007220:	4b84      	ldr	r3, [pc, #528]	; (8007434 <_dtoa_r+0x60c>)
 8007222:	f7f9 f853 	bl	80002cc <__adddf3>
 8007226:	4680      	mov	r8, r0
 8007228:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800722c:	2e00      	cmp	r6, #0
 800722e:	d15a      	bne.n	80072e6 <_dtoa_r+0x4be>
 8007230:	2200      	movs	r2, #0
 8007232:	4b81      	ldr	r3, [pc, #516]	; (8007438 <_dtoa_r+0x610>)
 8007234:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007238:	f7f9 f846 	bl	80002c8 <__aeabi_dsub>
 800723c:	4642      	mov	r2, r8
 800723e:	464b      	mov	r3, r9
 8007240:	e9cd 0100 	strd	r0, r1, [sp]
 8007244:	f7f9 fc84 	bl	8000b50 <__aeabi_dcmpgt>
 8007248:	2800      	cmp	r0, #0
 800724a:	f040 829b 	bne.w	8007784 <_dtoa_r+0x95c>
 800724e:	4642      	mov	r2, r8
 8007250:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007254:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007258:	f7f9 fc5c 	bl	8000b14 <__aeabi_dcmplt>
 800725c:	2800      	cmp	r0, #0
 800725e:	f040 828f 	bne.w	8007780 <_dtoa_r+0x958>
 8007262:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007266:	e9cd 2300 	strd	r2, r3, [sp]
 800726a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800726c:	2b00      	cmp	r3, #0
 800726e:	f2c0 8150 	blt.w	8007512 <_dtoa_r+0x6ea>
 8007272:	f1bb 0f0e 	cmp.w	fp, #14
 8007276:	f300 814c 	bgt.w	8007512 <_dtoa_r+0x6ea>
 800727a:	4b6a      	ldr	r3, [pc, #424]	; (8007424 <_dtoa_r+0x5fc>)
 800727c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007280:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007286:	2b00      	cmp	r3, #0
 8007288:	f280 80da 	bge.w	8007440 <_dtoa_r+0x618>
 800728c:	9b03      	ldr	r3, [sp, #12]
 800728e:	2b00      	cmp	r3, #0
 8007290:	f300 80d6 	bgt.w	8007440 <_dtoa_r+0x618>
 8007294:	f040 8273 	bne.w	800777e <_dtoa_r+0x956>
 8007298:	2200      	movs	r2, #0
 800729a:	4b67      	ldr	r3, [pc, #412]	; (8007438 <_dtoa_r+0x610>)
 800729c:	4640      	mov	r0, r8
 800729e:	4649      	mov	r1, r9
 80072a0:	f7f9 f9c6 	bl	8000630 <__aeabi_dmul>
 80072a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072a8:	f7f9 fc48 	bl	8000b3c <__aeabi_dcmpge>
 80072ac:	9e03      	ldr	r6, [sp, #12]
 80072ae:	4637      	mov	r7, r6
 80072b0:	2800      	cmp	r0, #0
 80072b2:	f040 824a 	bne.w	800774a <_dtoa_r+0x922>
 80072b6:	9b02      	ldr	r3, [sp, #8]
 80072b8:	9a02      	ldr	r2, [sp, #8]
 80072ba:	1c5d      	adds	r5, r3, #1
 80072bc:	2331      	movs	r3, #49	; 0x31
 80072be:	7013      	strb	r3, [r2, #0]
 80072c0:	f10b 0b01 	add.w	fp, fp, #1
 80072c4:	e245      	b.n	8007752 <_dtoa_r+0x92a>
 80072c6:	07f2      	lsls	r2, r6, #31
 80072c8:	d505      	bpl.n	80072d6 <_dtoa_r+0x4ae>
 80072ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072ce:	f7f9 f9af 	bl	8000630 <__aeabi_dmul>
 80072d2:	3501      	adds	r5, #1
 80072d4:	2301      	movs	r3, #1
 80072d6:	1076      	asrs	r6, r6, #1
 80072d8:	3708      	adds	r7, #8
 80072da:	e775      	b.n	80071c8 <_dtoa_r+0x3a0>
 80072dc:	2502      	movs	r5, #2
 80072de:	e777      	b.n	80071d0 <_dtoa_r+0x3a8>
 80072e0:	465f      	mov	r7, fp
 80072e2:	9e03      	ldr	r6, [sp, #12]
 80072e4:	e794      	b.n	8007210 <_dtoa_r+0x3e8>
 80072e6:	9a02      	ldr	r2, [sp, #8]
 80072e8:	4b4e      	ldr	r3, [pc, #312]	; (8007424 <_dtoa_r+0x5fc>)
 80072ea:	4432      	add	r2, r6
 80072ec:	9213      	str	r2, [sp, #76]	; 0x4c
 80072ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072f0:	1e71      	subs	r1, r6, #1
 80072f2:	2a00      	cmp	r2, #0
 80072f4:	d048      	beq.n	8007388 <_dtoa_r+0x560>
 80072f6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80072fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fe:	2000      	movs	r0, #0
 8007300:	494e      	ldr	r1, [pc, #312]	; (800743c <_dtoa_r+0x614>)
 8007302:	f7f9 fabf 	bl	8000884 <__aeabi_ddiv>
 8007306:	4642      	mov	r2, r8
 8007308:	464b      	mov	r3, r9
 800730a:	f7f8 ffdd 	bl	80002c8 <__aeabi_dsub>
 800730e:	9d02      	ldr	r5, [sp, #8]
 8007310:	4680      	mov	r8, r0
 8007312:	4689      	mov	r9, r1
 8007314:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007318:	f7f9 fc3a 	bl	8000b90 <__aeabi_d2iz>
 800731c:	4606      	mov	r6, r0
 800731e:	f7f9 f921 	bl	8000564 <__aeabi_i2d>
 8007322:	4602      	mov	r2, r0
 8007324:	460b      	mov	r3, r1
 8007326:	e9dd 0100 	ldrd	r0, r1, [sp]
 800732a:	f7f8 ffcd 	bl	80002c8 <__aeabi_dsub>
 800732e:	3630      	adds	r6, #48	; 0x30
 8007330:	f805 6b01 	strb.w	r6, [r5], #1
 8007334:	4642      	mov	r2, r8
 8007336:	464b      	mov	r3, r9
 8007338:	e9cd 0100 	strd	r0, r1, [sp]
 800733c:	f7f9 fbea 	bl	8000b14 <__aeabi_dcmplt>
 8007340:	2800      	cmp	r0, #0
 8007342:	d165      	bne.n	8007410 <_dtoa_r+0x5e8>
 8007344:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007348:	2000      	movs	r0, #0
 800734a:	4938      	ldr	r1, [pc, #224]	; (800742c <_dtoa_r+0x604>)
 800734c:	f7f8 ffbc 	bl	80002c8 <__aeabi_dsub>
 8007350:	4642      	mov	r2, r8
 8007352:	464b      	mov	r3, r9
 8007354:	f7f9 fbde 	bl	8000b14 <__aeabi_dcmplt>
 8007358:	2800      	cmp	r0, #0
 800735a:	f040 80ba 	bne.w	80074d2 <_dtoa_r+0x6aa>
 800735e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007360:	429d      	cmp	r5, r3
 8007362:	f43f af7e 	beq.w	8007262 <_dtoa_r+0x43a>
 8007366:	2200      	movs	r2, #0
 8007368:	4b31      	ldr	r3, [pc, #196]	; (8007430 <_dtoa_r+0x608>)
 800736a:	4640      	mov	r0, r8
 800736c:	4649      	mov	r1, r9
 800736e:	f7f9 f95f 	bl	8000630 <__aeabi_dmul>
 8007372:	2200      	movs	r2, #0
 8007374:	4680      	mov	r8, r0
 8007376:	4689      	mov	r9, r1
 8007378:	4b2d      	ldr	r3, [pc, #180]	; (8007430 <_dtoa_r+0x608>)
 800737a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800737e:	f7f9 f957 	bl	8000630 <__aeabi_dmul>
 8007382:	e9cd 0100 	strd	r0, r1, [sp]
 8007386:	e7c5      	b.n	8007314 <_dtoa_r+0x4ec>
 8007388:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800738c:	4642      	mov	r2, r8
 800738e:	464b      	mov	r3, r9
 8007390:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007394:	f7f9 f94c 	bl	8000630 <__aeabi_dmul>
 8007398:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800739c:	9d02      	ldr	r5, [sp, #8]
 800739e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073a2:	f7f9 fbf5 	bl	8000b90 <__aeabi_d2iz>
 80073a6:	4606      	mov	r6, r0
 80073a8:	f7f9 f8dc 	bl	8000564 <__aeabi_i2d>
 80073ac:	3630      	adds	r6, #48	; 0x30
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073b6:	f7f8 ff87 	bl	80002c8 <__aeabi_dsub>
 80073ba:	f805 6b01 	strb.w	r6, [r5], #1
 80073be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073c0:	42ab      	cmp	r3, r5
 80073c2:	4680      	mov	r8, r0
 80073c4:	4689      	mov	r9, r1
 80073c6:	f04f 0200 	mov.w	r2, #0
 80073ca:	d125      	bne.n	8007418 <_dtoa_r+0x5f0>
 80073cc:	4b1b      	ldr	r3, [pc, #108]	; (800743c <_dtoa_r+0x614>)
 80073ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073d2:	f7f8 ff7b 	bl	80002cc <__adddf3>
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	4640      	mov	r0, r8
 80073dc:	4649      	mov	r1, r9
 80073de:	f7f9 fbb7 	bl	8000b50 <__aeabi_dcmpgt>
 80073e2:	2800      	cmp	r0, #0
 80073e4:	d175      	bne.n	80074d2 <_dtoa_r+0x6aa>
 80073e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073ea:	2000      	movs	r0, #0
 80073ec:	4913      	ldr	r1, [pc, #76]	; (800743c <_dtoa_r+0x614>)
 80073ee:	f7f8 ff6b 	bl	80002c8 <__aeabi_dsub>
 80073f2:	4602      	mov	r2, r0
 80073f4:	460b      	mov	r3, r1
 80073f6:	4640      	mov	r0, r8
 80073f8:	4649      	mov	r1, r9
 80073fa:	f7f9 fb8b 	bl	8000b14 <__aeabi_dcmplt>
 80073fe:	2800      	cmp	r0, #0
 8007400:	f43f af2f 	beq.w	8007262 <_dtoa_r+0x43a>
 8007404:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007408:	2b30      	cmp	r3, #48	; 0x30
 800740a:	f105 32ff 	add.w	r2, r5, #4294967295
 800740e:	d001      	beq.n	8007414 <_dtoa_r+0x5ec>
 8007410:	46bb      	mov	fp, r7
 8007412:	e04d      	b.n	80074b0 <_dtoa_r+0x688>
 8007414:	4615      	mov	r5, r2
 8007416:	e7f5      	b.n	8007404 <_dtoa_r+0x5dc>
 8007418:	4b05      	ldr	r3, [pc, #20]	; (8007430 <_dtoa_r+0x608>)
 800741a:	f7f9 f909 	bl	8000630 <__aeabi_dmul>
 800741e:	e9cd 0100 	strd	r0, r1, [sp]
 8007422:	e7bc      	b.n	800739e <_dtoa_r+0x576>
 8007424:	0800c838 	.word	0x0800c838
 8007428:	0800c810 	.word	0x0800c810
 800742c:	3ff00000 	.word	0x3ff00000
 8007430:	40240000 	.word	0x40240000
 8007434:	401c0000 	.word	0x401c0000
 8007438:	40140000 	.word	0x40140000
 800743c:	3fe00000 	.word	0x3fe00000
 8007440:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007444:	9d02      	ldr	r5, [sp, #8]
 8007446:	4642      	mov	r2, r8
 8007448:	464b      	mov	r3, r9
 800744a:	4630      	mov	r0, r6
 800744c:	4639      	mov	r1, r7
 800744e:	f7f9 fa19 	bl	8000884 <__aeabi_ddiv>
 8007452:	f7f9 fb9d 	bl	8000b90 <__aeabi_d2iz>
 8007456:	9000      	str	r0, [sp, #0]
 8007458:	f7f9 f884 	bl	8000564 <__aeabi_i2d>
 800745c:	4642      	mov	r2, r8
 800745e:	464b      	mov	r3, r9
 8007460:	f7f9 f8e6 	bl	8000630 <__aeabi_dmul>
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	4630      	mov	r0, r6
 800746a:	4639      	mov	r1, r7
 800746c:	f7f8 ff2c 	bl	80002c8 <__aeabi_dsub>
 8007470:	9e00      	ldr	r6, [sp, #0]
 8007472:	9f03      	ldr	r7, [sp, #12]
 8007474:	3630      	adds	r6, #48	; 0x30
 8007476:	f805 6b01 	strb.w	r6, [r5], #1
 800747a:	9e02      	ldr	r6, [sp, #8]
 800747c:	1bae      	subs	r6, r5, r6
 800747e:	42b7      	cmp	r7, r6
 8007480:	4602      	mov	r2, r0
 8007482:	460b      	mov	r3, r1
 8007484:	d138      	bne.n	80074f8 <_dtoa_r+0x6d0>
 8007486:	f7f8 ff21 	bl	80002cc <__adddf3>
 800748a:	4606      	mov	r6, r0
 800748c:	460f      	mov	r7, r1
 800748e:	4602      	mov	r2, r0
 8007490:	460b      	mov	r3, r1
 8007492:	4640      	mov	r0, r8
 8007494:	4649      	mov	r1, r9
 8007496:	f7f9 fb3d 	bl	8000b14 <__aeabi_dcmplt>
 800749a:	b9c8      	cbnz	r0, 80074d0 <_dtoa_r+0x6a8>
 800749c:	4632      	mov	r2, r6
 800749e:	463b      	mov	r3, r7
 80074a0:	4640      	mov	r0, r8
 80074a2:	4649      	mov	r1, r9
 80074a4:	f7f9 fb2c 	bl	8000b00 <__aeabi_dcmpeq>
 80074a8:	b110      	cbz	r0, 80074b0 <_dtoa_r+0x688>
 80074aa:	9b00      	ldr	r3, [sp, #0]
 80074ac:	07db      	lsls	r3, r3, #31
 80074ae:	d40f      	bmi.n	80074d0 <_dtoa_r+0x6a8>
 80074b0:	4651      	mov	r1, sl
 80074b2:	4620      	mov	r0, r4
 80074b4:	f001 f954 	bl	8008760 <_Bfree>
 80074b8:	2300      	movs	r3, #0
 80074ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074bc:	702b      	strb	r3, [r5, #0]
 80074be:	f10b 0301 	add.w	r3, fp, #1
 80074c2:	6013      	str	r3, [r2, #0]
 80074c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f43f acf8 	beq.w	8006ebc <_dtoa_r+0x94>
 80074cc:	601d      	str	r5, [r3, #0]
 80074ce:	e4f5      	b.n	8006ebc <_dtoa_r+0x94>
 80074d0:	465f      	mov	r7, fp
 80074d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074d6:	2a39      	cmp	r2, #57	; 0x39
 80074d8:	f105 33ff 	add.w	r3, r5, #4294967295
 80074dc:	d106      	bne.n	80074ec <_dtoa_r+0x6c4>
 80074de:	9a02      	ldr	r2, [sp, #8]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d107      	bne.n	80074f4 <_dtoa_r+0x6cc>
 80074e4:	2330      	movs	r3, #48	; 0x30
 80074e6:	7013      	strb	r3, [r2, #0]
 80074e8:	3701      	adds	r7, #1
 80074ea:	4613      	mov	r3, r2
 80074ec:	781a      	ldrb	r2, [r3, #0]
 80074ee:	3201      	adds	r2, #1
 80074f0:	701a      	strb	r2, [r3, #0]
 80074f2:	e78d      	b.n	8007410 <_dtoa_r+0x5e8>
 80074f4:	461d      	mov	r5, r3
 80074f6:	e7ec      	b.n	80074d2 <_dtoa_r+0x6aa>
 80074f8:	2200      	movs	r2, #0
 80074fa:	4ba4      	ldr	r3, [pc, #656]	; (800778c <_dtoa_r+0x964>)
 80074fc:	f7f9 f898 	bl	8000630 <__aeabi_dmul>
 8007500:	2200      	movs	r2, #0
 8007502:	2300      	movs	r3, #0
 8007504:	4606      	mov	r6, r0
 8007506:	460f      	mov	r7, r1
 8007508:	f7f9 fafa 	bl	8000b00 <__aeabi_dcmpeq>
 800750c:	2800      	cmp	r0, #0
 800750e:	d09a      	beq.n	8007446 <_dtoa_r+0x61e>
 8007510:	e7ce      	b.n	80074b0 <_dtoa_r+0x688>
 8007512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007514:	2a00      	cmp	r2, #0
 8007516:	f000 80cd 	beq.w	80076b4 <_dtoa_r+0x88c>
 800751a:	9a07      	ldr	r2, [sp, #28]
 800751c:	2a01      	cmp	r2, #1
 800751e:	f300 80af 	bgt.w	8007680 <_dtoa_r+0x858>
 8007522:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007524:	2a00      	cmp	r2, #0
 8007526:	f000 80a7 	beq.w	8007678 <_dtoa_r+0x850>
 800752a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800752e:	9e08      	ldr	r6, [sp, #32]
 8007530:	9d05      	ldr	r5, [sp, #20]
 8007532:	9a05      	ldr	r2, [sp, #20]
 8007534:	441a      	add	r2, r3
 8007536:	9205      	str	r2, [sp, #20]
 8007538:	9a06      	ldr	r2, [sp, #24]
 800753a:	2101      	movs	r1, #1
 800753c:	441a      	add	r2, r3
 800753e:	4620      	mov	r0, r4
 8007540:	9206      	str	r2, [sp, #24]
 8007542:	f001 f9eb 	bl	800891c <__i2b>
 8007546:	4607      	mov	r7, r0
 8007548:	2d00      	cmp	r5, #0
 800754a:	dd0c      	ble.n	8007566 <_dtoa_r+0x73e>
 800754c:	9b06      	ldr	r3, [sp, #24]
 800754e:	2b00      	cmp	r3, #0
 8007550:	dd09      	ble.n	8007566 <_dtoa_r+0x73e>
 8007552:	42ab      	cmp	r3, r5
 8007554:	9a05      	ldr	r2, [sp, #20]
 8007556:	bfa8      	it	ge
 8007558:	462b      	movge	r3, r5
 800755a:	1ad2      	subs	r2, r2, r3
 800755c:	9205      	str	r2, [sp, #20]
 800755e:	9a06      	ldr	r2, [sp, #24]
 8007560:	1aed      	subs	r5, r5, r3
 8007562:	1ad3      	subs	r3, r2, r3
 8007564:	9306      	str	r3, [sp, #24]
 8007566:	9b08      	ldr	r3, [sp, #32]
 8007568:	b1f3      	cbz	r3, 80075a8 <_dtoa_r+0x780>
 800756a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800756c:	2b00      	cmp	r3, #0
 800756e:	f000 80a5 	beq.w	80076bc <_dtoa_r+0x894>
 8007572:	2e00      	cmp	r6, #0
 8007574:	dd10      	ble.n	8007598 <_dtoa_r+0x770>
 8007576:	4639      	mov	r1, r7
 8007578:	4632      	mov	r2, r6
 800757a:	4620      	mov	r0, r4
 800757c:	f001 fa64 	bl	8008a48 <__pow5mult>
 8007580:	4652      	mov	r2, sl
 8007582:	4601      	mov	r1, r0
 8007584:	4607      	mov	r7, r0
 8007586:	4620      	mov	r0, r4
 8007588:	f001 f9d1 	bl	800892e <__multiply>
 800758c:	4651      	mov	r1, sl
 800758e:	4680      	mov	r8, r0
 8007590:	4620      	mov	r0, r4
 8007592:	f001 f8e5 	bl	8008760 <_Bfree>
 8007596:	46c2      	mov	sl, r8
 8007598:	9b08      	ldr	r3, [sp, #32]
 800759a:	1b9a      	subs	r2, r3, r6
 800759c:	d004      	beq.n	80075a8 <_dtoa_r+0x780>
 800759e:	4651      	mov	r1, sl
 80075a0:	4620      	mov	r0, r4
 80075a2:	f001 fa51 	bl	8008a48 <__pow5mult>
 80075a6:	4682      	mov	sl, r0
 80075a8:	2101      	movs	r1, #1
 80075aa:	4620      	mov	r0, r4
 80075ac:	f001 f9b6 	bl	800891c <__i2b>
 80075b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	4606      	mov	r6, r0
 80075b6:	f340 8083 	ble.w	80076c0 <_dtoa_r+0x898>
 80075ba:	461a      	mov	r2, r3
 80075bc:	4601      	mov	r1, r0
 80075be:	4620      	mov	r0, r4
 80075c0:	f001 fa42 	bl	8008a48 <__pow5mult>
 80075c4:	9b07      	ldr	r3, [sp, #28]
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	4606      	mov	r6, r0
 80075ca:	dd7c      	ble.n	80076c6 <_dtoa_r+0x89e>
 80075cc:	f04f 0800 	mov.w	r8, #0
 80075d0:	6933      	ldr	r3, [r6, #16]
 80075d2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80075d6:	6918      	ldr	r0, [r3, #16]
 80075d8:	f001 f952 	bl	8008880 <__hi0bits>
 80075dc:	f1c0 0020 	rsb	r0, r0, #32
 80075e0:	9b06      	ldr	r3, [sp, #24]
 80075e2:	4418      	add	r0, r3
 80075e4:	f010 001f 	ands.w	r0, r0, #31
 80075e8:	f000 8096 	beq.w	8007718 <_dtoa_r+0x8f0>
 80075ec:	f1c0 0320 	rsb	r3, r0, #32
 80075f0:	2b04      	cmp	r3, #4
 80075f2:	f340 8087 	ble.w	8007704 <_dtoa_r+0x8dc>
 80075f6:	9b05      	ldr	r3, [sp, #20]
 80075f8:	f1c0 001c 	rsb	r0, r0, #28
 80075fc:	4403      	add	r3, r0
 80075fe:	9305      	str	r3, [sp, #20]
 8007600:	9b06      	ldr	r3, [sp, #24]
 8007602:	4405      	add	r5, r0
 8007604:	4403      	add	r3, r0
 8007606:	9306      	str	r3, [sp, #24]
 8007608:	9b05      	ldr	r3, [sp, #20]
 800760a:	2b00      	cmp	r3, #0
 800760c:	dd05      	ble.n	800761a <_dtoa_r+0x7f2>
 800760e:	4651      	mov	r1, sl
 8007610:	461a      	mov	r2, r3
 8007612:	4620      	mov	r0, r4
 8007614:	f001 fa66 	bl	8008ae4 <__lshift>
 8007618:	4682      	mov	sl, r0
 800761a:	9b06      	ldr	r3, [sp, #24]
 800761c:	2b00      	cmp	r3, #0
 800761e:	dd05      	ble.n	800762c <_dtoa_r+0x804>
 8007620:	4631      	mov	r1, r6
 8007622:	461a      	mov	r2, r3
 8007624:	4620      	mov	r0, r4
 8007626:	f001 fa5d 	bl	8008ae4 <__lshift>
 800762a:	4606      	mov	r6, r0
 800762c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800762e:	2b00      	cmp	r3, #0
 8007630:	d074      	beq.n	800771c <_dtoa_r+0x8f4>
 8007632:	4631      	mov	r1, r6
 8007634:	4650      	mov	r0, sl
 8007636:	f001 faa6 	bl	8008b86 <__mcmp>
 800763a:	2800      	cmp	r0, #0
 800763c:	da6e      	bge.n	800771c <_dtoa_r+0x8f4>
 800763e:	2300      	movs	r3, #0
 8007640:	4651      	mov	r1, sl
 8007642:	220a      	movs	r2, #10
 8007644:	4620      	mov	r0, r4
 8007646:	f001 f8a2 	bl	800878e <__multadd>
 800764a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800764c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007650:	4682      	mov	sl, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 81a8 	beq.w	80079a8 <_dtoa_r+0xb80>
 8007658:	2300      	movs	r3, #0
 800765a:	4639      	mov	r1, r7
 800765c:	220a      	movs	r2, #10
 800765e:	4620      	mov	r0, r4
 8007660:	f001 f895 	bl	800878e <__multadd>
 8007664:	9b04      	ldr	r3, [sp, #16]
 8007666:	2b00      	cmp	r3, #0
 8007668:	4607      	mov	r7, r0
 800766a:	f300 80c8 	bgt.w	80077fe <_dtoa_r+0x9d6>
 800766e:	9b07      	ldr	r3, [sp, #28]
 8007670:	2b02      	cmp	r3, #2
 8007672:	f340 80c4 	ble.w	80077fe <_dtoa_r+0x9d6>
 8007676:	e059      	b.n	800772c <_dtoa_r+0x904>
 8007678:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800767a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800767e:	e756      	b.n	800752e <_dtoa_r+0x706>
 8007680:	9b03      	ldr	r3, [sp, #12]
 8007682:	1e5e      	subs	r6, r3, #1
 8007684:	9b08      	ldr	r3, [sp, #32]
 8007686:	42b3      	cmp	r3, r6
 8007688:	bfbf      	itttt	lt
 800768a:	9b08      	ldrlt	r3, [sp, #32]
 800768c:	9608      	strlt	r6, [sp, #32]
 800768e:	1af2      	sublt	r2, r6, r3
 8007690:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007692:	bfb6      	itet	lt
 8007694:	189b      	addlt	r3, r3, r2
 8007696:	1b9e      	subge	r6, r3, r6
 8007698:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800769a:	9b03      	ldr	r3, [sp, #12]
 800769c:	bfb8      	it	lt
 800769e:	2600      	movlt	r6, #0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	bfb9      	ittee	lt
 80076a4:	9b05      	ldrlt	r3, [sp, #20]
 80076a6:	9a03      	ldrlt	r2, [sp, #12]
 80076a8:	9d05      	ldrge	r5, [sp, #20]
 80076aa:	9b03      	ldrge	r3, [sp, #12]
 80076ac:	bfbc      	itt	lt
 80076ae:	1a9d      	sublt	r5, r3, r2
 80076b0:	2300      	movlt	r3, #0
 80076b2:	e73e      	b.n	8007532 <_dtoa_r+0x70a>
 80076b4:	9e08      	ldr	r6, [sp, #32]
 80076b6:	9d05      	ldr	r5, [sp, #20]
 80076b8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80076ba:	e745      	b.n	8007548 <_dtoa_r+0x720>
 80076bc:	9a08      	ldr	r2, [sp, #32]
 80076be:	e76e      	b.n	800759e <_dtoa_r+0x776>
 80076c0:	9b07      	ldr	r3, [sp, #28]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	dc19      	bgt.n	80076fa <_dtoa_r+0x8d2>
 80076c6:	9b00      	ldr	r3, [sp, #0]
 80076c8:	b9bb      	cbnz	r3, 80076fa <_dtoa_r+0x8d2>
 80076ca:	9b01      	ldr	r3, [sp, #4]
 80076cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076d0:	b99b      	cbnz	r3, 80076fa <_dtoa_r+0x8d2>
 80076d2:	9b01      	ldr	r3, [sp, #4]
 80076d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076d8:	0d1b      	lsrs	r3, r3, #20
 80076da:	051b      	lsls	r3, r3, #20
 80076dc:	b183      	cbz	r3, 8007700 <_dtoa_r+0x8d8>
 80076de:	9b05      	ldr	r3, [sp, #20]
 80076e0:	3301      	adds	r3, #1
 80076e2:	9305      	str	r3, [sp, #20]
 80076e4:	9b06      	ldr	r3, [sp, #24]
 80076e6:	3301      	adds	r3, #1
 80076e8:	9306      	str	r3, [sp, #24]
 80076ea:	f04f 0801 	mov.w	r8, #1
 80076ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f47f af6d 	bne.w	80075d0 <_dtoa_r+0x7a8>
 80076f6:	2001      	movs	r0, #1
 80076f8:	e772      	b.n	80075e0 <_dtoa_r+0x7b8>
 80076fa:	f04f 0800 	mov.w	r8, #0
 80076fe:	e7f6      	b.n	80076ee <_dtoa_r+0x8c6>
 8007700:	4698      	mov	r8, r3
 8007702:	e7f4      	b.n	80076ee <_dtoa_r+0x8c6>
 8007704:	d080      	beq.n	8007608 <_dtoa_r+0x7e0>
 8007706:	9a05      	ldr	r2, [sp, #20]
 8007708:	331c      	adds	r3, #28
 800770a:	441a      	add	r2, r3
 800770c:	9205      	str	r2, [sp, #20]
 800770e:	9a06      	ldr	r2, [sp, #24]
 8007710:	441a      	add	r2, r3
 8007712:	441d      	add	r5, r3
 8007714:	4613      	mov	r3, r2
 8007716:	e776      	b.n	8007606 <_dtoa_r+0x7de>
 8007718:	4603      	mov	r3, r0
 800771a:	e7f4      	b.n	8007706 <_dtoa_r+0x8de>
 800771c:	9b03      	ldr	r3, [sp, #12]
 800771e:	2b00      	cmp	r3, #0
 8007720:	dc36      	bgt.n	8007790 <_dtoa_r+0x968>
 8007722:	9b07      	ldr	r3, [sp, #28]
 8007724:	2b02      	cmp	r3, #2
 8007726:	dd33      	ble.n	8007790 <_dtoa_r+0x968>
 8007728:	9b03      	ldr	r3, [sp, #12]
 800772a:	9304      	str	r3, [sp, #16]
 800772c:	9b04      	ldr	r3, [sp, #16]
 800772e:	b963      	cbnz	r3, 800774a <_dtoa_r+0x922>
 8007730:	4631      	mov	r1, r6
 8007732:	2205      	movs	r2, #5
 8007734:	4620      	mov	r0, r4
 8007736:	f001 f82a 	bl	800878e <__multadd>
 800773a:	4601      	mov	r1, r0
 800773c:	4606      	mov	r6, r0
 800773e:	4650      	mov	r0, sl
 8007740:	f001 fa21 	bl	8008b86 <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	f73f adb6 	bgt.w	80072b6 <_dtoa_r+0x48e>
 800774a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800774c:	9d02      	ldr	r5, [sp, #8]
 800774e:	ea6f 0b03 	mvn.w	fp, r3
 8007752:	2300      	movs	r3, #0
 8007754:	9303      	str	r3, [sp, #12]
 8007756:	4631      	mov	r1, r6
 8007758:	4620      	mov	r0, r4
 800775a:	f001 f801 	bl	8008760 <_Bfree>
 800775e:	2f00      	cmp	r7, #0
 8007760:	f43f aea6 	beq.w	80074b0 <_dtoa_r+0x688>
 8007764:	9b03      	ldr	r3, [sp, #12]
 8007766:	b12b      	cbz	r3, 8007774 <_dtoa_r+0x94c>
 8007768:	42bb      	cmp	r3, r7
 800776a:	d003      	beq.n	8007774 <_dtoa_r+0x94c>
 800776c:	4619      	mov	r1, r3
 800776e:	4620      	mov	r0, r4
 8007770:	f000 fff6 	bl	8008760 <_Bfree>
 8007774:	4639      	mov	r1, r7
 8007776:	4620      	mov	r0, r4
 8007778:	f000 fff2 	bl	8008760 <_Bfree>
 800777c:	e698      	b.n	80074b0 <_dtoa_r+0x688>
 800777e:	2600      	movs	r6, #0
 8007780:	4637      	mov	r7, r6
 8007782:	e7e2      	b.n	800774a <_dtoa_r+0x922>
 8007784:	46bb      	mov	fp, r7
 8007786:	4637      	mov	r7, r6
 8007788:	e595      	b.n	80072b6 <_dtoa_r+0x48e>
 800778a:	bf00      	nop
 800778c:	40240000 	.word	0x40240000
 8007790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007792:	bb93      	cbnz	r3, 80077fa <_dtoa_r+0x9d2>
 8007794:	9b03      	ldr	r3, [sp, #12]
 8007796:	9304      	str	r3, [sp, #16]
 8007798:	9d02      	ldr	r5, [sp, #8]
 800779a:	4631      	mov	r1, r6
 800779c:	4650      	mov	r0, sl
 800779e:	f7ff fab7 	bl	8006d10 <quorem>
 80077a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80077a6:	f805 9b01 	strb.w	r9, [r5], #1
 80077aa:	9b02      	ldr	r3, [sp, #8]
 80077ac:	9a04      	ldr	r2, [sp, #16]
 80077ae:	1aeb      	subs	r3, r5, r3
 80077b0:	429a      	cmp	r2, r3
 80077b2:	f300 80dc 	bgt.w	800796e <_dtoa_r+0xb46>
 80077b6:	9b02      	ldr	r3, [sp, #8]
 80077b8:	2a01      	cmp	r2, #1
 80077ba:	bfac      	ite	ge
 80077bc:	189b      	addge	r3, r3, r2
 80077be:	3301      	addlt	r3, #1
 80077c0:	4698      	mov	r8, r3
 80077c2:	2300      	movs	r3, #0
 80077c4:	9303      	str	r3, [sp, #12]
 80077c6:	4651      	mov	r1, sl
 80077c8:	2201      	movs	r2, #1
 80077ca:	4620      	mov	r0, r4
 80077cc:	f001 f98a 	bl	8008ae4 <__lshift>
 80077d0:	4631      	mov	r1, r6
 80077d2:	4682      	mov	sl, r0
 80077d4:	f001 f9d7 	bl	8008b86 <__mcmp>
 80077d8:	2800      	cmp	r0, #0
 80077da:	f300 808d 	bgt.w	80078f8 <_dtoa_r+0xad0>
 80077de:	d103      	bne.n	80077e8 <_dtoa_r+0x9c0>
 80077e0:	f019 0f01 	tst.w	r9, #1
 80077e4:	f040 8088 	bne.w	80078f8 <_dtoa_r+0xad0>
 80077e8:	4645      	mov	r5, r8
 80077ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077ee:	2b30      	cmp	r3, #48	; 0x30
 80077f0:	f105 32ff 	add.w	r2, r5, #4294967295
 80077f4:	d1af      	bne.n	8007756 <_dtoa_r+0x92e>
 80077f6:	4615      	mov	r5, r2
 80077f8:	e7f7      	b.n	80077ea <_dtoa_r+0x9c2>
 80077fa:	9b03      	ldr	r3, [sp, #12]
 80077fc:	9304      	str	r3, [sp, #16]
 80077fe:	2d00      	cmp	r5, #0
 8007800:	dd05      	ble.n	800780e <_dtoa_r+0x9e6>
 8007802:	4639      	mov	r1, r7
 8007804:	462a      	mov	r2, r5
 8007806:	4620      	mov	r0, r4
 8007808:	f001 f96c 	bl	8008ae4 <__lshift>
 800780c:	4607      	mov	r7, r0
 800780e:	f1b8 0f00 	cmp.w	r8, #0
 8007812:	d04c      	beq.n	80078ae <_dtoa_r+0xa86>
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	4620      	mov	r0, r4
 8007818:	f000 ff6e 	bl	80086f8 <_Balloc>
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	3202      	adds	r2, #2
 8007820:	4605      	mov	r5, r0
 8007822:	0092      	lsls	r2, r2, #2
 8007824:	f107 010c 	add.w	r1, r7, #12
 8007828:	300c      	adds	r0, #12
 800782a:	f000 ff4d 	bl	80086c8 <memcpy>
 800782e:	2201      	movs	r2, #1
 8007830:	4629      	mov	r1, r5
 8007832:	4620      	mov	r0, r4
 8007834:	f001 f956 	bl	8008ae4 <__lshift>
 8007838:	9b00      	ldr	r3, [sp, #0]
 800783a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800783e:	9703      	str	r7, [sp, #12]
 8007840:	f003 0301 	and.w	r3, r3, #1
 8007844:	4607      	mov	r7, r0
 8007846:	9305      	str	r3, [sp, #20]
 8007848:	4631      	mov	r1, r6
 800784a:	4650      	mov	r0, sl
 800784c:	f7ff fa60 	bl	8006d10 <quorem>
 8007850:	9903      	ldr	r1, [sp, #12]
 8007852:	4605      	mov	r5, r0
 8007854:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007858:	4650      	mov	r0, sl
 800785a:	f001 f994 	bl	8008b86 <__mcmp>
 800785e:	463a      	mov	r2, r7
 8007860:	9000      	str	r0, [sp, #0]
 8007862:	4631      	mov	r1, r6
 8007864:	4620      	mov	r0, r4
 8007866:	f001 f9a8 	bl	8008bba <__mdiff>
 800786a:	68c3      	ldr	r3, [r0, #12]
 800786c:	4602      	mov	r2, r0
 800786e:	bb03      	cbnz	r3, 80078b2 <_dtoa_r+0xa8a>
 8007870:	4601      	mov	r1, r0
 8007872:	9006      	str	r0, [sp, #24]
 8007874:	4650      	mov	r0, sl
 8007876:	f001 f986 	bl	8008b86 <__mcmp>
 800787a:	9a06      	ldr	r2, [sp, #24]
 800787c:	4603      	mov	r3, r0
 800787e:	4611      	mov	r1, r2
 8007880:	4620      	mov	r0, r4
 8007882:	9306      	str	r3, [sp, #24]
 8007884:	f000 ff6c 	bl	8008760 <_Bfree>
 8007888:	9b06      	ldr	r3, [sp, #24]
 800788a:	b9a3      	cbnz	r3, 80078b6 <_dtoa_r+0xa8e>
 800788c:	9a07      	ldr	r2, [sp, #28]
 800788e:	b992      	cbnz	r2, 80078b6 <_dtoa_r+0xa8e>
 8007890:	9a05      	ldr	r2, [sp, #20]
 8007892:	b982      	cbnz	r2, 80078b6 <_dtoa_r+0xa8e>
 8007894:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007898:	d029      	beq.n	80078ee <_dtoa_r+0xac6>
 800789a:	9b00      	ldr	r3, [sp, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	dd01      	ble.n	80078a4 <_dtoa_r+0xa7c>
 80078a0:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80078a4:	f108 0501 	add.w	r5, r8, #1
 80078a8:	f888 9000 	strb.w	r9, [r8]
 80078ac:	e753      	b.n	8007756 <_dtoa_r+0x92e>
 80078ae:	4638      	mov	r0, r7
 80078b0:	e7c2      	b.n	8007838 <_dtoa_r+0xa10>
 80078b2:	2301      	movs	r3, #1
 80078b4:	e7e3      	b.n	800787e <_dtoa_r+0xa56>
 80078b6:	9a00      	ldr	r2, [sp, #0]
 80078b8:	2a00      	cmp	r2, #0
 80078ba:	db04      	blt.n	80078c6 <_dtoa_r+0xa9e>
 80078bc:	d125      	bne.n	800790a <_dtoa_r+0xae2>
 80078be:	9a07      	ldr	r2, [sp, #28]
 80078c0:	bb1a      	cbnz	r2, 800790a <_dtoa_r+0xae2>
 80078c2:	9a05      	ldr	r2, [sp, #20]
 80078c4:	bb0a      	cbnz	r2, 800790a <_dtoa_r+0xae2>
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	ddec      	ble.n	80078a4 <_dtoa_r+0xa7c>
 80078ca:	4651      	mov	r1, sl
 80078cc:	2201      	movs	r2, #1
 80078ce:	4620      	mov	r0, r4
 80078d0:	f001 f908 	bl	8008ae4 <__lshift>
 80078d4:	4631      	mov	r1, r6
 80078d6:	4682      	mov	sl, r0
 80078d8:	f001 f955 	bl	8008b86 <__mcmp>
 80078dc:	2800      	cmp	r0, #0
 80078de:	dc03      	bgt.n	80078e8 <_dtoa_r+0xac0>
 80078e0:	d1e0      	bne.n	80078a4 <_dtoa_r+0xa7c>
 80078e2:	f019 0f01 	tst.w	r9, #1
 80078e6:	d0dd      	beq.n	80078a4 <_dtoa_r+0xa7c>
 80078e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80078ec:	d1d8      	bne.n	80078a0 <_dtoa_r+0xa78>
 80078ee:	2339      	movs	r3, #57	; 0x39
 80078f0:	f888 3000 	strb.w	r3, [r8]
 80078f4:	f108 0801 	add.w	r8, r8, #1
 80078f8:	4645      	mov	r5, r8
 80078fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80078fe:	2b39      	cmp	r3, #57	; 0x39
 8007900:	f105 32ff 	add.w	r2, r5, #4294967295
 8007904:	d03b      	beq.n	800797e <_dtoa_r+0xb56>
 8007906:	3301      	adds	r3, #1
 8007908:	e040      	b.n	800798c <_dtoa_r+0xb64>
 800790a:	2b00      	cmp	r3, #0
 800790c:	f108 0501 	add.w	r5, r8, #1
 8007910:	dd05      	ble.n	800791e <_dtoa_r+0xaf6>
 8007912:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007916:	d0ea      	beq.n	80078ee <_dtoa_r+0xac6>
 8007918:	f109 0901 	add.w	r9, r9, #1
 800791c:	e7c4      	b.n	80078a8 <_dtoa_r+0xa80>
 800791e:	9b02      	ldr	r3, [sp, #8]
 8007920:	9a04      	ldr	r2, [sp, #16]
 8007922:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007926:	1aeb      	subs	r3, r5, r3
 8007928:	4293      	cmp	r3, r2
 800792a:	46a8      	mov	r8, r5
 800792c:	f43f af4b 	beq.w	80077c6 <_dtoa_r+0x99e>
 8007930:	4651      	mov	r1, sl
 8007932:	2300      	movs	r3, #0
 8007934:	220a      	movs	r2, #10
 8007936:	4620      	mov	r0, r4
 8007938:	f000 ff29 	bl	800878e <__multadd>
 800793c:	9b03      	ldr	r3, [sp, #12]
 800793e:	9903      	ldr	r1, [sp, #12]
 8007940:	42bb      	cmp	r3, r7
 8007942:	4682      	mov	sl, r0
 8007944:	f04f 0300 	mov.w	r3, #0
 8007948:	f04f 020a 	mov.w	r2, #10
 800794c:	4620      	mov	r0, r4
 800794e:	d104      	bne.n	800795a <_dtoa_r+0xb32>
 8007950:	f000 ff1d 	bl	800878e <__multadd>
 8007954:	9003      	str	r0, [sp, #12]
 8007956:	4607      	mov	r7, r0
 8007958:	e776      	b.n	8007848 <_dtoa_r+0xa20>
 800795a:	f000 ff18 	bl	800878e <__multadd>
 800795e:	2300      	movs	r3, #0
 8007960:	9003      	str	r0, [sp, #12]
 8007962:	220a      	movs	r2, #10
 8007964:	4639      	mov	r1, r7
 8007966:	4620      	mov	r0, r4
 8007968:	f000 ff11 	bl	800878e <__multadd>
 800796c:	e7f3      	b.n	8007956 <_dtoa_r+0xb2e>
 800796e:	4651      	mov	r1, sl
 8007970:	2300      	movs	r3, #0
 8007972:	220a      	movs	r2, #10
 8007974:	4620      	mov	r0, r4
 8007976:	f000 ff0a 	bl	800878e <__multadd>
 800797a:	4682      	mov	sl, r0
 800797c:	e70d      	b.n	800779a <_dtoa_r+0x972>
 800797e:	9b02      	ldr	r3, [sp, #8]
 8007980:	4293      	cmp	r3, r2
 8007982:	d105      	bne.n	8007990 <_dtoa_r+0xb68>
 8007984:	9a02      	ldr	r2, [sp, #8]
 8007986:	f10b 0b01 	add.w	fp, fp, #1
 800798a:	2331      	movs	r3, #49	; 0x31
 800798c:	7013      	strb	r3, [r2, #0]
 800798e:	e6e2      	b.n	8007756 <_dtoa_r+0x92e>
 8007990:	4615      	mov	r5, r2
 8007992:	e7b2      	b.n	80078fa <_dtoa_r+0xad2>
 8007994:	4b09      	ldr	r3, [pc, #36]	; (80079bc <_dtoa_r+0xb94>)
 8007996:	f7ff baae 	b.w	8006ef6 <_dtoa_r+0xce>
 800799a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800799c:	2b00      	cmp	r3, #0
 800799e:	f47f aa88 	bne.w	8006eb2 <_dtoa_r+0x8a>
 80079a2:	4b07      	ldr	r3, [pc, #28]	; (80079c0 <_dtoa_r+0xb98>)
 80079a4:	f7ff baa7 	b.w	8006ef6 <_dtoa_r+0xce>
 80079a8:	9b04      	ldr	r3, [sp, #16]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f73f aef4 	bgt.w	8007798 <_dtoa_r+0x970>
 80079b0:	9b07      	ldr	r3, [sp, #28]
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	f77f aef0 	ble.w	8007798 <_dtoa_r+0x970>
 80079b8:	e6b8      	b.n	800772c <_dtoa_r+0x904>
 80079ba:	bf00      	nop
 80079bc:	0800c74a 	.word	0x0800c74a
 80079c0:	0800c794 	.word	0x0800c794

080079c4 <__sflush_r>:
 80079c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079c8:	b293      	uxth	r3, r2
 80079ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ce:	4605      	mov	r5, r0
 80079d0:	0718      	lsls	r0, r3, #28
 80079d2:	460c      	mov	r4, r1
 80079d4:	d461      	bmi.n	8007a9a <__sflush_r+0xd6>
 80079d6:	684b      	ldr	r3, [r1, #4]
 80079d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079dc:	2b00      	cmp	r3, #0
 80079de:	818a      	strh	r2, [r1, #12]
 80079e0:	dc05      	bgt.n	80079ee <__sflush_r+0x2a>
 80079e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	dc02      	bgt.n	80079ee <__sflush_r+0x2a>
 80079e8:	2000      	movs	r0, #0
 80079ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079f0:	2e00      	cmp	r6, #0
 80079f2:	d0f9      	beq.n	80079e8 <__sflush_r+0x24>
 80079f4:	2300      	movs	r3, #0
 80079f6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079fa:	682f      	ldr	r7, [r5, #0]
 80079fc:	602b      	str	r3, [r5, #0]
 80079fe:	d037      	beq.n	8007a70 <__sflush_r+0xac>
 8007a00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a02:	89a3      	ldrh	r3, [r4, #12]
 8007a04:	075a      	lsls	r2, r3, #29
 8007a06:	d505      	bpl.n	8007a14 <__sflush_r+0x50>
 8007a08:	6863      	ldr	r3, [r4, #4]
 8007a0a:	1ac0      	subs	r0, r0, r3
 8007a0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a0e:	b10b      	cbz	r3, 8007a14 <__sflush_r+0x50>
 8007a10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a12:	1ac0      	subs	r0, r0, r3
 8007a14:	2300      	movs	r3, #0
 8007a16:	4602      	mov	r2, r0
 8007a18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a1a:	6a21      	ldr	r1, [r4, #32]
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	47b0      	blx	r6
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	89a3      	ldrh	r3, [r4, #12]
 8007a24:	d106      	bne.n	8007a34 <__sflush_r+0x70>
 8007a26:	6829      	ldr	r1, [r5, #0]
 8007a28:	291d      	cmp	r1, #29
 8007a2a:	d84f      	bhi.n	8007acc <__sflush_r+0x108>
 8007a2c:	4a2d      	ldr	r2, [pc, #180]	; (8007ae4 <__sflush_r+0x120>)
 8007a2e:	40ca      	lsrs	r2, r1
 8007a30:	07d6      	lsls	r6, r2, #31
 8007a32:	d54b      	bpl.n	8007acc <__sflush_r+0x108>
 8007a34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a38:	b21b      	sxth	r3, r3
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	6062      	str	r2, [r4, #4]
 8007a3e:	04d9      	lsls	r1, r3, #19
 8007a40:	6922      	ldr	r2, [r4, #16]
 8007a42:	81a3      	strh	r3, [r4, #12]
 8007a44:	6022      	str	r2, [r4, #0]
 8007a46:	d504      	bpl.n	8007a52 <__sflush_r+0x8e>
 8007a48:	1c42      	adds	r2, r0, #1
 8007a4a:	d101      	bne.n	8007a50 <__sflush_r+0x8c>
 8007a4c:	682b      	ldr	r3, [r5, #0]
 8007a4e:	b903      	cbnz	r3, 8007a52 <__sflush_r+0x8e>
 8007a50:	6560      	str	r0, [r4, #84]	; 0x54
 8007a52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a54:	602f      	str	r7, [r5, #0]
 8007a56:	2900      	cmp	r1, #0
 8007a58:	d0c6      	beq.n	80079e8 <__sflush_r+0x24>
 8007a5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a5e:	4299      	cmp	r1, r3
 8007a60:	d002      	beq.n	8007a68 <__sflush_r+0xa4>
 8007a62:	4628      	mov	r0, r5
 8007a64:	f000 fa38 	bl	8007ed8 <_free_r>
 8007a68:	2000      	movs	r0, #0
 8007a6a:	6360      	str	r0, [r4, #52]	; 0x34
 8007a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a70:	6a21      	ldr	r1, [r4, #32]
 8007a72:	2301      	movs	r3, #1
 8007a74:	4628      	mov	r0, r5
 8007a76:	47b0      	blx	r6
 8007a78:	1c41      	adds	r1, r0, #1
 8007a7a:	d1c2      	bne.n	8007a02 <__sflush_r+0x3e>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d0bf      	beq.n	8007a02 <__sflush_r+0x3e>
 8007a82:	2b1d      	cmp	r3, #29
 8007a84:	d001      	beq.n	8007a8a <__sflush_r+0xc6>
 8007a86:	2b16      	cmp	r3, #22
 8007a88:	d101      	bne.n	8007a8e <__sflush_r+0xca>
 8007a8a:	602f      	str	r7, [r5, #0]
 8007a8c:	e7ac      	b.n	80079e8 <__sflush_r+0x24>
 8007a8e:	89a3      	ldrh	r3, [r4, #12]
 8007a90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a94:	81a3      	strh	r3, [r4, #12]
 8007a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a9a:	690f      	ldr	r7, [r1, #16]
 8007a9c:	2f00      	cmp	r7, #0
 8007a9e:	d0a3      	beq.n	80079e8 <__sflush_r+0x24>
 8007aa0:	079b      	lsls	r3, r3, #30
 8007aa2:	680e      	ldr	r6, [r1, #0]
 8007aa4:	bf08      	it	eq
 8007aa6:	694b      	ldreq	r3, [r1, #20]
 8007aa8:	600f      	str	r7, [r1, #0]
 8007aaa:	bf18      	it	ne
 8007aac:	2300      	movne	r3, #0
 8007aae:	eba6 0807 	sub.w	r8, r6, r7
 8007ab2:	608b      	str	r3, [r1, #8]
 8007ab4:	f1b8 0f00 	cmp.w	r8, #0
 8007ab8:	dd96      	ble.n	80079e8 <__sflush_r+0x24>
 8007aba:	4643      	mov	r3, r8
 8007abc:	463a      	mov	r2, r7
 8007abe:	6a21      	ldr	r1, [r4, #32]
 8007ac0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	47b0      	blx	r6
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	dc07      	bgt.n	8007ada <__sflush_r+0x116>
 8007aca:	89a3      	ldrh	r3, [r4, #12]
 8007acc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ad0:	81a3      	strh	r3, [r4, #12]
 8007ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ada:	4407      	add	r7, r0
 8007adc:	eba8 0800 	sub.w	r8, r8, r0
 8007ae0:	e7e8      	b.n	8007ab4 <__sflush_r+0xf0>
 8007ae2:	bf00      	nop
 8007ae4:	20400001 	.word	0x20400001

08007ae8 <_fflush_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	690b      	ldr	r3, [r1, #16]
 8007aec:	4605      	mov	r5, r0
 8007aee:	460c      	mov	r4, r1
 8007af0:	b913      	cbnz	r3, 8007af8 <_fflush_r+0x10>
 8007af2:	2500      	movs	r5, #0
 8007af4:	4628      	mov	r0, r5
 8007af6:	bd38      	pop	{r3, r4, r5, pc}
 8007af8:	b118      	cbz	r0, 8007b02 <_fflush_r+0x1a>
 8007afa:	6983      	ldr	r3, [r0, #24]
 8007afc:	b90b      	cbnz	r3, 8007b02 <_fflush_r+0x1a>
 8007afe:	f000 f899 	bl	8007c34 <__sinit>
 8007b02:	4b14      	ldr	r3, [pc, #80]	; (8007b54 <_fflush_r+0x6c>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	d11b      	bne.n	8007b40 <_fflush_r+0x58>
 8007b08:	686c      	ldr	r4, [r5, #4]
 8007b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0ef      	beq.n	8007af2 <_fflush_r+0xa>
 8007b12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b14:	07d0      	lsls	r0, r2, #31
 8007b16:	d404      	bmi.n	8007b22 <_fflush_r+0x3a>
 8007b18:	0599      	lsls	r1, r3, #22
 8007b1a:	d402      	bmi.n	8007b22 <_fflush_r+0x3a>
 8007b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b1e:	f000 fb11 	bl	8008144 <__retarget_lock_acquire_recursive>
 8007b22:	4628      	mov	r0, r5
 8007b24:	4621      	mov	r1, r4
 8007b26:	f7ff ff4d 	bl	80079c4 <__sflush_r>
 8007b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b2c:	07da      	lsls	r2, r3, #31
 8007b2e:	4605      	mov	r5, r0
 8007b30:	d4e0      	bmi.n	8007af4 <_fflush_r+0xc>
 8007b32:	89a3      	ldrh	r3, [r4, #12]
 8007b34:	059b      	lsls	r3, r3, #22
 8007b36:	d4dd      	bmi.n	8007af4 <_fflush_r+0xc>
 8007b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b3a:	f000 fb04 	bl	8008146 <__retarget_lock_release_recursive>
 8007b3e:	e7d9      	b.n	8007af4 <_fflush_r+0xc>
 8007b40:	4b05      	ldr	r3, [pc, #20]	; (8007b58 <_fflush_r+0x70>)
 8007b42:	429c      	cmp	r4, r3
 8007b44:	d101      	bne.n	8007b4a <_fflush_r+0x62>
 8007b46:	68ac      	ldr	r4, [r5, #8]
 8007b48:	e7df      	b.n	8007b0a <_fflush_r+0x22>
 8007b4a:	4b04      	ldr	r3, [pc, #16]	; (8007b5c <_fflush_r+0x74>)
 8007b4c:	429c      	cmp	r4, r3
 8007b4e:	bf08      	it	eq
 8007b50:	68ec      	ldreq	r4, [r5, #12]
 8007b52:	e7da      	b.n	8007b0a <_fflush_r+0x22>
 8007b54:	0800c7c4 	.word	0x0800c7c4
 8007b58:	0800c7e4 	.word	0x0800c7e4
 8007b5c:	0800c7a4 	.word	0x0800c7a4

08007b60 <fflush>:
 8007b60:	4601      	mov	r1, r0
 8007b62:	b920      	cbnz	r0, 8007b6e <fflush+0xe>
 8007b64:	4b04      	ldr	r3, [pc, #16]	; (8007b78 <fflush+0x18>)
 8007b66:	4905      	ldr	r1, [pc, #20]	; (8007b7c <fflush+0x1c>)
 8007b68:	6818      	ldr	r0, [r3, #0]
 8007b6a:	f000 ba8d 	b.w	8008088 <_fwalk_reent>
 8007b6e:	4b04      	ldr	r3, [pc, #16]	; (8007b80 <fflush+0x20>)
 8007b70:	6818      	ldr	r0, [r3, #0]
 8007b72:	f7ff bfb9 	b.w	8007ae8 <_fflush_r>
 8007b76:	bf00      	nop
 8007b78:	0800c714 	.word	0x0800c714
 8007b7c:	08007ae9 	.word	0x08007ae9
 8007b80:	2000000c 	.word	0x2000000c

08007b84 <_cleanup_r>:
 8007b84:	4901      	ldr	r1, [pc, #4]	; (8007b8c <_cleanup_r+0x8>)
 8007b86:	f000 ba7f 	b.w	8008088 <_fwalk_reent>
 8007b8a:	bf00      	nop
 8007b8c:	0800b53d 	.word	0x0800b53d

08007b90 <std.isra.0>:
 8007b90:	2300      	movs	r3, #0
 8007b92:	b510      	push	{r4, lr}
 8007b94:	4604      	mov	r4, r0
 8007b96:	6003      	str	r3, [r0, #0]
 8007b98:	6043      	str	r3, [r0, #4]
 8007b9a:	6083      	str	r3, [r0, #8]
 8007b9c:	8181      	strh	r1, [r0, #12]
 8007b9e:	6643      	str	r3, [r0, #100]	; 0x64
 8007ba0:	81c2      	strh	r2, [r0, #14]
 8007ba2:	6103      	str	r3, [r0, #16]
 8007ba4:	6143      	str	r3, [r0, #20]
 8007ba6:	6183      	str	r3, [r0, #24]
 8007ba8:	4619      	mov	r1, r3
 8007baa:	2208      	movs	r2, #8
 8007bac:	305c      	adds	r0, #92	; 0x5c
 8007bae:	f7fd f9cf 	bl	8004f50 <memset>
 8007bb2:	4b05      	ldr	r3, [pc, #20]	; (8007bc8 <std.isra.0+0x38>)
 8007bb4:	6263      	str	r3, [r4, #36]	; 0x24
 8007bb6:	4b05      	ldr	r3, [pc, #20]	; (8007bcc <std.isra.0+0x3c>)
 8007bb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007bba:	4b05      	ldr	r3, [pc, #20]	; (8007bd0 <std.isra.0+0x40>)
 8007bbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007bbe:	4b05      	ldr	r3, [pc, #20]	; (8007bd4 <std.isra.0+0x44>)
 8007bc0:	6224      	str	r4, [r4, #32]
 8007bc2:	6323      	str	r3, [r4, #48]	; 0x30
 8007bc4:	bd10      	pop	{r4, pc}
 8007bc6:	bf00      	nop
 8007bc8:	080090e5 	.word	0x080090e5
 8007bcc:	08009107 	.word	0x08009107
 8007bd0:	0800913f 	.word	0x0800913f
 8007bd4:	08009163 	.word	0x08009163

08007bd8 <__sfmoreglue>:
 8007bd8:	b570      	push	{r4, r5, r6, lr}
 8007bda:	1e4a      	subs	r2, r1, #1
 8007bdc:	2568      	movs	r5, #104	; 0x68
 8007bde:	4355      	muls	r5, r2
 8007be0:	460e      	mov	r6, r1
 8007be2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007be6:	f000 fb23 	bl	8008230 <_malloc_r>
 8007bea:	4604      	mov	r4, r0
 8007bec:	b140      	cbz	r0, 8007c00 <__sfmoreglue+0x28>
 8007bee:	2100      	movs	r1, #0
 8007bf0:	e880 0042 	stmia.w	r0, {r1, r6}
 8007bf4:	300c      	adds	r0, #12
 8007bf6:	60a0      	str	r0, [r4, #8]
 8007bf8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007bfc:	f7fd f9a8 	bl	8004f50 <memset>
 8007c00:	4620      	mov	r0, r4
 8007c02:	bd70      	pop	{r4, r5, r6, pc}

08007c04 <__sfp_lock_acquire>:
 8007c04:	4801      	ldr	r0, [pc, #4]	; (8007c0c <__sfp_lock_acquire+0x8>)
 8007c06:	f000 ba9d 	b.w	8008144 <__retarget_lock_acquire_recursive>
 8007c0a:	bf00      	nop
 8007c0c:	20000938 	.word	0x20000938

08007c10 <__sfp_lock_release>:
 8007c10:	4801      	ldr	r0, [pc, #4]	; (8007c18 <__sfp_lock_release+0x8>)
 8007c12:	f000 ba98 	b.w	8008146 <__retarget_lock_release_recursive>
 8007c16:	bf00      	nop
 8007c18:	20000938 	.word	0x20000938

08007c1c <__sinit_lock_acquire>:
 8007c1c:	4801      	ldr	r0, [pc, #4]	; (8007c24 <__sinit_lock_acquire+0x8>)
 8007c1e:	f000 ba91 	b.w	8008144 <__retarget_lock_acquire_recursive>
 8007c22:	bf00      	nop
 8007c24:	20000933 	.word	0x20000933

08007c28 <__sinit_lock_release>:
 8007c28:	4801      	ldr	r0, [pc, #4]	; (8007c30 <__sinit_lock_release+0x8>)
 8007c2a:	f000 ba8c 	b.w	8008146 <__retarget_lock_release_recursive>
 8007c2e:	bf00      	nop
 8007c30:	20000933 	.word	0x20000933

08007c34 <__sinit>:
 8007c34:	b510      	push	{r4, lr}
 8007c36:	4604      	mov	r4, r0
 8007c38:	f7ff fff0 	bl	8007c1c <__sinit_lock_acquire>
 8007c3c:	69a3      	ldr	r3, [r4, #24]
 8007c3e:	b11b      	cbz	r3, 8007c48 <__sinit+0x14>
 8007c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c44:	f7ff bff0 	b.w	8007c28 <__sinit_lock_release>
 8007c48:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8007c4c:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8007c50:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8007c54:	4b12      	ldr	r3, [pc, #72]	; (8007ca0 <__sinit+0x6c>)
 8007c56:	4a13      	ldr	r2, [pc, #76]	; (8007ca4 <__sinit+0x70>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	62a2      	str	r2, [r4, #40]	; 0x28
 8007c5c:	429c      	cmp	r4, r3
 8007c5e:	bf04      	itt	eq
 8007c60:	2301      	moveq	r3, #1
 8007c62:	61a3      	streq	r3, [r4, #24]
 8007c64:	4620      	mov	r0, r4
 8007c66:	f000 f81f 	bl	8007ca8 <__sfp>
 8007c6a:	6060      	str	r0, [r4, #4]
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f000 f81b 	bl	8007ca8 <__sfp>
 8007c72:	60a0      	str	r0, [r4, #8]
 8007c74:	4620      	mov	r0, r4
 8007c76:	f000 f817 	bl	8007ca8 <__sfp>
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	60e0      	str	r0, [r4, #12]
 8007c7e:	2104      	movs	r1, #4
 8007c80:	6860      	ldr	r0, [r4, #4]
 8007c82:	f7ff ff85 	bl	8007b90 <std.isra.0>
 8007c86:	2201      	movs	r2, #1
 8007c88:	2109      	movs	r1, #9
 8007c8a:	68a0      	ldr	r0, [r4, #8]
 8007c8c:	f7ff ff80 	bl	8007b90 <std.isra.0>
 8007c90:	2202      	movs	r2, #2
 8007c92:	2112      	movs	r1, #18
 8007c94:	68e0      	ldr	r0, [r4, #12]
 8007c96:	f7ff ff7b 	bl	8007b90 <std.isra.0>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	61a3      	str	r3, [r4, #24]
 8007c9e:	e7cf      	b.n	8007c40 <__sinit+0xc>
 8007ca0:	0800c714 	.word	0x0800c714
 8007ca4:	08007b85 	.word	0x08007b85

08007ca8 <__sfp>:
 8007ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007caa:	4607      	mov	r7, r0
 8007cac:	f7ff ffaa 	bl	8007c04 <__sfp_lock_acquire>
 8007cb0:	4b1f      	ldr	r3, [pc, #124]	; (8007d30 <__sfp+0x88>)
 8007cb2:	681e      	ldr	r6, [r3, #0]
 8007cb4:	69b3      	ldr	r3, [r6, #24]
 8007cb6:	b913      	cbnz	r3, 8007cbe <__sfp+0x16>
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f7ff ffbb 	bl	8007c34 <__sinit>
 8007cbe:	36d8      	adds	r6, #216	; 0xd8
 8007cc0:	68b4      	ldr	r4, [r6, #8]
 8007cc2:	6873      	ldr	r3, [r6, #4]
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	d503      	bpl.n	8007cd0 <__sfp+0x28>
 8007cc8:	6833      	ldr	r3, [r6, #0]
 8007cca:	b133      	cbz	r3, 8007cda <__sfp+0x32>
 8007ccc:	6836      	ldr	r6, [r6, #0]
 8007cce:	e7f7      	b.n	8007cc0 <__sfp+0x18>
 8007cd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007cd4:	b17d      	cbz	r5, 8007cf6 <__sfp+0x4e>
 8007cd6:	3468      	adds	r4, #104	; 0x68
 8007cd8:	e7f4      	b.n	8007cc4 <__sfp+0x1c>
 8007cda:	2104      	movs	r1, #4
 8007cdc:	4638      	mov	r0, r7
 8007cde:	f7ff ff7b 	bl	8007bd8 <__sfmoreglue>
 8007ce2:	4604      	mov	r4, r0
 8007ce4:	6030      	str	r0, [r6, #0]
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	d1f0      	bne.n	8007ccc <__sfp+0x24>
 8007cea:	f7ff ff91 	bl	8007c10 <__sfp_lock_release>
 8007cee:	230c      	movs	r3, #12
 8007cf0:	603b      	str	r3, [r7, #0]
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007cfa:	81e3      	strh	r3, [r4, #14]
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	81a3      	strh	r3, [r4, #12]
 8007d00:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007d04:	6665      	str	r5, [r4, #100]	; 0x64
 8007d06:	f000 fa1b 	bl	8008140 <__retarget_lock_init_recursive>
 8007d0a:	f7ff ff81 	bl	8007c10 <__sfp_lock_release>
 8007d0e:	6025      	str	r5, [r4, #0]
 8007d10:	60a5      	str	r5, [r4, #8]
 8007d12:	6065      	str	r5, [r4, #4]
 8007d14:	6125      	str	r5, [r4, #16]
 8007d16:	6165      	str	r5, [r4, #20]
 8007d18:	61a5      	str	r5, [r4, #24]
 8007d1a:	2208      	movs	r2, #8
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007d22:	f7fd f915 	bl	8004f50 <memset>
 8007d26:	6365      	str	r5, [r4, #52]	; 0x34
 8007d28:	63a5      	str	r5, [r4, #56]	; 0x38
 8007d2a:	64a5      	str	r5, [r4, #72]	; 0x48
 8007d2c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007d2e:	e7e0      	b.n	8007cf2 <__sfp+0x4a>
 8007d30:	0800c714 	.word	0x0800c714

08007d34 <_fread_r>:
 8007d34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d38:	4698      	mov	r8, r3
 8007d3a:	4693      	mov	fp, r2
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	4642      	mov	r2, r8
 8007d40:	4353      	muls	r3, r2
 8007d42:	4607      	mov	r7, r0
 8007d44:	460e      	mov	r6, r1
 8007d46:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007d48:	469a      	mov	sl, r3
 8007d4a:	d066      	beq.n	8007e1a <_fread_r+0xe6>
 8007d4c:	b118      	cbz	r0, 8007d56 <_fread_r+0x22>
 8007d4e:	6983      	ldr	r3, [r0, #24]
 8007d50:	b90b      	cbnz	r3, 8007d56 <_fread_r+0x22>
 8007d52:	f7ff ff6f 	bl	8007c34 <__sinit>
 8007d56:	4b32      	ldr	r3, [pc, #200]	; (8007e20 <_fread_r+0xec>)
 8007d58:	429c      	cmp	r4, r3
 8007d5a:	d133      	bne.n	8007dc4 <_fread_r+0x90>
 8007d5c:	687c      	ldr	r4, [r7, #4]
 8007d5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d60:	07da      	lsls	r2, r3, #31
 8007d62:	d405      	bmi.n	8007d70 <_fread_r+0x3c>
 8007d64:	89a3      	ldrh	r3, [r4, #12]
 8007d66:	059b      	lsls	r3, r3, #22
 8007d68:	d402      	bmi.n	8007d70 <_fread_r+0x3c>
 8007d6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d6c:	f000 f9ea 	bl	8008144 <__retarget_lock_acquire_recursive>
 8007d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d74:	049d      	lsls	r5, r3, #18
 8007d76:	d406      	bmi.n	8007d86 <_fread_r+0x52>
 8007d78:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007d7c:	81a3      	strh	r3, [r4, #12]
 8007d7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d84:	6663      	str	r3, [r4, #100]	; 0x64
 8007d86:	6863      	ldr	r3, [r4, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	da01      	bge.n	8007d90 <_fread_r+0x5c>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	6063      	str	r3, [r4, #4]
 8007d90:	4655      	mov	r5, sl
 8007d92:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8007d96:	454d      	cmp	r5, r9
 8007d98:	d81e      	bhi.n	8007dd8 <_fread_r+0xa4>
 8007d9a:	462a      	mov	r2, r5
 8007d9c:	6821      	ldr	r1, [r4, #0]
 8007d9e:	4630      	mov	r0, r6
 8007da0:	f000 fc92 	bl	80086c8 <memcpy>
 8007da4:	6863      	ldr	r3, [r4, #4]
 8007da6:	1b5b      	subs	r3, r3, r5
 8007da8:	6063      	str	r3, [r4, #4]
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	441d      	add	r5, r3
 8007dae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007db0:	6025      	str	r5, [r4, #0]
 8007db2:	07da      	lsls	r2, r3, #31
 8007db4:	d42e      	bmi.n	8007e14 <_fread_r+0xe0>
 8007db6:	89a3      	ldrh	r3, [r4, #12]
 8007db8:	059b      	lsls	r3, r3, #22
 8007dba:	d42b      	bmi.n	8007e14 <_fread_r+0xe0>
 8007dbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dbe:	f000 f9c2 	bl	8008146 <__retarget_lock_release_recursive>
 8007dc2:	e027      	b.n	8007e14 <_fread_r+0xe0>
 8007dc4:	4b17      	ldr	r3, [pc, #92]	; (8007e24 <_fread_r+0xf0>)
 8007dc6:	429c      	cmp	r4, r3
 8007dc8:	d101      	bne.n	8007dce <_fread_r+0x9a>
 8007dca:	68bc      	ldr	r4, [r7, #8]
 8007dcc:	e7c7      	b.n	8007d5e <_fread_r+0x2a>
 8007dce:	4b16      	ldr	r3, [pc, #88]	; (8007e28 <_fread_r+0xf4>)
 8007dd0:	429c      	cmp	r4, r3
 8007dd2:	bf08      	it	eq
 8007dd4:	68fc      	ldreq	r4, [r7, #12]
 8007dd6:	e7c2      	b.n	8007d5e <_fread_r+0x2a>
 8007dd8:	6821      	ldr	r1, [r4, #0]
 8007dda:	4630      	mov	r0, r6
 8007ddc:	464a      	mov	r2, r9
 8007dde:	f000 fc73 	bl	80086c8 <memcpy>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	444b      	add	r3, r9
 8007de6:	6023      	str	r3, [r4, #0]
 8007de8:	4621      	mov	r1, r4
 8007dea:	4638      	mov	r0, r7
 8007dec:	444e      	add	r6, r9
 8007dee:	eba5 0509 	sub.w	r5, r5, r9
 8007df2:	f001 f877 	bl	8008ee4 <__srefill_r>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	d0cb      	beq.n	8007d92 <_fread_r+0x5e>
 8007dfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dfc:	07d8      	lsls	r0, r3, #31
 8007dfe:	d405      	bmi.n	8007e0c <_fread_r+0xd8>
 8007e00:	89a3      	ldrh	r3, [r4, #12]
 8007e02:	0599      	lsls	r1, r3, #22
 8007e04:	d402      	bmi.n	8007e0c <_fread_r+0xd8>
 8007e06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e08:	f000 f99d 	bl	8008146 <__retarget_lock_release_recursive>
 8007e0c:	ebaa 0505 	sub.w	r5, sl, r5
 8007e10:	fbb5 f8fb 	udiv	r8, r5, fp
 8007e14:	4640      	mov	r0, r8
 8007e16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1a:	4698      	mov	r8, r3
 8007e1c:	e7fa      	b.n	8007e14 <_fread_r+0xe0>
 8007e1e:	bf00      	nop
 8007e20:	0800c7c4 	.word	0x0800c7c4
 8007e24:	0800c7e4 	.word	0x0800c7e4
 8007e28:	0800c7a4 	.word	0x0800c7a4

08007e2c <_malloc_trim_r>:
 8007e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e30:	4f25      	ldr	r7, [pc, #148]	; (8007ec8 <_malloc_trim_r+0x9c>)
 8007e32:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007ed4 <_malloc_trim_r+0xa8>
 8007e36:	4689      	mov	r9, r1
 8007e38:	4606      	mov	r6, r0
 8007e3a:	f000 fc51 	bl	80086e0 <__malloc_lock>
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	685d      	ldr	r5, [r3, #4]
 8007e42:	f1a8 0411 	sub.w	r4, r8, #17
 8007e46:	f025 0503 	bic.w	r5, r5, #3
 8007e4a:	eba4 0409 	sub.w	r4, r4, r9
 8007e4e:	442c      	add	r4, r5
 8007e50:	fbb4 f4f8 	udiv	r4, r4, r8
 8007e54:	3c01      	subs	r4, #1
 8007e56:	fb08 f404 	mul.w	r4, r8, r4
 8007e5a:	4544      	cmp	r4, r8
 8007e5c:	da05      	bge.n	8007e6a <_malloc_trim_r+0x3e>
 8007e5e:	4630      	mov	r0, r6
 8007e60:	f000 fc44 	bl	80086ec <__malloc_unlock>
 8007e64:	2000      	movs	r0, #0
 8007e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f001 f8cf 	bl	8009010 <_sbrk_r>
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	442b      	add	r3, r5
 8007e76:	4298      	cmp	r0, r3
 8007e78:	d1f1      	bne.n	8007e5e <_malloc_trim_r+0x32>
 8007e7a:	4261      	negs	r1, r4
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f001 f8c7 	bl	8009010 <_sbrk_r>
 8007e82:	3001      	adds	r0, #1
 8007e84:	d110      	bne.n	8007ea8 <_malloc_trim_r+0x7c>
 8007e86:	2100      	movs	r1, #0
 8007e88:	4630      	mov	r0, r6
 8007e8a:	f001 f8c1 	bl	8009010 <_sbrk_r>
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	1a83      	subs	r3, r0, r2
 8007e92:	2b0f      	cmp	r3, #15
 8007e94:	dde3      	ble.n	8007e5e <_malloc_trim_r+0x32>
 8007e96:	490d      	ldr	r1, [pc, #52]	; (8007ecc <_malloc_trim_r+0xa0>)
 8007e98:	6809      	ldr	r1, [r1, #0]
 8007e9a:	1a40      	subs	r0, r0, r1
 8007e9c:	490c      	ldr	r1, [pc, #48]	; (8007ed0 <_malloc_trim_r+0xa4>)
 8007e9e:	f043 0301 	orr.w	r3, r3, #1
 8007ea2:	6008      	str	r0, [r1, #0]
 8007ea4:	6053      	str	r3, [r2, #4]
 8007ea6:	e7da      	b.n	8007e5e <_malloc_trim_r+0x32>
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	4a09      	ldr	r2, [pc, #36]	; (8007ed0 <_malloc_trim_r+0xa4>)
 8007eac:	1b2d      	subs	r5, r5, r4
 8007eae:	f045 0501 	orr.w	r5, r5, #1
 8007eb2:	605d      	str	r5, [r3, #4]
 8007eb4:	6813      	ldr	r3, [r2, #0]
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	1b1c      	subs	r4, r3, r4
 8007eba:	6014      	str	r4, [r2, #0]
 8007ebc:	f000 fc16 	bl	80086ec <__malloc_unlock>
 8007ec0:	2001      	movs	r0, #1
 8007ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ec6:	bf00      	nop
 8007ec8:	2000026c 	.word	0x2000026c
 8007ecc:	20000674 	.word	0x20000674
 8007ed0:	200006d0 	.word	0x200006d0
 8007ed4:	00001000 	.word	0x00001000

08007ed8 <_free_r>:
 8007ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007edc:	4604      	mov	r4, r0
 8007ede:	4688      	mov	r8, r1
 8007ee0:	2900      	cmp	r1, #0
 8007ee2:	f000 80ab 	beq.w	800803c <_free_r+0x164>
 8007ee6:	f000 fbfb 	bl	80086e0 <__malloc_lock>
 8007eea:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007eee:	4d54      	ldr	r5, [pc, #336]	; (8008040 <_free_r+0x168>)
 8007ef0:	f022 0001 	bic.w	r0, r2, #1
 8007ef4:	f1a8 0308 	sub.w	r3, r8, #8
 8007ef8:	181f      	adds	r7, r3, r0
 8007efa:	68a9      	ldr	r1, [r5, #8]
 8007efc:	687e      	ldr	r6, [r7, #4]
 8007efe:	428f      	cmp	r7, r1
 8007f00:	f026 0603 	bic.w	r6, r6, #3
 8007f04:	f002 0201 	and.w	r2, r2, #1
 8007f08:	d11b      	bne.n	8007f42 <_free_r+0x6a>
 8007f0a:	4430      	add	r0, r6
 8007f0c:	b93a      	cbnz	r2, 8007f1e <_free_r+0x46>
 8007f0e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8007f12:	1a9b      	subs	r3, r3, r2
 8007f14:	4410      	add	r0, r2
 8007f16:	6899      	ldr	r1, [r3, #8]
 8007f18:	68da      	ldr	r2, [r3, #12]
 8007f1a:	60ca      	str	r2, [r1, #12]
 8007f1c:	6091      	str	r1, [r2, #8]
 8007f1e:	f040 0201 	orr.w	r2, r0, #1
 8007f22:	605a      	str	r2, [r3, #4]
 8007f24:	60ab      	str	r3, [r5, #8]
 8007f26:	4b47      	ldr	r3, [pc, #284]	; (8008044 <_free_r+0x16c>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4298      	cmp	r0, r3
 8007f2c:	d304      	bcc.n	8007f38 <_free_r+0x60>
 8007f2e:	4b46      	ldr	r3, [pc, #280]	; (8008048 <_free_r+0x170>)
 8007f30:	4620      	mov	r0, r4
 8007f32:	6819      	ldr	r1, [r3, #0]
 8007f34:	f7ff ff7a 	bl	8007e2c <_malloc_trim_r>
 8007f38:	4620      	mov	r0, r4
 8007f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f3e:	f000 bbd5 	b.w	80086ec <__malloc_unlock>
 8007f42:	607e      	str	r6, [r7, #4]
 8007f44:	2a00      	cmp	r2, #0
 8007f46:	d139      	bne.n	8007fbc <_free_r+0xe4>
 8007f48:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007f4c:	1a5b      	subs	r3, r3, r1
 8007f4e:	4408      	add	r0, r1
 8007f50:	6899      	ldr	r1, [r3, #8]
 8007f52:	f105 0e08 	add.w	lr, r5, #8
 8007f56:	4571      	cmp	r1, lr
 8007f58:	d032      	beq.n	8007fc0 <_free_r+0xe8>
 8007f5a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8007f5e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007f62:	f8ce 1008 	str.w	r1, [lr, #8]
 8007f66:	19b9      	adds	r1, r7, r6
 8007f68:	6849      	ldr	r1, [r1, #4]
 8007f6a:	07c9      	lsls	r1, r1, #31
 8007f6c:	d40a      	bmi.n	8007f84 <_free_r+0xac>
 8007f6e:	4430      	add	r0, r6
 8007f70:	68b9      	ldr	r1, [r7, #8]
 8007f72:	bb3a      	cbnz	r2, 8007fc4 <_free_r+0xec>
 8007f74:	4e35      	ldr	r6, [pc, #212]	; (800804c <_free_r+0x174>)
 8007f76:	42b1      	cmp	r1, r6
 8007f78:	d124      	bne.n	8007fc4 <_free_r+0xec>
 8007f7a:	616b      	str	r3, [r5, #20]
 8007f7c:	612b      	str	r3, [r5, #16]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	60d9      	str	r1, [r3, #12]
 8007f82:	6099      	str	r1, [r3, #8]
 8007f84:	f040 0101 	orr.w	r1, r0, #1
 8007f88:	6059      	str	r1, [r3, #4]
 8007f8a:	5018      	str	r0, [r3, r0]
 8007f8c:	2a00      	cmp	r2, #0
 8007f8e:	d1d3      	bne.n	8007f38 <_free_r+0x60>
 8007f90:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007f94:	d21a      	bcs.n	8007fcc <_free_r+0xf4>
 8007f96:	08c0      	lsrs	r0, r0, #3
 8007f98:	1081      	asrs	r1, r0, #2
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	408a      	lsls	r2, r1
 8007f9e:	6869      	ldr	r1, [r5, #4]
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	606a      	str	r2, [r5, #4]
 8007fa6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007faa:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007fae:	6099      	str	r1, [r3, #8]
 8007fb0:	3a08      	subs	r2, #8
 8007fb2:	60da      	str	r2, [r3, #12]
 8007fb4:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007fb8:	60cb      	str	r3, [r1, #12]
 8007fba:	e7bd      	b.n	8007f38 <_free_r+0x60>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	e7d2      	b.n	8007f66 <_free_r+0x8e>
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	e7d0      	b.n	8007f66 <_free_r+0x8e>
 8007fc4:	68fe      	ldr	r6, [r7, #12]
 8007fc6:	60ce      	str	r6, [r1, #12]
 8007fc8:	60b1      	str	r1, [r6, #8]
 8007fca:	e7db      	b.n	8007f84 <_free_r+0xac>
 8007fcc:	0a42      	lsrs	r2, r0, #9
 8007fce:	2a04      	cmp	r2, #4
 8007fd0:	d813      	bhi.n	8007ffa <_free_r+0x122>
 8007fd2:	0982      	lsrs	r2, r0, #6
 8007fd4:	3238      	adds	r2, #56	; 0x38
 8007fd6:	1c51      	adds	r1, r2, #1
 8007fd8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007fdc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007fe0:	428e      	cmp	r6, r1
 8007fe2:	d124      	bne.n	800802e <_free_r+0x156>
 8007fe4:	2001      	movs	r0, #1
 8007fe6:	1092      	asrs	r2, r2, #2
 8007fe8:	fa00 f202 	lsl.w	r2, r0, r2
 8007fec:	6868      	ldr	r0, [r5, #4]
 8007fee:	4302      	orrs	r2, r0
 8007ff0:	606a      	str	r2, [r5, #4]
 8007ff2:	60de      	str	r6, [r3, #12]
 8007ff4:	6099      	str	r1, [r3, #8]
 8007ff6:	60b3      	str	r3, [r6, #8]
 8007ff8:	e7de      	b.n	8007fb8 <_free_r+0xe0>
 8007ffa:	2a14      	cmp	r2, #20
 8007ffc:	d801      	bhi.n	8008002 <_free_r+0x12a>
 8007ffe:	325b      	adds	r2, #91	; 0x5b
 8008000:	e7e9      	b.n	8007fd6 <_free_r+0xfe>
 8008002:	2a54      	cmp	r2, #84	; 0x54
 8008004:	d802      	bhi.n	800800c <_free_r+0x134>
 8008006:	0b02      	lsrs	r2, r0, #12
 8008008:	326e      	adds	r2, #110	; 0x6e
 800800a:	e7e4      	b.n	8007fd6 <_free_r+0xfe>
 800800c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008010:	d802      	bhi.n	8008018 <_free_r+0x140>
 8008012:	0bc2      	lsrs	r2, r0, #15
 8008014:	3277      	adds	r2, #119	; 0x77
 8008016:	e7de      	b.n	8007fd6 <_free_r+0xfe>
 8008018:	f240 5154 	movw	r1, #1364	; 0x554
 800801c:	428a      	cmp	r2, r1
 800801e:	bf9a      	itte	ls
 8008020:	0c82      	lsrls	r2, r0, #18
 8008022:	327c      	addls	r2, #124	; 0x7c
 8008024:	227e      	movhi	r2, #126	; 0x7e
 8008026:	e7d6      	b.n	8007fd6 <_free_r+0xfe>
 8008028:	6889      	ldr	r1, [r1, #8]
 800802a:	428e      	cmp	r6, r1
 800802c:	d004      	beq.n	8008038 <_free_r+0x160>
 800802e:	684a      	ldr	r2, [r1, #4]
 8008030:	f022 0203 	bic.w	r2, r2, #3
 8008034:	4290      	cmp	r0, r2
 8008036:	d3f7      	bcc.n	8008028 <_free_r+0x150>
 8008038:	68ce      	ldr	r6, [r1, #12]
 800803a:	e7da      	b.n	8007ff2 <_free_r+0x11a>
 800803c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008040:	2000026c 	.word	0x2000026c
 8008044:	20000678 	.word	0x20000678
 8008048:	20000700 	.word	0x20000700
 800804c:	20000274 	.word	0x20000274

08008050 <_fwalk>:
 8008050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008054:	4688      	mov	r8, r1
 8008056:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800805a:	2600      	movs	r6, #0
 800805c:	b914      	cbnz	r4, 8008064 <_fwalk+0x14>
 800805e:	4630      	mov	r0, r6
 8008060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008064:	68a5      	ldr	r5, [r4, #8]
 8008066:	6867      	ldr	r7, [r4, #4]
 8008068:	3f01      	subs	r7, #1
 800806a:	d501      	bpl.n	8008070 <_fwalk+0x20>
 800806c:	6824      	ldr	r4, [r4, #0]
 800806e:	e7f5      	b.n	800805c <_fwalk+0xc>
 8008070:	89ab      	ldrh	r3, [r5, #12]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d906      	bls.n	8008084 <_fwalk+0x34>
 8008076:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800807a:	3301      	adds	r3, #1
 800807c:	d002      	beq.n	8008084 <_fwalk+0x34>
 800807e:	4628      	mov	r0, r5
 8008080:	47c0      	blx	r8
 8008082:	4306      	orrs	r6, r0
 8008084:	3568      	adds	r5, #104	; 0x68
 8008086:	e7ef      	b.n	8008068 <_fwalk+0x18>

08008088 <_fwalk_reent>:
 8008088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800808c:	4680      	mov	r8, r0
 800808e:	4689      	mov	r9, r1
 8008090:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8008094:	2600      	movs	r6, #0
 8008096:	b914      	cbnz	r4, 800809e <_fwalk_reent+0x16>
 8008098:	4630      	mov	r0, r6
 800809a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800809e:	68a5      	ldr	r5, [r4, #8]
 80080a0:	6867      	ldr	r7, [r4, #4]
 80080a2:	3f01      	subs	r7, #1
 80080a4:	d501      	bpl.n	80080aa <_fwalk_reent+0x22>
 80080a6:	6824      	ldr	r4, [r4, #0]
 80080a8:	e7f5      	b.n	8008096 <_fwalk_reent+0xe>
 80080aa:	89ab      	ldrh	r3, [r5, #12]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d907      	bls.n	80080c0 <_fwalk_reent+0x38>
 80080b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080b4:	3301      	adds	r3, #1
 80080b6:	d003      	beq.n	80080c0 <_fwalk_reent+0x38>
 80080b8:	4629      	mov	r1, r5
 80080ba:	4640      	mov	r0, r8
 80080bc:	47c8      	blx	r9
 80080be:	4306      	orrs	r6, r0
 80080c0:	3568      	adds	r5, #104	; 0x68
 80080c2:	e7ee      	b.n	80080a2 <_fwalk_reent+0x1a>

080080c4 <iswspace>:
 80080c4:	28ff      	cmp	r0, #255	; 0xff
 80080c6:	b510      	push	{r4, lr}
 80080c8:	4604      	mov	r4, r0
 80080ca:	d806      	bhi.n	80080da <iswspace+0x16>
 80080cc:	f000 f81a 	bl	8008104 <__locale_ctype_ptr>
 80080d0:	4420      	add	r0, r4
 80080d2:	7840      	ldrb	r0, [r0, #1]
 80080d4:	f000 0008 	and.w	r0, r0, #8
 80080d8:	bd10      	pop	{r4, pc}
 80080da:	2000      	movs	r0, #0
 80080dc:	bd10      	pop	{r4, pc}
	...

080080e0 <__locale_mb_cur_max>:
 80080e0:	4b04      	ldr	r3, [pc, #16]	; (80080f4 <__locale_mb_cur_max+0x14>)
 80080e2:	4a05      	ldr	r2, [pc, #20]	; (80080f8 <__locale_mb_cur_max+0x18>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	6a1b      	ldr	r3, [r3, #32]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	bf08      	it	eq
 80080ec:	4613      	moveq	r3, r2
 80080ee:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80080f2:	4770      	bx	lr
 80080f4:	2000000c 	.word	0x2000000c
 80080f8:	20000100 	.word	0x20000100

080080fc <__locale_ctype_ptr_l>:
 80080fc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008100:	4770      	bx	lr
	...

08008104 <__locale_ctype_ptr>:
 8008104:	4b04      	ldr	r3, [pc, #16]	; (8008118 <__locale_ctype_ptr+0x14>)
 8008106:	4a05      	ldr	r2, [pc, #20]	; (800811c <__locale_ctype_ptr+0x18>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6a1b      	ldr	r3, [r3, #32]
 800810c:	2b00      	cmp	r3, #0
 800810e:	bf08      	it	eq
 8008110:	4613      	moveq	r3, r2
 8008112:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008116:	4770      	bx	lr
 8008118:	2000000c 	.word	0x2000000c
 800811c:	20000100 	.word	0x20000100

08008120 <__localeconv_l>:
 8008120:	30f0      	adds	r0, #240	; 0xf0
 8008122:	4770      	bx	lr

08008124 <_localeconv_r>:
 8008124:	4b04      	ldr	r3, [pc, #16]	; (8008138 <_localeconv_r+0x14>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	6a18      	ldr	r0, [r3, #32]
 800812a:	4b04      	ldr	r3, [pc, #16]	; (800813c <_localeconv_r+0x18>)
 800812c:	2800      	cmp	r0, #0
 800812e:	bf08      	it	eq
 8008130:	4618      	moveq	r0, r3
 8008132:	30f0      	adds	r0, #240	; 0xf0
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	2000000c 	.word	0x2000000c
 800813c:	20000100 	.word	0x20000100

08008140 <__retarget_lock_init_recursive>:
 8008140:	4770      	bx	lr

08008142 <__retarget_lock_close_recursive>:
 8008142:	4770      	bx	lr

08008144 <__retarget_lock_acquire_recursive>:
 8008144:	4770      	bx	lr

08008146 <__retarget_lock_release_recursive>:
 8008146:	4770      	bx	lr

08008148 <__swhatbuf_r>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	460e      	mov	r6, r1
 800814c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008150:	2900      	cmp	r1, #0
 8008152:	b090      	sub	sp, #64	; 0x40
 8008154:	4614      	mov	r4, r2
 8008156:	461d      	mov	r5, r3
 8008158:	da09      	bge.n	800816e <__swhatbuf_r+0x26>
 800815a:	89b3      	ldrh	r3, [r6, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008162:	602a      	str	r2, [r5, #0]
 8008164:	d116      	bne.n	8008194 <__swhatbuf_r+0x4c>
 8008166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800816a:	6023      	str	r3, [r4, #0]
 800816c:	e015      	b.n	800819a <__swhatbuf_r+0x52>
 800816e:	aa01      	add	r2, sp, #4
 8008170:	f003 faba 	bl	800b6e8 <_fstat_r>
 8008174:	2800      	cmp	r0, #0
 8008176:	dbf0      	blt.n	800815a <__swhatbuf_r+0x12>
 8008178:	9a02      	ldr	r2, [sp, #8]
 800817a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800817e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008182:	425a      	negs	r2, r3
 8008184:	415a      	adcs	r2, r3
 8008186:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800818a:	602a      	str	r2, [r5, #0]
 800818c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008190:	6023      	str	r3, [r4, #0]
 8008192:	e002      	b.n	800819a <__swhatbuf_r+0x52>
 8008194:	2340      	movs	r3, #64	; 0x40
 8008196:	6023      	str	r3, [r4, #0]
 8008198:	4610      	mov	r0, r2
 800819a:	b010      	add	sp, #64	; 0x40
 800819c:	bd70      	pop	{r4, r5, r6, pc}
	...

080081a0 <__smakebuf_r>:
 80081a0:	898b      	ldrh	r3, [r1, #12]
 80081a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081a4:	079d      	lsls	r5, r3, #30
 80081a6:	4606      	mov	r6, r0
 80081a8:	460c      	mov	r4, r1
 80081aa:	d507      	bpl.n	80081bc <__smakebuf_r+0x1c>
 80081ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	6123      	str	r3, [r4, #16]
 80081b4:	2301      	movs	r3, #1
 80081b6:	6163      	str	r3, [r4, #20]
 80081b8:	b002      	add	sp, #8
 80081ba:	bd70      	pop	{r4, r5, r6, pc}
 80081bc:	ab01      	add	r3, sp, #4
 80081be:	466a      	mov	r2, sp
 80081c0:	f7ff ffc2 	bl	8008148 <__swhatbuf_r>
 80081c4:	9900      	ldr	r1, [sp, #0]
 80081c6:	4605      	mov	r5, r0
 80081c8:	4630      	mov	r0, r6
 80081ca:	f000 f831 	bl	8008230 <_malloc_r>
 80081ce:	b948      	cbnz	r0, 80081e4 <__smakebuf_r+0x44>
 80081d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d4:	059a      	lsls	r2, r3, #22
 80081d6:	d4ef      	bmi.n	80081b8 <__smakebuf_r+0x18>
 80081d8:	f023 0303 	bic.w	r3, r3, #3
 80081dc:	f043 0302 	orr.w	r3, r3, #2
 80081e0:	81a3      	strh	r3, [r4, #12]
 80081e2:	e7e3      	b.n	80081ac <__smakebuf_r+0xc>
 80081e4:	4b0d      	ldr	r3, [pc, #52]	; (800821c <__smakebuf_r+0x7c>)
 80081e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80081e8:	89a3      	ldrh	r3, [r4, #12]
 80081ea:	6020      	str	r0, [r4, #0]
 80081ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081f0:	81a3      	strh	r3, [r4, #12]
 80081f2:	9b00      	ldr	r3, [sp, #0]
 80081f4:	6163      	str	r3, [r4, #20]
 80081f6:	9b01      	ldr	r3, [sp, #4]
 80081f8:	6120      	str	r0, [r4, #16]
 80081fa:	b15b      	cbz	r3, 8008214 <__smakebuf_r+0x74>
 80081fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008200:	4630      	mov	r0, r6
 8008202:	f003 feef 	bl	800bfe4 <_isatty_r>
 8008206:	b128      	cbz	r0, 8008214 <__smakebuf_r+0x74>
 8008208:	89a3      	ldrh	r3, [r4, #12]
 800820a:	f023 0303 	bic.w	r3, r3, #3
 800820e:	f043 0301 	orr.w	r3, r3, #1
 8008212:	81a3      	strh	r3, [r4, #12]
 8008214:	89a3      	ldrh	r3, [r4, #12]
 8008216:	431d      	orrs	r5, r3
 8008218:	81a5      	strh	r5, [r4, #12]
 800821a:	e7cd      	b.n	80081b8 <__smakebuf_r+0x18>
 800821c:	08007b85 	.word	0x08007b85

08008220 <malloc>:
 8008220:	4b02      	ldr	r3, [pc, #8]	; (800822c <malloc+0xc>)
 8008222:	4601      	mov	r1, r0
 8008224:	6818      	ldr	r0, [r3, #0]
 8008226:	f000 b803 	b.w	8008230 <_malloc_r>
 800822a:	bf00      	nop
 800822c:	2000000c 	.word	0x2000000c

08008230 <_malloc_r>:
 8008230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008234:	f101 040b 	add.w	r4, r1, #11
 8008238:	2c16      	cmp	r4, #22
 800823a:	4681      	mov	r9, r0
 800823c:	d907      	bls.n	800824e <_malloc_r+0x1e>
 800823e:	f034 0407 	bics.w	r4, r4, #7
 8008242:	d505      	bpl.n	8008250 <_malloc_r+0x20>
 8008244:	230c      	movs	r3, #12
 8008246:	f8c9 3000 	str.w	r3, [r9]
 800824a:	2600      	movs	r6, #0
 800824c:	e131      	b.n	80084b2 <_malloc_r+0x282>
 800824e:	2410      	movs	r4, #16
 8008250:	428c      	cmp	r4, r1
 8008252:	d3f7      	bcc.n	8008244 <_malloc_r+0x14>
 8008254:	4648      	mov	r0, r9
 8008256:	f000 fa43 	bl	80086e0 <__malloc_lock>
 800825a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800825e:	4d9c      	ldr	r5, [pc, #624]	; (80084d0 <_malloc_r+0x2a0>)
 8008260:	d236      	bcs.n	80082d0 <_malloc_r+0xa0>
 8008262:	f104 0208 	add.w	r2, r4, #8
 8008266:	442a      	add	r2, r5
 8008268:	f1a2 0108 	sub.w	r1, r2, #8
 800826c:	6856      	ldr	r6, [r2, #4]
 800826e:	428e      	cmp	r6, r1
 8008270:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8008274:	d102      	bne.n	800827c <_malloc_r+0x4c>
 8008276:	68d6      	ldr	r6, [r2, #12]
 8008278:	42b2      	cmp	r2, r6
 800827a:	d010      	beq.n	800829e <_malloc_r+0x6e>
 800827c:	6873      	ldr	r3, [r6, #4]
 800827e:	68f2      	ldr	r2, [r6, #12]
 8008280:	68b1      	ldr	r1, [r6, #8]
 8008282:	f023 0303 	bic.w	r3, r3, #3
 8008286:	60ca      	str	r2, [r1, #12]
 8008288:	4433      	add	r3, r6
 800828a:	6091      	str	r1, [r2, #8]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	f042 0201 	orr.w	r2, r2, #1
 8008292:	605a      	str	r2, [r3, #4]
 8008294:	4648      	mov	r0, r9
 8008296:	f000 fa29 	bl	80086ec <__malloc_unlock>
 800829a:	3608      	adds	r6, #8
 800829c:	e109      	b.n	80084b2 <_malloc_r+0x282>
 800829e:	3302      	adds	r3, #2
 80082a0:	4a8c      	ldr	r2, [pc, #560]	; (80084d4 <_malloc_r+0x2a4>)
 80082a2:	692e      	ldr	r6, [r5, #16]
 80082a4:	4296      	cmp	r6, r2
 80082a6:	4611      	mov	r1, r2
 80082a8:	d06d      	beq.n	8008386 <_malloc_r+0x156>
 80082aa:	6870      	ldr	r0, [r6, #4]
 80082ac:	f020 0003 	bic.w	r0, r0, #3
 80082b0:	1b07      	subs	r7, r0, r4
 80082b2:	2f0f      	cmp	r7, #15
 80082b4:	dd47      	ble.n	8008346 <_malloc_r+0x116>
 80082b6:	1933      	adds	r3, r6, r4
 80082b8:	f044 0401 	orr.w	r4, r4, #1
 80082bc:	6074      	str	r4, [r6, #4]
 80082be:	616b      	str	r3, [r5, #20]
 80082c0:	612b      	str	r3, [r5, #16]
 80082c2:	60da      	str	r2, [r3, #12]
 80082c4:	609a      	str	r2, [r3, #8]
 80082c6:	f047 0201 	orr.w	r2, r7, #1
 80082ca:	605a      	str	r2, [r3, #4]
 80082cc:	5037      	str	r7, [r6, r0]
 80082ce:	e7e1      	b.n	8008294 <_malloc_r+0x64>
 80082d0:	0a63      	lsrs	r3, r4, #9
 80082d2:	d02a      	beq.n	800832a <_malloc_r+0xfa>
 80082d4:	2b04      	cmp	r3, #4
 80082d6:	d812      	bhi.n	80082fe <_malloc_r+0xce>
 80082d8:	09a3      	lsrs	r3, r4, #6
 80082da:	3338      	adds	r3, #56	; 0x38
 80082dc:	1c5a      	adds	r2, r3, #1
 80082de:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80082e2:	f1a2 0008 	sub.w	r0, r2, #8
 80082e6:	6856      	ldr	r6, [r2, #4]
 80082e8:	4286      	cmp	r6, r0
 80082ea:	d006      	beq.n	80082fa <_malloc_r+0xca>
 80082ec:	6872      	ldr	r2, [r6, #4]
 80082ee:	f022 0203 	bic.w	r2, r2, #3
 80082f2:	1b11      	subs	r1, r2, r4
 80082f4:	290f      	cmp	r1, #15
 80082f6:	dd1c      	ble.n	8008332 <_malloc_r+0x102>
 80082f8:	3b01      	subs	r3, #1
 80082fa:	3301      	adds	r3, #1
 80082fc:	e7d0      	b.n	80082a0 <_malloc_r+0x70>
 80082fe:	2b14      	cmp	r3, #20
 8008300:	d801      	bhi.n	8008306 <_malloc_r+0xd6>
 8008302:	335b      	adds	r3, #91	; 0x5b
 8008304:	e7ea      	b.n	80082dc <_malloc_r+0xac>
 8008306:	2b54      	cmp	r3, #84	; 0x54
 8008308:	d802      	bhi.n	8008310 <_malloc_r+0xe0>
 800830a:	0b23      	lsrs	r3, r4, #12
 800830c:	336e      	adds	r3, #110	; 0x6e
 800830e:	e7e5      	b.n	80082dc <_malloc_r+0xac>
 8008310:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008314:	d802      	bhi.n	800831c <_malloc_r+0xec>
 8008316:	0be3      	lsrs	r3, r4, #15
 8008318:	3377      	adds	r3, #119	; 0x77
 800831a:	e7df      	b.n	80082dc <_malloc_r+0xac>
 800831c:	f240 5254 	movw	r2, #1364	; 0x554
 8008320:	4293      	cmp	r3, r2
 8008322:	d804      	bhi.n	800832e <_malloc_r+0xfe>
 8008324:	0ca3      	lsrs	r3, r4, #18
 8008326:	337c      	adds	r3, #124	; 0x7c
 8008328:	e7d8      	b.n	80082dc <_malloc_r+0xac>
 800832a:	233f      	movs	r3, #63	; 0x3f
 800832c:	e7d6      	b.n	80082dc <_malloc_r+0xac>
 800832e:	237e      	movs	r3, #126	; 0x7e
 8008330:	e7d4      	b.n	80082dc <_malloc_r+0xac>
 8008332:	2900      	cmp	r1, #0
 8008334:	68f1      	ldr	r1, [r6, #12]
 8008336:	db04      	blt.n	8008342 <_malloc_r+0x112>
 8008338:	68b3      	ldr	r3, [r6, #8]
 800833a:	60d9      	str	r1, [r3, #12]
 800833c:	608b      	str	r3, [r1, #8]
 800833e:	18b3      	adds	r3, r6, r2
 8008340:	e7a4      	b.n	800828c <_malloc_r+0x5c>
 8008342:	460e      	mov	r6, r1
 8008344:	e7d0      	b.n	80082e8 <_malloc_r+0xb8>
 8008346:	2f00      	cmp	r7, #0
 8008348:	616a      	str	r2, [r5, #20]
 800834a:	612a      	str	r2, [r5, #16]
 800834c:	db05      	blt.n	800835a <_malloc_r+0x12a>
 800834e:	4430      	add	r0, r6
 8008350:	6843      	ldr	r3, [r0, #4]
 8008352:	f043 0301 	orr.w	r3, r3, #1
 8008356:	6043      	str	r3, [r0, #4]
 8008358:	e79c      	b.n	8008294 <_malloc_r+0x64>
 800835a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800835e:	d244      	bcs.n	80083ea <_malloc_r+0x1ba>
 8008360:	08c0      	lsrs	r0, r0, #3
 8008362:	1087      	asrs	r7, r0, #2
 8008364:	2201      	movs	r2, #1
 8008366:	fa02 f707 	lsl.w	r7, r2, r7
 800836a:	686a      	ldr	r2, [r5, #4]
 800836c:	3001      	adds	r0, #1
 800836e:	433a      	orrs	r2, r7
 8008370:	606a      	str	r2, [r5, #4]
 8008372:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8008376:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800837a:	60b7      	str	r7, [r6, #8]
 800837c:	3a08      	subs	r2, #8
 800837e:	60f2      	str	r2, [r6, #12]
 8008380:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8008384:	60fe      	str	r6, [r7, #12]
 8008386:	2001      	movs	r0, #1
 8008388:	109a      	asrs	r2, r3, #2
 800838a:	fa00 f202 	lsl.w	r2, r0, r2
 800838e:	6868      	ldr	r0, [r5, #4]
 8008390:	4282      	cmp	r2, r0
 8008392:	f200 80a1 	bhi.w	80084d8 <_malloc_r+0x2a8>
 8008396:	4202      	tst	r2, r0
 8008398:	d106      	bne.n	80083a8 <_malloc_r+0x178>
 800839a:	f023 0303 	bic.w	r3, r3, #3
 800839e:	0052      	lsls	r2, r2, #1
 80083a0:	4202      	tst	r2, r0
 80083a2:	f103 0304 	add.w	r3, r3, #4
 80083a6:	d0fa      	beq.n	800839e <_malloc_r+0x16e>
 80083a8:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80083ac:	46e0      	mov	r8, ip
 80083ae:	469e      	mov	lr, r3
 80083b0:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80083b4:	4546      	cmp	r6, r8
 80083b6:	d153      	bne.n	8008460 <_malloc_r+0x230>
 80083b8:	f10e 0e01 	add.w	lr, lr, #1
 80083bc:	f01e 0f03 	tst.w	lr, #3
 80083c0:	f108 0808 	add.w	r8, r8, #8
 80083c4:	d1f4      	bne.n	80083b0 <_malloc_r+0x180>
 80083c6:	0798      	lsls	r0, r3, #30
 80083c8:	d179      	bne.n	80084be <_malloc_r+0x28e>
 80083ca:	686b      	ldr	r3, [r5, #4]
 80083cc:	ea23 0302 	bic.w	r3, r3, r2
 80083d0:	606b      	str	r3, [r5, #4]
 80083d2:	6868      	ldr	r0, [r5, #4]
 80083d4:	0052      	lsls	r2, r2, #1
 80083d6:	4282      	cmp	r2, r0
 80083d8:	d87e      	bhi.n	80084d8 <_malloc_r+0x2a8>
 80083da:	2a00      	cmp	r2, #0
 80083dc:	d07c      	beq.n	80084d8 <_malloc_r+0x2a8>
 80083de:	4673      	mov	r3, lr
 80083e0:	4202      	tst	r2, r0
 80083e2:	d1e1      	bne.n	80083a8 <_malloc_r+0x178>
 80083e4:	3304      	adds	r3, #4
 80083e6:	0052      	lsls	r2, r2, #1
 80083e8:	e7fa      	b.n	80083e0 <_malloc_r+0x1b0>
 80083ea:	0a42      	lsrs	r2, r0, #9
 80083ec:	2a04      	cmp	r2, #4
 80083ee:	d815      	bhi.n	800841c <_malloc_r+0x1ec>
 80083f0:	0982      	lsrs	r2, r0, #6
 80083f2:	3238      	adds	r2, #56	; 0x38
 80083f4:	1c57      	adds	r7, r2, #1
 80083f6:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80083fa:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80083fe:	45be      	cmp	lr, r7
 8008400:	d126      	bne.n	8008450 <_malloc_r+0x220>
 8008402:	2001      	movs	r0, #1
 8008404:	1092      	asrs	r2, r2, #2
 8008406:	fa00 f202 	lsl.w	r2, r0, r2
 800840a:	6868      	ldr	r0, [r5, #4]
 800840c:	4310      	orrs	r0, r2
 800840e:	6068      	str	r0, [r5, #4]
 8008410:	f8c6 e00c 	str.w	lr, [r6, #12]
 8008414:	60b7      	str	r7, [r6, #8]
 8008416:	f8ce 6008 	str.w	r6, [lr, #8]
 800841a:	e7b3      	b.n	8008384 <_malloc_r+0x154>
 800841c:	2a14      	cmp	r2, #20
 800841e:	d801      	bhi.n	8008424 <_malloc_r+0x1f4>
 8008420:	325b      	adds	r2, #91	; 0x5b
 8008422:	e7e7      	b.n	80083f4 <_malloc_r+0x1c4>
 8008424:	2a54      	cmp	r2, #84	; 0x54
 8008426:	d802      	bhi.n	800842e <_malloc_r+0x1fe>
 8008428:	0b02      	lsrs	r2, r0, #12
 800842a:	326e      	adds	r2, #110	; 0x6e
 800842c:	e7e2      	b.n	80083f4 <_malloc_r+0x1c4>
 800842e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008432:	d802      	bhi.n	800843a <_malloc_r+0x20a>
 8008434:	0bc2      	lsrs	r2, r0, #15
 8008436:	3277      	adds	r2, #119	; 0x77
 8008438:	e7dc      	b.n	80083f4 <_malloc_r+0x1c4>
 800843a:	f240 5754 	movw	r7, #1364	; 0x554
 800843e:	42ba      	cmp	r2, r7
 8008440:	bf9a      	itte	ls
 8008442:	0c82      	lsrls	r2, r0, #18
 8008444:	327c      	addls	r2, #124	; 0x7c
 8008446:	227e      	movhi	r2, #126	; 0x7e
 8008448:	e7d4      	b.n	80083f4 <_malloc_r+0x1c4>
 800844a:	68bf      	ldr	r7, [r7, #8]
 800844c:	45be      	cmp	lr, r7
 800844e:	d004      	beq.n	800845a <_malloc_r+0x22a>
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	f022 0203 	bic.w	r2, r2, #3
 8008456:	4290      	cmp	r0, r2
 8008458:	d3f7      	bcc.n	800844a <_malloc_r+0x21a>
 800845a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800845e:	e7d7      	b.n	8008410 <_malloc_r+0x1e0>
 8008460:	6870      	ldr	r0, [r6, #4]
 8008462:	68f7      	ldr	r7, [r6, #12]
 8008464:	f020 0003 	bic.w	r0, r0, #3
 8008468:	eba0 0a04 	sub.w	sl, r0, r4
 800846c:	f1ba 0f0f 	cmp.w	sl, #15
 8008470:	dd10      	ble.n	8008494 <_malloc_r+0x264>
 8008472:	68b2      	ldr	r2, [r6, #8]
 8008474:	1933      	adds	r3, r6, r4
 8008476:	f044 0401 	orr.w	r4, r4, #1
 800847a:	6074      	str	r4, [r6, #4]
 800847c:	60d7      	str	r7, [r2, #12]
 800847e:	60ba      	str	r2, [r7, #8]
 8008480:	f04a 0201 	orr.w	r2, sl, #1
 8008484:	616b      	str	r3, [r5, #20]
 8008486:	612b      	str	r3, [r5, #16]
 8008488:	60d9      	str	r1, [r3, #12]
 800848a:	6099      	str	r1, [r3, #8]
 800848c:	605a      	str	r2, [r3, #4]
 800848e:	f846 a000 	str.w	sl, [r6, r0]
 8008492:	e6ff      	b.n	8008294 <_malloc_r+0x64>
 8008494:	f1ba 0f00 	cmp.w	sl, #0
 8008498:	db0f      	blt.n	80084ba <_malloc_r+0x28a>
 800849a:	4430      	add	r0, r6
 800849c:	6843      	ldr	r3, [r0, #4]
 800849e:	f043 0301 	orr.w	r3, r3, #1
 80084a2:	6043      	str	r3, [r0, #4]
 80084a4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80084a8:	4648      	mov	r0, r9
 80084aa:	60df      	str	r7, [r3, #12]
 80084ac:	60bb      	str	r3, [r7, #8]
 80084ae:	f000 f91d 	bl	80086ec <__malloc_unlock>
 80084b2:	4630      	mov	r0, r6
 80084b4:	b003      	add	sp, #12
 80084b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ba:	463e      	mov	r6, r7
 80084bc:	e77a      	b.n	80083b4 <_malloc_r+0x184>
 80084be:	f85c 0908 	ldr.w	r0, [ip], #-8
 80084c2:	4584      	cmp	ip, r0
 80084c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80084c8:	f43f af7d 	beq.w	80083c6 <_malloc_r+0x196>
 80084cc:	e781      	b.n	80083d2 <_malloc_r+0x1a2>
 80084ce:	bf00      	nop
 80084d0:	2000026c 	.word	0x2000026c
 80084d4:	20000274 	.word	0x20000274
 80084d8:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80084dc:	f8db 6004 	ldr.w	r6, [fp, #4]
 80084e0:	f026 0603 	bic.w	r6, r6, #3
 80084e4:	42b4      	cmp	r4, r6
 80084e6:	d803      	bhi.n	80084f0 <_malloc_r+0x2c0>
 80084e8:	1b33      	subs	r3, r6, r4
 80084ea:	2b0f      	cmp	r3, #15
 80084ec:	f300 8096 	bgt.w	800861c <_malloc_r+0x3ec>
 80084f0:	4a4f      	ldr	r2, [pc, #316]	; (8008630 <_malloc_r+0x400>)
 80084f2:	6817      	ldr	r7, [r2, #0]
 80084f4:	4a4f      	ldr	r2, [pc, #316]	; (8008634 <_malloc_r+0x404>)
 80084f6:	6811      	ldr	r1, [r2, #0]
 80084f8:	3710      	adds	r7, #16
 80084fa:	3101      	adds	r1, #1
 80084fc:	eb0b 0306 	add.w	r3, fp, r6
 8008500:	4427      	add	r7, r4
 8008502:	d005      	beq.n	8008510 <_malloc_r+0x2e0>
 8008504:	494c      	ldr	r1, [pc, #304]	; (8008638 <_malloc_r+0x408>)
 8008506:	3901      	subs	r1, #1
 8008508:	440f      	add	r7, r1
 800850a:	3101      	adds	r1, #1
 800850c:	4249      	negs	r1, r1
 800850e:	400f      	ands	r7, r1
 8008510:	4639      	mov	r1, r7
 8008512:	4648      	mov	r0, r9
 8008514:	9201      	str	r2, [sp, #4]
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	f000 fd7a 	bl	8009010 <_sbrk_r>
 800851c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008520:	4680      	mov	r8, r0
 8008522:	d056      	beq.n	80085d2 <_malloc_r+0x3a2>
 8008524:	9b00      	ldr	r3, [sp, #0]
 8008526:	9a01      	ldr	r2, [sp, #4]
 8008528:	4283      	cmp	r3, r0
 800852a:	d901      	bls.n	8008530 <_malloc_r+0x300>
 800852c:	45ab      	cmp	fp, r5
 800852e:	d150      	bne.n	80085d2 <_malloc_r+0x3a2>
 8008530:	4842      	ldr	r0, [pc, #264]	; (800863c <_malloc_r+0x40c>)
 8008532:	6801      	ldr	r1, [r0, #0]
 8008534:	4543      	cmp	r3, r8
 8008536:	eb07 0e01 	add.w	lr, r7, r1
 800853a:	f8c0 e000 	str.w	lr, [r0]
 800853e:	4940      	ldr	r1, [pc, #256]	; (8008640 <_malloc_r+0x410>)
 8008540:	4682      	mov	sl, r0
 8008542:	d113      	bne.n	800856c <_malloc_r+0x33c>
 8008544:	420b      	tst	r3, r1
 8008546:	d111      	bne.n	800856c <_malloc_r+0x33c>
 8008548:	68ab      	ldr	r3, [r5, #8]
 800854a:	443e      	add	r6, r7
 800854c:	f046 0601 	orr.w	r6, r6, #1
 8008550:	605e      	str	r6, [r3, #4]
 8008552:	4a3c      	ldr	r2, [pc, #240]	; (8008644 <_malloc_r+0x414>)
 8008554:	f8da 3000 	ldr.w	r3, [sl]
 8008558:	6811      	ldr	r1, [r2, #0]
 800855a:	428b      	cmp	r3, r1
 800855c:	bf88      	it	hi
 800855e:	6013      	strhi	r3, [r2, #0]
 8008560:	4a39      	ldr	r2, [pc, #228]	; (8008648 <_malloc_r+0x418>)
 8008562:	6811      	ldr	r1, [r2, #0]
 8008564:	428b      	cmp	r3, r1
 8008566:	bf88      	it	hi
 8008568:	6013      	strhi	r3, [r2, #0]
 800856a:	e032      	b.n	80085d2 <_malloc_r+0x3a2>
 800856c:	6810      	ldr	r0, [r2, #0]
 800856e:	3001      	adds	r0, #1
 8008570:	bf1b      	ittet	ne
 8008572:	eba8 0303 	subne.w	r3, r8, r3
 8008576:	4473      	addne	r3, lr
 8008578:	f8c2 8000 	streq.w	r8, [r2]
 800857c:	f8ca 3000 	strne.w	r3, [sl]
 8008580:	f018 0007 	ands.w	r0, r8, #7
 8008584:	bf1c      	itt	ne
 8008586:	f1c0 0008 	rsbne	r0, r0, #8
 800858a:	4480      	addne	r8, r0
 800858c:	4b2a      	ldr	r3, [pc, #168]	; (8008638 <_malloc_r+0x408>)
 800858e:	4447      	add	r7, r8
 8008590:	4418      	add	r0, r3
 8008592:	400f      	ands	r7, r1
 8008594:	1bc7      	subs	r7, r0, r7
 8008596:	4639      	mov	r1, r7
 8008598:	4648      	mov	r0, r9
 800859a:	f000 fd39 	bl	8009010 <_sbrk_r>
 800859e:	1c43      	adds	r3, r0, #1
 80085a0:	bf08      	it	eq
 80085a2:	4640      	moveq	r0, r8
 80085a4:	f8da 3000 	ldr.w	r3, [sl]
 80085a8:	f8c5 8008 	str.w	r8, [r5, #8]
 80085ac:	bf08      	it	eq
 80085ae:	2700      	moveq	r7, #0
 80085b0:	eba0 0008 	sub.w	r0, r0, r8
 80085b4:	443b      	add	r3, r7
 80085b6:	4407      	add	r7, r0
 80085b8:	f047 0701 	orr.w	r7, r7, #1
 80085bc:	45ab      	cmp	fp, r5
 80085be:	f8ca 3000 	str.w	r3, [sl]
 80085c2:	f8c8 7004 	str.w	r7, [r8, #4]
 80085c6:	d0c4      	beq.n	8008552 <_malloc_r+0x322>
 80085c8:	2e0f      	cmp	r6, #15
 80085ca:	d810      	bhi.n	80085ee <_malloc_r+0x3be>
 80085cc:	2301      	movs	r3, #1
 80085ce:	f8c8 3004 	str.w	r3, [r8, #4]
 80085d2:	68ab      	ldr	r3, [r5, #8]
 80085d4:	685a      	ldr	r2, [r3, #4]
 80085d6:	f022 0203 	bic.w	r2, r2, #3
 80085da:	4294      	cmp	r4, r2
 80085dc:	eba2 0304 	sub.w	r3, r2, r4
 80085e0:	d801      	bhi.n	80085e6 <_malloc_r+0x3b6>
 80085e2:	2b0f      	cmp	r3, #15
 80085e4:	dc1a      	bgt.n	800861c <_malloc_r+0x3ec>
 80085e6:	4648      	mov	r0, r9
 80085e8:	f000 f880 	bl	80086ec <__malloc_unlock>
 80085ec:	e62d      	b.n	800824a <_malloc_r+0x1a>
 80085ee:	f8db 3004 	ldr.w	r3, [fp, #4]
 80085f2:	3e0c      	subs	r6, #12
 80085f4:	f026 0607 	bic.w	r6, r6, #7
 80085f8:	f003 0301 	and.w	r3, r3, #1
 80085fc:	4333      	orrs	r3, r6
 80085fe:	f8cb 3004 	str.w	r3, [fp, #4]
 8008602:	eb0b 0306 	add.w	r3, fp, r6
 8008606:	2205      	movs	r2, #5
 8008608:	2e0f      	cmp	r6, #15
 800860a:	605a      	str	r2, [r3, #4]
 800860c:	609a      	str	r2, [r3, #8]
 800860e:	d9a0      	bls.n	8008552 <_malloc_r+0x322>
 8008610:	f10b 0108 	add.w	r1, fp, #8
 8008614:	4648      	mov	r0, r9
 8008616:	f7ff fc5f 	bl	8007ed8 <_free_r>
 800861a:	e79a      	b.n	8008552 <_malloc_r+0x322>
 800861c:	68ae      	ldr	r6, [r5, #8]
 800861e:	f044 0201 	orr.w	r2, r4, #1
 8008622:	4434      	add	r4, r6
 8008624:	f043 0301 	orr.w	r3, r3, #1
 8008628:	6072      	str	r2, [r6, #4]
 800862a:	60ac      	str	r4, [r5, #8]
 800862c:	6063      	str	r3, [r4, #4]
 800862e:	e631      	b.n	8008294 <_malloc_r+0x64>
 8008630:	20000700 	.word	0x20000700
 8008634:	20000674 	.word	0x20000674
 8008638:	00001000 	.word	0x00001000
 800863c:	200006d0 	.word	0x200006d0
 8008640:	00000fff 	.word	0x00000fff
 8008644:	200006f8 	.word	0x200006f8
 8008648:	200006fc 	.word	0x200006fc

0800864c <_mbrtowc_r>:
 800864c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800864e:	9d08      	ldr	r5, [sp, #32]
 8008650:	4c11      	ldr	r4, [pc, #68]	; (8008698 <_mbrtowc_r+0x4c>)
 8008652:	4606      	mov	r6, r0
 8008654:	4617      	mov	r7, r2
 8008656:	b9a2      	cbnz	r2, 8008682 <_mbrtowc_r+0x36>
 8008658:	6823      	ldr	r3, [r4, #0]
 800865a:	4a10      	ldr	r2, [pc, #64]	; (800869c <_mbrtowc_r+0x50>)
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	9500      	str	r5, [sp, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	bf08      	it	eq
 8008664:	4613      	moveq	r3, r2
 8008666:	4a0e      	ldr	r2, [pc, #56]	; (80086a0 <_mbrtowc_r+0x54>)
 8008668:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 800866c:	4639      	mov	r1, r7
 800866e:	2301      	movs	r3, #1
 8008670:	47a0      	blx	r4
 8008672:	1c43      	adds	r3, r0, #1
 8008674:	bf01      	itttt	eq
 8008676:	2300      	moveq	r3, #0
 8008678:	602b      	streq	r3, [r5, #0]
 800867a:	238a      	moveq	r3, #138	; 0x8a
 800867c:	6033      	streq	r3, [r6, #0]
 800867e:	b003      	add	sp, #12
 8008680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008682:	6824      	ldr	r4, [r4, #0]
 8008684:	4f05      	ldr	r7, [pc, #20]	; (800869c <_mbrtowc_r+0x50>)
 8008686:	6a24      	ldr	r4, [r4, #32]
 8008688:	9500      	str	r5, [sp, #0]
 800868a:	2c00      	cmp	r4, #0
 800868c:	bf08      	it	eq
 800868e:	463c      	moveq	r4, r7
 8008690:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8008694:	e7ec      	b.n	8008670 <_mbrtowc_r+0x24>
 8008696:	bf00      	nop
 8008698:	2000000c 	.word	0x2000000c
 800869c:	20000100 	.word	0x20000100
 80086a0:	0800c80d 	.word	0x0800c80d

080086a4 <__ascii_mbtowc>:
 80086a4:	b082      	sub	sp, #8
 80086a6:	b901      	cbnz	r1, 80086aa <__ascii_mbtowc+0x6>
 80086a8:	a901      	add	r1, sp, #4
 80086aa:	b142      	cbz	r2, 80086be <__ascii_mbtowc+0x1a>
 80086ac:	b14b      	cbz	r3, 80086c2 <__ascii_mbtowc+0x1e>
 80086ae:	7813      	ldrb	r3, [r2, #0]
 80086b0:	600b      	str	r3, [r1, #0]
 80086b2:	7812      	ldrb	r2, [r2, #0]
 80086b4:	1c10      	adds	r0, r2, #0
 80086b6:	bf18      	it	ne
 80086b8:	2001      	movne	r0, #1
 80086ba:	b002      	add	sp, #8
 80086bc:	4770      	bx	lr
 80086be:	4610      	mov	r0, r2
 80086c0:	e7fb      	b.n	80086ba <__ascii_mbtowc+0x16>
 80086c2:	f06f 0001 	mvn.w	r0, #1
 80086c6:	e7f8      	b.n	80086ba <__ascii_mbtowc+0x16>

080086c8 <memcpy>:
 80086c8:	b510      	push	{r4, lr}
 80086ca:	1e43      	subs	r3, r0, #1
 80086cc:	440a      	add	r2, r1
 80086ce:	4291      	cmp	r1, r2
 80086d0:	d100      	bne.n	80086d4 <memcpy+0xc>
 80086d2:	bd10      	pop	{r4, pc}
 80086d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086dc:	e7f7      	b.n	80086ce <memcpy+0x6>
	...

080086e0 <__malloc_lock>:
 80086e0:	4801      	ldr	r0, [pc, #4]	; (80086e8 <__malloc_lock+0x8>)
 80086e2:	f7ff bd2f 	b.w	8008144 <__retarget_lock_acquire_recursive>
 80086e6:	bf00      	nop
 80086e8:	20000934 	.word	0x20000934

080086ec <__malloc_unlock>:
 80086ec:	4801      	ldr	r0, [pc, #4]	; (80086f4 <__malloc_unlock+0x8>)
 80086ee:	f7ff bd2a 	b.w	8008146 <__retarget_lock_release_recursive>
 80086f2:	bf00      	nop
 80086f4:	20000934 	.word	0x20000934

080086f8 <_Balloc>:
 80086f8:	b570      	push	{r4, r5, r6, lr}
 80086fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80086fc:	4604      	mov	r4, r0
 80086fe:	460e      	mov	r6, r1
 8008700:	b93d      	cbnz	r5, 8008712 <_Balloc+0x1a>
 8008702:	2010      	movs	r0, #16
 8008704:	f7ff fd8c 	bl	8008220 <malloc>
 8008708:	6260      	str	r0, [r4, #36]	; 0x24
 800870a:	6045      	str	r5, [r0, #4]
 800870c:	6085      	str	r5, [r0, #8]
 800870e:	6005      	str	r5, [r0, #0]
 8008710:	60c5      	str	r5, [r0, #12]
 8008712:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008714:	68eb      	ldr	r3, [r5, #12]
 8008716:	b183      	cbz	r3, 800873a <_Balloc+0x42>
 8008718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008720:	b9b8      	cbnz	r0, 8008752 <_Balloc+0x5a>
 8008722:	2101      	movs	r1, #1
 8008724:	fa01 f506 	lsl.w	r5, r1, r6
 8008728:	1d6a      	adds	r2, r5, #5
 800872a:	0092      	lsls	r2, r2, #2
 800872c:	4620      	mov	r0, r4
 800872e:	f002 fec7 	bl	800b4c0 <_calloc_r>
 8008732:	b160      	cbz	r0, 800874e <_Balloc+0x56>
 8008734:	6046      	str	r6, [r0, #4]
 8008736:	6085      	str	r5, [r0, #8]
 8008738:	e00e      	b.n	8008758 <_Balloc+0x60>
 800873a:	2221      	movs	r2, #33	; 0x21
 800873c:	2104      	movs	r1, #4
 800873e:	4620      	mov	r0, r4
 8008740:	f002 febe 	bl	800b4c0 <_calloc_r>
 8008744:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008746:	60e8      	str	r0, [r5, #12]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e4      	bne.n	8008718 <_Balloc+0x20>
 800874e:	2000      	movs	r0, #0
 8008750:	bd70      	pop	{r4, r5, r6, pc}
 8008752:	6802      	ldr	r2, [r0, #0]
 8008754:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008758:	2300      	movs	r3, #0
 800875a:	6103      	str	r3, [r0, #16]
 800875c:	60c3      	str	r3, [r0, #12]
 800875e:	bd70      	pop	{r4, r5, r6, pc}

08008760 <_Bfree>:
 8008760:	b570      	push	{r4, r5, r6, lr}
 8008762:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008764:	4606      	mov	r6, r0
 8008766:	460d      	mov	r5, r1
 8008768:	b93c      	cbnz	r4, 800877a <_Bfree+0x1a>
 800876a:	2010      	movs	r0, #16
 800876c:	f7ff fd58 	bl	8008220 <malloc>
 8008770:	6270      	str	r0, [r6, #36]	; 0x24
 8008772:	6044      	str	r4, [r0, #4]
 8008774:	6084      	str	r4, [r0, #8]
 8008776:	6004      	str	r4, [r0, #0]
 8008778:	60c4      	str	r4, [r0, #12]
 800877a:	b13d      	cbz	r5, 800878c <_Bfree+0x2c>
 800877c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800877e:	686a      	ldr	r2, [r5, #4]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008786:	6029      	str	r1, [r5, #0]
 8008788:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800878c:	bd70      	pop	{r4, r5, r6, pc}

0800878e <__multadd>:
 800878e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008792:	690d      	ldr	r5, [r1, #16]
 8008794:	461f      	mov	r7, r3
 8008796:	4606      	mov	r6, r0
 8008798:	460c      	mov	r4, r1
 800879a:	f101 0e14 	add.w	lr, r1, #20
 800879e:	2300      	movs	r3, #0
 80087a0:	f8de 0000 	ldr.w	r0, [lr]
 80087a4:	b281      	uxth	r1, r0
 80087a6:	fb02 7101 	mla	r1, r2, r1, r7
 80087aa:	0c0f      	lsrs	r7, r1, #16
 80087ac:	0c00      	lsrs	r0, r0, #16
 80087ae:	fb02 7000 	mla	r0, r2, r0, r7
 80087b2:	b289      	uxth	r1, r1
 80087b4:	3301      	adds	r3, #1
 80087b6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80087ba:	429d      	cmp	r5, r3
 80087bc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80087c0:	f84e 1b04 	str.w	r1, [lr], #4
 80087c4:	dcec      	bgt.n	80087a0 <__multadd+0x12>
 80087c6:	b1d7      	cbz	r7, 80087fe <__multadd+0x70>
 80087c8:	68a3      	ldr	r3, [r4, #8]
 80087ca:	429d      	cmp	r5, r3
 80087cc:	db12      	blt.n	80087f4 <__multadd+0x66>
 80087ce:	6861      	ldr	r1, [r4, #4]
 80087d0:	4630      	mov	r0, r6
 80087d2:	3101      	adds	r1, #1
 80087d4:	f7ff ff90 	bl	80086f8 <_Balloc>
 80087d8:	6922      	ldr	r2, [r4, #16]
 80087da:	3202      	adds	r2, #2
 80087dc:	f104 010c 	add.w	r1, r4, #12
 80087e0:	4680      	mov	r8, r0
 80087e2:	0092      	lsls	r2, r2, #2
 80087e4:	300c      	adds	r0, #12
 80087e6:	f7ff ff6f 	bl	80086c8 <memcpy>
 80087ea:	4621      	mov	r1, r4
 80087ec:	4630      	mov	r0, r6
 80087ee:	f7ff ffb7 	bl	8008760 <_Bfree>
 80087f2:	4644      	mov	r4, r8
 80087f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087f8:	3501      	adds	r5, #1
 80087fa:	615f      	str	r7, [r3, #20]
 80087fc:	6125      	str	r5, [r4, #16]
 80087fe:	4620      	mov	r0, r4
 8008800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008804 <__s2b>:
 8008804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008808:	460c      	mov	r4, r1
 800880a:	4615      	mov	r5, r2
 800880c:	461f      	mov	r7, r3
 800880e:	2209      	movs	r2, #9
 8008810:	3308      	adds	r3, #8
 8008812:	4606      	mov	r6, r0
 8008814:	fb93 f3f2 	sdiv	r3, r3, r2
 8008818:	2100      	movs	r1, #0
 800881a:	2201      	movs	r2, #1
 800881c:	429a      	cmp	r2, r3
 800881e:	db20      	blt.n	8008862 <__s2b+0x5e>
 8008820:	4630      	mov	r0, r6
 8008822:	f7ff ff69 	bl	80086f8 <_Balloc>
 8008826:	9b08      	ldr	r3, [sp, #32]
 8008828:	6143      	str	r3, [r0, #20]
 800882a:	2d09      	cmp	r5, #9
 800882c:	f04f 0301 	mov.w	r3, #1
 8008830:	6103      	str	r3, [r0, #16]
 8008832:	dd19      	ble.n	8008868 <__s2b+0x64>
 8008834:	f104 0909 	add.w	r9, r4, #9
 8008838:	46c8      	mov	r8, r9
 800883a:	442c      	add	r4, r5
 800883c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008840:	4601      	mov	r1, r0
 8008842:	3b30      	subs	r3, #48	; 0x30
 8008844:	220a      	movs	r2, #10
 8008846:	4630      	mov	r0, r6
 8008848:	f7ff ffa1 	bl	800878e <__multadd>
 800884c:	45a0      	cmp	r8, r4
 800884e:	d1f5      	bne.n	800883c <__s2b+0x38>
 8008850:	f1a5 0408 	sub.w	r4, r5, #8
 8008854:	444c      	add	r4, r9
 8008856:	1b2d      	subs	r5, r5, r4
 8008858:	1963      	adds	r3, r4, r5
 800885a:	42bb      	cmp	r3, r7
 800885c:	db07      	blt.n	800886e <__s2b+0x6a>
 800885e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008862:	0052      	lsls	r2, r2, #1
 8008864:	3101      	adds	r1, #1
 8008866:	e7d9      	b.n	800881c <__s2b+0x18>
 8008868:	340a      	adds	r4, #10
 800886a:	2509      	movs	r5, #9
 800886c:	e7f3      	b.n	8008856 <__s2b+0x52>
 800886e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008872:	4601      	mov	r1, r0
 8008874:	3b30      	subs	r3, #48	; 0x30
 8008876:	220a      	movs	r2, #10
 8008878:	4630      	mov	r0, r6
 800887a:	f7ff ff88 	bl	800878e <__multadd>
 800887e:	e7eb      	b.n	8008858 <__s2b+0x54>

08008880 <__hi0bits>:
 8008880:	0c02      	lsrs	r2, r0, #16
 8008882:	0412      	lsls	r2, r2, #16
 8008884:	4603      	mov	r3, r0
 8008886:	b9b2      	cbnz	r2, 80088b6 <__hi0bits+0x36>
 8008888:	0403      	lsls	r3, r0, #16
 800888a:	2010      	movs	r0, #16
 800888c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008890:	bf04      	itt	eq
 8008892:	021b      	lsleq	r3, r3, #8
 8008894:	3008      	addeq	r0, #8
 8008896:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800889a:	bf04      	itt	eq
 800889c:	011b      	lsleq	r3, r3, #4
 800889e:	3004      	addeq	r0, #4
 80088a0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80088a4:	bf04      	itt	eq
 80088a6:	009b      	lsleq	r3, r3, #2
 80088a8:	3002      	addeq	r0, #2
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	db06      	blt.n	80088bc <__hi0bits+0x3c>
 80088ae:	005b      	lsls	r3, r3, #1
 80088b0:	d503      	bpl.n	80088ba <__hi0bits+0x3a>
 80088b2:	3001      	adds	r0, #1
 80088b4:	4770      	bx	lr
 80088b6:	2000      	movs	r0, #0
 80088b8:	e7e8      	b.n	800888c <__hi0bits+0xc>
 80088ba:	2020      	movs	r0, #32
 80088bc:	4770      	bx	lr

080088be <__lo0bits>:
 80088be:	6803      	ldr	r3, [r0, #0]
 80088c0:	f013 0207 	ands.w	r2, r3, #7
 80088c4:	4601      	mov	r1, r0
 80088c6:	d00b      	beq.n	80088e0 <__lo0bits+0x22>
 80088c8:	07da      	lsls	r2, r3, #31
 80088ca:	d423      	bmi.n	8008914 <__lo0bits+0x56>
 80088cc:	0798      	lsls	r0, r3, #30
 80088ce:	bf49      	itett	mi
 80088d0:	085b      	lsrmi	r3, r3, #1
 80088d2:	089b      	lsrpl	r3, r3, #2
 80088d4:	2001      	movmi	r0, #1
 80088d6:	600b      	strmi	r3, [r1, #0]
 80088d8:	bf5c      	itt	pl
 80088da:	600b      	strpl	r3, [r1, #0]
 80088dc:	2002      	movpl	r0, #2
 80088de:	4770      	bx	lr
 80088e0:	b298      	uxth	r0, r3
 80088e2:	b9a8      	cbnz	r0, 8008910 <__lo0bits+0x52>
 80088e4:	0c1b      	lsrs	r3, r3, #16
 80088e6:	2010      	movs	r0, #16
 80088e8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80088ec:	bf04      	itt	eq
 80088ee:	0a1b      	lsreq	r3, r3, #8
 80088f0:	3008      	addeq	r0, #8
 80088f2:	071a      	lsls	r2, r3, #28
 80088f4:	bf04      	itt	eq
 80088f6:	091b      	lsreq	r3, r3, #4
 80088f8:	3004      	addeq	r0, #4
 80088fa:	079a      	lsls	r2, r3, #30
 80088fc:	bf04      	itt	eq
 80088fe:	089b      	lsreq	r3, r3, #2
 8008900:	3002      	addeq	r0, #2
 8008902:	07da      	lsls	r2, r3, #31
 8008904:	d402      	bmi.n	800890c <__lo0bits+0x4e>
 8008906:	085b      	lsrs	r3, r3, #1
 8008908:	d006      	beq.n	8008918 <__lo0bits+0x5a>
 800890a:	3001      	adds	r0, #1
 800890c:	600b      	str	r3, [r1, #0]
 800890e:	4770      	bx	lr
 8008910:	4610      	mov	r0, r2
 8008912:	e7e9      	b.n	80088e8 <__lo0bits+0x2a>
 8008914:	2000      	movs	r0, #0
 8008916:	4770      	bx	lr
 8008918:	2020      	movs	r0, #32
 800891a:	4770      	bx	lr

0800891c <__i2b>:
 800891c:	b510      	push	{r4, lr}
 800891e:	460c      	mov	r4, r1
 8008920:	2101      	movs	r1, #1
 8008922:	f7ff fee9 	bl	80086f8 <_Balloc>
 8008926:	2201      	movs	r2, #1
 8008928:	6144      	str	r4, [r0, #20]
 800892a:	6102      	str	r2, [r0, #16]
 800892c:	bd10      	pop	{r4, pc}

0800892e <__multiply>:
 800892e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008932:	4614      	mov	r4, r2
 8008934:	690a      	ldr	r2, [r1, #16]
 8008936:	6923      	ldr	r3, [r4, #16]
 8008938:	429a      	cmp	r2, r3
 800893a:	bfb8      	it	lt
 800893c:	460b      	movlt	r3, r1
 800893e:	4689      	mov	r9, r1
 8008940:	bfbc      	itt	lt
 8008942:	46a1      	movlt	r9, r4
 8008944:	461c      	movlt	r4, r3
 8008946:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800894a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800894e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008952:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008956:	eb07 060a 	add.w	r6, r7, sl
 800895a:	429e      	cmp	r6, r3
 800895c:	bfc8      	it	gt
 800895e:	3101      	addgt	r1, #1
 8008960:	f7ff feca 	bl	80086f8 <_Balloc>
 8008964:	f100 0514 	add.w	r5, r0, #20
 8008968:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800896c:	462b      	mov	r3, r5
 800896e:	2200      	movs	r2, #0
 8008970:	4543      	cmp	r3, r8
 8008972:	d316      	bcc.n	80089a2 <__multiply+0x74>
 8008974:	f104 0214 	add.w	r2, r4, #20
 8008978:	f109 0114 	add.w	r1, r9, #20
 800897c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8008980:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008984:	9301      	str	r3, [sp, #4]
 8008986:	9c01      	ldr	r4, [sp, #4]
 8008988:	4294      	cmp	r4, r2
 800898a:	4613      	mov	r3, r2
 800898c:	d80c      	bhi.n	80089a8 <__multiply+0x7a>
 800898e:	2e00      	cmp	r6, #0
 8008990:	dd03      	ble.n	800899a <__multiply+0x6c>
 8008992:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008996:	2b00      	cmp	r3, #0
 8008998:	d054      	beq.n	8008a44 <__multiply+0x116>
 800899a:	6106      	str	r6, [r0, #16]
 800899c:	b003      	add	sp, #12
 800899e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a2:	f843 2b04 	str.w	r2, [r3], #4
 80089a6:	e7e3      	b.n	8008970 <__multiply+0x42>
 80089a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80089ac:	3204      	adds	r2, #4
 80089ae:	f1ba 0f00 	cmp.w	sl, #0
 80089b2:	d020      	beq.n	80089f6 <__multiply+0xc8>
 80089b4:	46ae      	mov	lr, r5
 80089b6:	4689      	mov	r9, r1
 80089b8:	f04f 0c00 	mov.w	ip, #0
 80089bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80089c0:	f8be b000 	ldrh.w	fp, [lr]
 80089c4:	b2a3      	uxth	r3, r4
 80089c6:	fb0a b303 	mla	r3, sl, r3, fp
 80089ca:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80089ce:	f8de 4000 	ldr.w	r4, [lr]
 80089d2:	4463      	add	r3, ip
 80089d4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80089d8:	fb0a c40b 	mla	r4, sl, fp, ip
 80089dc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80089e6:	454f      	cmp	r7, r9
 80089e8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80089ec:	f84e 3b04 	str.w	r3, [lr], #4
 80089f0:	d8e4      	bhi.n	80089bc <__multiply+0x8e>
 80089f2:	f8ce c000 	str.w	ip, [lr]
 80089f6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80089fa:	f1b9 0f00 	cmp.w	r9, #0
 80089fe:	d01f      	beq.n	8008a40 <__multiply+0x112>
 8008a00:	682b      	ldr	r3, [r5, #0]
 8008a02:	46ae      	mov	lr, r5
 8008a04:	468c      	mov	ip, r1
 8008a06:	f04f 0a00 	mov.w	sl, #0
 8008a0a:	f8bc 4000 	ldrh.w	r4, [ip]
 8008a0e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008a12:	fb09 b404 	mla	r4, r9, r4, fp
 8008a16:	44a2      	add	sl, r4
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008a1e:	f84e 3b04 	str.w	r3, [lr], #4
 8008a22:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a26:	f8be 4000 	ldrh.w	r4, [lr]
 8008a2a:	0c1b      	lsrs	r3, r3, #16
 8008a2c:	fb09 4303 	mla	r3, r9, r3, r4
 8008a30:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8008a34:	4567      	cmp	r7, ip
 8008a36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a3a:	d8e6      	bhi.n	8008a0a <__multiply+0xdc>
 8008a3c:	f8ce 3000 	str.w	r3, [lr]
 8008a40:	3504      	adds	r5, #4
 8008a42:	e7a0      	b.n	8008986 <__multiply+0x58>
 8008a44:	3e01      	subs	r6, #1
 8008a46:	e7a2      	b.n	800898e <__multiply+0x60>

08008a48 <__pow5mult>:
 8008a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a4c:	4615      	mov	r5, r2
 8008a4e:	f012 0203 	ands.w	r2, r2, #3
 8008a52:	4606      	mov	r6, r0
 8008a54:	460f      	mov	r7, r1
 8008a56:	d007      	beq.n	8008a68 <__pow5mult+0x20>
 8008a58:	3a01      	subs	r2, #1
 8008a5a:	4c21      	ldr	r4, [pc, #132]	; (8008ae0 <__pow5mult+0x98>)
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a62:	f7ff fe94 	bl	800878e <__multadd>
 8008a66:	4607      	mov	r7, r0
 8008a68:	10ad      	asrs	r5, r5, #2
 8008a6a:	d035      	beq.n	8008ad8 <__pow5mult+0x90>
 8008a6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008a6e:	b93c      	cbnz	r4, 8008a80 <__pow5mult+0x38>
 8008a70:	2010      	movs	r0, #16
 8008a72:	f7ff fbd5 	bl	8008220 <malloc>
 8008a76:	6270      	str	r0, [r6, #36]	; 0x24
 8008a78:	6044      	str	r4, [r0, #4]
 8008a7a:	6084      	str	r4, [r0, #8]
 8008a7c:	6004      	str	r4, [r0, #0]
 8008a7e:	60c4      	str	r4, [r0, #12]
 8008a80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008a84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a88:	b94c      	cbnz	r4, 8008a9e <__pow5mult+0x56>
 8008a8a:	f240 2171 	movw	r1, #625	; 0x271
 8008a8e:	4630      	mov	r0, r6
 8008a90:	f7ff ff44 	bl	800891c <__i2b>
 8008a94:	2300      	movs	r3, #0
 8008a96:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	6003      	str	r3, [r0, #0]
 8008a9e:	f04f 0800 	mov.w	r8, #0
 8008aa2:	07eb      	lsls	r3, r5, #31
 8008aa4:	d50a      	bpl.n	8008abc <__pow5mult+0x74>
 8008aa6:	4639      	mov	r1, r7
 8008aa8:	4622      	mov	r2, r4
 8008aaa:	4630      	mov	r0, r6
 8008aac:	f7ff ff3f 	bl	800892e <__multiply>
 8008ab0:	4639      	mov	r1, r7
 8008ab2:	4681      	mov	r9, r0
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	f7ff fe53 	bl	8008760 <_Bfree>
 8008aba:	464f      	mov	r7, r9
 8008abc:	106d      	asrs	r5, r5, #1
 8008abe:	d00b      	beq.n	8008ad8 <__pow5mult+0x90>
 8008ac0:	6820      	ldr	r0, [r4, #0]
 8008ac2:	b938      	cbnz	r0, 8008ad4 <__pow5mult+0x8c>
 8008ac4:	4622      	mov	r2, r4
 8008ac6:	4621      	mov	r1, r4
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f7ff ff30 	bl	800892e <__multiply>
 8008ace:	6020      	str	r0, [r4, #0]
 8008ad0:	f8c0 8000 	str.w	r8, [r0]
 8008ad4:	4604      	mov	r4, r0
 8008ad6:	e7e4      	b.n	8008aa2 <__pow5mult+0x5a>
 8008ad8:	4638      	mov	r0, r7
 8008ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ade:	bf00      	nop
 8008ae0:	0800c900 	.word	0x0800c900

08008ae4 <__lshift>:
 8008ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae8:	460c      	mov	r4, r1
 8008aea:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008aee:	6923      	ldr	r3, [r4, #16]
 8008af0:	6849      	ldr	r1, [r1, #4]
 8008af2:	eb0a 0903 	add.w	r9, sl, r3
 8008af6:	68a3      	ldr	r3, [r4, #8]
 8008af8:	4607      	mov	r7, r0
 8008afa:	4616      	mov	r6, r2
 8008afc:	f109 0501 	add.w	r5, r9, #1
 8008b00:	42ab      	cmp	r3, r5
 8008b02:	db31      	blt.n	8008b68 <__lshift+0x84>
 8008b04:	4638      	mov	r0, r7
 8008b06:	f7ff fdf7 	bl	80086f8 <_Balloc>
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	4680      	mov	r8, r0
 8008b0e:	f100 0314 	add.w	r3, r0, #20
 8008b12:	4611      	mov	r1, r2
 8008b14:	4552      	cmp	r2, sl
 8008b16:	db2a      	blt.n	8008b6e <__lshift+0x8a>
 8008b18:	6920      	ldr	r0, [r4, #16]
 8008b1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b1e:	f104 0114 	add.w	r1, r4, #20
 8008b22:	f016 021f 	ands.w	r2, r6, #31
 8008b26:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008b2a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008b2e:	d022      	beq.n	8008b76 <__lshift+0x92>
 8008b30:	f1c2 0c20 	rsb	ip, r2, #32
 8008b34:	2000      	movs	r0, #0
 8008b36:	680e      	ldr	r6, [r1, #0]
 8008b38:	4096      	lsls	r6, r2
 8008b3a:	4330      	orrs	r0, r6
 8008b3c:	f843 0b04 	str.w	r0, [r3], #4
 8008b40:	f851 0b04 	ldr.w	r0, [r1], #4
 8008b44:	458e      	cmp	lr, r1
 8008b46:	fa20 f00c 	lsr.w	r0, r0, ip
 8008b4a:	d8f4      	bhi.n	8008b36 <__lshift+0x52>
 8008b4c:	6018      	str	r0, [r3, #0]
 8008b4e:	b108      	cbz	r0, 8008b54 <__lshift+0x70>
 8008b50:	f109 0502 	add.w	r5, r9, #2
 8008b54:	3d01      	subs	r5, #1
 8008b56:	4638      	mov	r0, r7
 8008b58:	f8c8 5010 	str.w	r5, [r8, #16]
 8008b5c:	4621      	mov	r1, r4
 8008b5e:	f7ff fdff 	bl	8008760 <_Bfree>
 8008b62:	4640      	mov	r0, r8
 8008b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b68:	3101      	adds	r1, #1
 8008b6a:	005b      	lsls	r3, r3, #1
 8008b6c:	e7c8      	b.n	8008b00 <__lshift+0x1c>
 8008b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008b72:	3201      	adds	r2, #1
 8008b74:	e7ce      	b.n	8008b14 <__lshift+0x30>
 8008b76:	3b04      	subs	r3, #4
 8008b78:	f851 2b04 	ldr.w	r2, [r1], #4
 8008b7c:	f843 2f04 	str.w	r2, [r3, #4]!
 8008b80:	458e      	cmp	lr, r1
 8008b82:	d8f9      	bhi.n	8008b78 <__lshift+0x94>
 8008b84:	e7e6      	b.n	8008b54 <__lshift+0x70>

08008b86 <__mcmp>:
 8008b86:	6903      	ldr	r3, [r0, #16]
 8008b88:	690a      	ldr	r2, [r1, #16]
 8008b8a:	1a9b      	subs	r3, r3, r2
 8008b8c:	b530      	push	{r4, r5, lr}
 8008b8e:	d10c      	bne.n	8008baa <__mcmp+0x24>
 8008b90:	0092      	lsls	r2, r2, #2
 8008b92:	3014      	adds	r0, #20
 8008b94:	3114      	adds	r1, #20
 8008b96:	1884      	adds	r4, r0, r2
 8008b98:	4411      	add	r1, r2
 8008b9a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b9e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ba2:	4295      	cmp	r5, r2
 8008ba4:	d003      	beq.n	8008bae <__mcmp+0x28>
 8008ba6:	d305      	bcc.n	8008bb4 <__mcmp+0x2e>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	4618      	mov	r0, r3
 8008bac:	bd30      	pop	{r4, r5, pc}
 8008bae:	42a0      	cmp	r0, r4
 8008bb0:	d3f3      	bcc.n	8008b9a <__mcmp+0x14>
 8008bb2:	e7fa      	b.n	8008baa <__mcmp+0x24>
 8008bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8008bb8:	e7f7      	b.n	8008baa <__mcmp+0x24>

08008bba <__mdiff>:
 8008bba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bbe:	460d      	mov	r5, r1
 8008bc0:	4607      	mov	r7, r0
 8008bc2:	4611      	mov	r1, r2
 8008bc4:	4628      	mov	r0, r5
 8008bc6:	4614      	mov	r4, r2
 8008bc8:	f7ff ffdd 	bl	8008b86 <__mcmp>
 8008bcc:	1e06      	subs	r6, r0, #0
 8008bce:	d108      	bne.n	8008be2 <__mdiff+0x28>
 8008bd0:	4631      	mov	r1, r6
 8008bd2:	4638      	mov	r0, r7
 8008bd4:	f7ff fd90 	bl	80086f8 <_Balloc>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	6103      	str	r3, [r0, #16]
 8008bdc:	6146      	str	r6, [r0, #20]
 8008bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be2:	bfa4      	itt	ge
 8008be4:	4623      	movge	r3, r4
 8008be6:	462c      	movge	r4, r5
 8008be8:	4638      	mov	r0, r7
 8008bea:	6861      	ldr	r1, [r4, #4]
 8008bec:	bfa6      	itte	ge
 8008bee:	461d      	movge	r5, r3
 8008bf0:	2600      	movge	r6, #0
 8008bf2:	2601      	movlt	r6, #1
 8008bf4:	f7ff fd80 	bl	80086f8 <_Balloc>
 8008bf8:	692b      	ldr	r3, [r5, #16]
 8008bfa:	60c6      	str	r6, [r0, #12]
 8008bfc:	6926      	ldr	r6, [r4, #16]
 8008bfe:	f105 0914 	add.w	r9, r5, #20
 8008c02:	f104 0214 	add.w	r2, r4, #20
 8008c06:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008c0a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008c0e:	f100 0514 	add.w	r5, r0, #20
 8008c12:	f04f 0c00 	mov.w	ip, #0
 8008c16:	f852 ab04 	ldr.w	sl, [r2], #4
 8008c1a:	f859 4b04 	ldr.w	r4, [r9], #4
 8008c1e:	fa1c f18a 	uxtah	r1, ip, sl
 8008c22:	b2a3      	uxth	r3, r4
 8008c24:	1ac9      	subs	r1, r1, r3
 8008c26:	0c23      	lsrs	r3, r4, #16
 8008c28:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008c2c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008c30:	b289      	uxth	r1, r1
 8008c32:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008c36:	45c8      	cmp	r8, r9
 8008c38:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008c3c:	4696      	mov	lr, r2
 8008c3e:	f845 3b04 	str.w	r3, [r5], #4
 8008c42:	d8e8      	bhi.n	8008c16 <__mdiff+0x5c>
 8008c44:	45be      	cmp	lr, r7
 8008c46:	d305      	bcc.n	8008c54 <__mdiff+0x9a>
 8008c48:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008c4c:	b18b      	cbz	r3, 8008c72 <__mdiff+0xb8>
 8008c4e:	6106      	str	r6, [r0, #16]
 8008c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c54:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008c58:	fa1c f381 	uxtah	r3, ip, r1
 8008c5c:	141a      	asrs	r2, r3, #16
 8008c5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008c6c:	f845 3b04 	str.w	r3, [r5], #4
 8008c70:	e7e8      	b.n	8008c44 <__mdiff+0x8a>
 8008c72:	3e01      	subs	r6, #1
 8008c74:	e7e8      	b.n	8008c48 <__mdiff+0x8e>
	...

08008c78 <__ulp>:
 8008c78:	4b12      	ldr	r3, [pc, #72]	; (8008cc4 <__ulp+0x4c>)
 8008c7a:	ee10 2a90 	vmov	r2, s1
 8008c7e:	401a      	ands	r2, r3
 8008c80:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	dd04      	ble.n	8008c92 <__ulp+0x1a>
 8008c88:	2000      	movs	r0, #0
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	ec41 0b10 	vmov	d0, r0, r1
 8008c90:	4770      	bx	lr
 8008c92:	425b      	negs	r3, r3
 8008c94:	151b      	asrs	r3, r3, #20
 8008c96:	2b13      	cmp	r3, #19
 8008c98:	f04f 0000 	mov.w	r0, #0
 8008c9c:	f04f 0100 	mov.w	r1, #0
 8008ca0:	dc04      	bgt.n	8008cac <__ulp+0x34>
 8008ca2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008ca6:	fa42 f103 	asr.w	r1, r2, r3
 8008caa:	e7ef      	b.n	8008c8c <__ulp+0x14>
 8008cac:	3b14      	subs	r3, #20
 8008cae:	2b1e      	cmp	r3, #30
 8008cb0:	f04f 0201 	mov.w	r2, #1
 8008cb4:	bfda      	itte	le
 8008cb6:	f1c3 031f 	rsble	r3, r3, #31
 8008cba:	fa02 f303 	lslle.w	r3, r2, r3
 8008cbe:	4613      	movgt	r3, r2
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	e7e3      	b.n	8008c8c <__ulp+0x14>
 8008cc4:	7ff00000 	.word	0x7ff00000

08008cc8 <__b2d>:
 8008cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cca:	6905      	ldr	r5, [r0, #16]
 8008ccc:	f100 0714 	add.w	r7, r0, #20
 8008cd0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008cd4:	1f2e      	subs	r6, r5, #4
 8008cd6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f7ff fdd0 	bl	8008880 <__hi0bits>
 8008ce0:	f1c0 0320 	rsb	r3, r0, #32
 8008ce4:	280a      	cmp	r0, #10
 8008ce6:	600b      	str	r3, [r1, #0]
 8008ce8:	f8df e074 	ldr.w	lr, [pc, #116]	; 8008d60 <__b2d+0x98>
 8008cec:	dc14      	bgt.n	8008d18 <__b2d+0x50>
 8008cee:	f1c0 0c0b 	rsb	ip, r0, #11
 8008cf2:	fa24 f10c 	lsr.w	r1, r4, ip
 8008cf6:	42b7      	cmp	r7, r6
 8008cf8:	ea41 030e 	orr.w	r3, r1, lr
 8008cfc:	bf34      	ite	cc
 8008cfe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008d02:	2100      	movcs	r1, #0
 8008d04:	3015      	adds	r0, #21
 8008d06:	fa04 f000 	lsl.w	r0, r4, r0
 8008d0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8008d0e:	ea40 0201 	orr.w	r2, r0, r1
 8008d12:	ec43 2b10 	vmov	d0, r2, r3
 8008d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d18:	42b7      	cmp	r7, r6
 8008d1a:	bf3a      	itte	cc
 8008d1c:	f1a5 0608 	subcc.w	r6, r5, #8
 8008d20:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008d24:	2100      	movcs	r1, #0
 8008d26:	380b      	subs	r0, #11
 8008d28:	d015      	beq.n	8008d56 <__b2d+0x8e>
 8008d2a:	4084      	lsls	r4, r0
 8008d2c:	f1c0 0520 	rsb	r5, r0, #32
 8008d30:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8008d34:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8008d38:	42be      	cmp	r6, r7
 8008d3a:	fa21 fe05 	lsr.w	lr, r1, r5
 8008d3e:	ea44 030e 	orr.w	r3, r4, lr
 8008d42:	bf8c      	ite	hi
 8008d44:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008d48:	2400      	movls	r4, #0
 8008d4a:	fa01 f000 	lsl.w	r0, r1, r0
 8008d4e:	40ec      	lsrs	r4, r5
 8008d50:	ea40 0204 	orr.w	r2, r0, r4
 8008d54:	e7dd      	b.n	8008d12 <__b2d+0x4a>
 8008d56:	ea44 030e 	orr.w	r3, r4, lr
 8008d5a:	460a      	mov	r2, r1
 8008d5c:	e7d9      	b.n	8008d12 <__b2d+0x4a>
 8008d5e:	bf00      	nop
 8008d60:	3ff00000 	.word	0x3ff00000

08008d64 <__d2b>:
 8008d64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d68:	460e      	mov	r6, r1
 8008d6a:	2101      	movs	r1, #1
 8008d6c:	ec59 8b10 	vmov	r8, r9, d0
 8008d70:	4615      	mov	r5, r2
 8008d72:	f7ff fcc1 	bl	80086f8 <_Balloc>
 8008d76:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008d7a:	4607      	mov	r7, r0
 8008d7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d80:	bb34      	cbnz	r4, 8008dd0 <__d2b+0x6c>
 8008d82:	9301      	str	r3, [sp, #4]
 8008d84:	f1b8 0f00 	cmp.w	r8, #0
 8008d88:	d027      	beq.n	8008dda <__d2b+0x76>
 8008d8a:	a802      	add	r0, sp, #8
 8008d8c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008d90:	f7ff fd95 	bl	80088be <__lo0bits>
 8008d94:	9900      	ldr	r1, [sp, #0]
 8008d96:	b1f0      	cbz	r0, 8008dd6 <__d2b+0x72>
 8008d98:	9a01      	ldr	r2, [sp, #4]
 8008d9a:	f1c0 0320 	rsb	r3, r0, #32
 8008d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008da2:	430b      	orrs	r3, r1
 8008da4:	40c2      	lsrs	r2, r0
 8008da6:	617b      	str	r3, [r7, #20]
 8008da8:	9201      	str	r2, [sp, #4]
 8008daa:	9b01      	ldr	r3, [sp, #4]
 8008dac:	61bb      	str	r3, [r7, #24]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	bf14      	ite	ne
 8008db2:	2102      	movne	r1, #2
 8008db4:	2101      	moveq	r1, #1
 8008db6:	6139      	str	r1, [r7, #16]
 8008db8:	b1c4      	cbz	r4, 8008dec <__d2b+0x88>
 8008dba:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008dbe:	4404      	add	r4, r0
 8008dc0:	6034      	str	r4, [r6, #0]
 8008dc2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008dc6:	6028      	str	r0, [r5, #0]
 8008dc8:	4638      	mov	r0, r7
 8008dca:	b003      	add	sp, #12
 8008dcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008dd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008dd4:	e7d5      	b.n	8008d82 <__d2b+0x1e>
 8008dd6:	6179      	str	r1, [r7, #20]
 8008dd8:	e7e7      	b.n	8008daa <__d2b+0x46>
 8008dda:	a801      	add	r0, sp, #4
 8008ddc:	f7ff fd6f 	bl	80088be <__lo0bits>
 8008de0:	9b01      	ldr	r3, [sp, #4]
 8008de2:	617b      	str	r3, [r7, #20]
 8008de4:	2101      	movs	r1, #1
 8008de6:	6139      	str	r1, [r7, #16]
 8008de8:	3020      	adds	r0, #32
 8008dea:	e7e5      	b.n	8008db8 <__d2b+0x54>
 8008dec:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008df0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008df4:	6030      	str	r0, [r6, #0]
 8008df6:	6918      	ldr	r0, [r3, #16]
 8008df8:	f7ff fd42 	bl	8008880 <__hi0bits>
 8008dfc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008e00:	e7e1      	b.n	8008dc6 <__d2b+0x62>

08008e02 <__ratio>:
 8008e02:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e06:	4688      	mov	r8, r1
 8008e08:	4669      	mov	r1, sp
 8008e0a:	4681      	mov	r9, r0
 8008e0c:	f7ff ff5c 	bl	8008cc8 <__b2d>
 8008e10:	a901      	add	r1, sp, #4
 8008e12:	4640      	mov	r0, r8
 8008e14:	ec55 4b10 	vmov	r4, r5, d0
 8008e18:	f7ff ff56 	bl	8008cc8 <__b2d>
 8008e1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008e20:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008e24:	1a9a      	subs	r2, r3, r2
 8008e26:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8008e2a:	1acb      	subs	r3, r1, r3
 8008e2c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8008e30:	ec57 6b10 	vmov	r6, r7, d0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	bfd6      	itet	le
 8008e38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008e3c:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8008e40:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8008e44:	4632      	mov	r2, r6
 8008e46:	463b      	mov	r3, r7
 8008e48:	4620      	mov	r0, r4
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	f7f7 fd1a 	bl	8000884 <__aeabi_ddiv>
 8008e50:	ec41 0b10 	vmov	d0, r0, r1
 8008e54:	b003      	add	sp, #12
 8008e56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08008e5a <__copybits>:
 8008e5a:	3901      	subs	r1, #1
 8008e5c:	b510      	push	{r4, lr}
 8008e5e:	1149      	asrs	r1, r1, #5
 8008e60:	6914      	ldr	r4, [r2, #16]
 8008e62:	3101      	adds	r1, #1
 8008e64:	f102 0314 	add.w	r3, r2, #20
 8008e68:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008e6c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008e70:	42a3      	cmp	r3, r4
 8008e72:	4602      	mov	r2, r0
 8008e74:	d303      	bcc.n	8008e7e <__copybits+0x24>
 8008e76:	2300      	movs	r3, #0
 8008e78:	428a      	cmp	r2, r1
 8008e7a:	d305      	bcc.n	8008e88 <__copybits+0x2e>
 8008e7c:	bd10      	pop	{r4, pc}
 8008e7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e82:	f840 2b04 	str.w	r2, [r0], #4
 8008e86:	e7f3      	b.n	8008e70 <__copybits+0x16>
 8008e88:	f842 3b04 	str.w	r3, [r2], #4
 8008e8c:	e7f4      	b.n	8008e78 <__copybits+0x1e>

08008e8e <__any_on>:
 8008e8e:	f100 0214 	add.w	r2, r0, #20
 8008e92:	6900      	ldr	r0, [r0, #16]
 8008e94:	114b      	asrs	r3, r1, #5
 8008e96:	4298      	cmp	r0, r3
 8008e98:	b510      	push	{r4, lr}
 8008e9a:	db11      	blt.n	8008ec0 <__any_on+0x32>
 8008e9c:	dd0a      	ble.n	8008eb4 <__any_on+0x26>
 8008e9e:	f011 011f 	ands.w	r1, r1, #31
 8008ea2:	d007      	beq.n	8008eb4 <__any_on+0x26>
 8008ea4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008ea8:	fa24 f001 	lsr.w	r0, r4, r1
 8008eac:	fa00 f101 	lsl.w	r1, r0, r1
 8008eb0:	428c      	cmp	r4, r1
 8008eb2:	d10b      	bne.n	8008ecc <__any_on+0x3e>
 8008eb4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d803      	bhi.n	8008ec4 <__any_on+0x36>
 8008ebc:	2000      	movs	r0, #0
 8008ebe:	bd10      	pop	{r4, pc}
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	e7f7      	b.n	8008eb4 <__any_on+0x26>
 8008ec4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ec8:	2900      	cmp	r1, #0
 8008eca:	d0f5      	beq.n	8008eb8 <__any_on+0x2a>
 8008ecc:	2001      	movs	r0, #1
 8008ece:	bd10      	pop	{r4, pc}

08008ed0 <lflush>:
 8008ed0:	8983      	ldrh	r3, [r0, #12]
 8008ed2:	f003 0309 	and.w	r3, r3, #9
 8008ed6:	2b09      	cmp	r3, #9
 8008ed8:	d101      	bne.n	8008ede <lflush+0xe>
 8008eda:	f7fe be41 	b.w	8007b60 <fflush>
 8008ede:	2000      	movs	r0, #0
 8008ee0:	4770      	bx	lr
	...

08008ee4 <__srefill_r>:
 8008ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	4605      	mov	r5, r0
 8008eea:	b118      	cbz	r0, 8008ef4 <__srefill_r+0x10>
 8008eec:	6983      	ldr	r3, [r0, #24]
 8008eee:	b90b      	cbnz	r3, 8008ef4 <__srefill_r+0x10>
 8008ef0:	f7fe fea0 	bl	8007c34 <__sinit>
 8008ef4:	4b41      	ldr	r3, [pc, #260]	; (8008ffc <__srefill_r+0x118>)
 8008ef6:	429c      	cmp	r4, r3
 8008ef8:	d115      	bne.n	8008f26 <__srefill_r+0x42>
 8008efa:	686c      	ldr	r4, [r5, #4]
 8008efc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f00:	049f      	lsls	r7, r3, #18
 8008f02:	d406      	bmi.n	8008f12 <__srefill_r+0x2e>
 8008f04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008f08:	81a3      	strh	r3, [r4, #12]
 8008f0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f10:	6663      	str	r3, [r4, #100]	; 0x64
 8008f12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f16:	2300      	movs	r3, #0
 8008f18:	6063      	str	r3, [r4, #4]
 8008f1a:	b293      	uxth	r3, r2
 8008f1c:	069e      	lsls	r6, r3, #26
 8008f1e:	d50c      	bpl.n	8008f3a <__srefill_r+0x56>
 8008f20:	f04f 30ff 	mov.w	r0, #4294967295
 8008f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f26:	4b36      	ldr	r3, [pc, #216]	; (8009000 <__srefill_r+0x11c>)
 8008f28:	429c      	cmp	r4, r3
 8008f2a:	d101      	bne.n	8008f30 <__srefill_r+0x4c>
 8008f2c:	68ac      	ldr	r4, [r5, #8]
 8008f2e:	e7e5      	b.n	8008efc <__srefill_r+0x18>
 8008f30:	4b34      	ldr	r3, [pc, #208]	; (8009004 <__srefill_r+0x120>)
 8008f32:	429c      	cmp	r4, r3
 8008f34:	bf08      	it	eq
 8008f36:	68ec      	ldreq	r4, [r5, #12]
 8008f38:	e7e0      	b.n	8008efc <__srefill_r+0x18>
 8008f3a:	0758      	lsls	r0, r3, #29
 8008f3c:	d448      	bmi.n	8008fd0 <__srefill_r+0xec>
 8008f3e:	06d9      	lsls	r1, r3, #27
 8008f40:	d405      	bmi.n	8008f4e <__srefill_r+0x6a>
 8008f42:	2309      	movs	r3, #9
 8008f44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	81a2      	strh	r2, [r4, #12]
 8008f4c:	e7e8      	b.n	8008f20 <__srefill_r+0x3c>
 8008f4e:	071a      	lsls	r2, r3, #28
 8008f50:	d50b      	bpl.n	8008f6a <__srefill_r+0x86>
 8008f52:	4621      	mov	r1, r4
 8008f54:	4628      	mov	r0, r5
 8008f56:	f7fe fdc7 	bl	8007ae8 <_fflush_r>
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	d1e0      	bne.n	8008f20 <__srefill_r+0x3c>
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	60a0      	str	r0, [r4, #8]
 8008f62:	f023 0308 	bic.w	r3, r3, #8
 8008f66:	81a3      	strh	r3, [r4, #12]
 8008f68:	61a0      	str	r0, [r4, #24]
 8008f6a:	89a3      	ldrh	r3, [r4, #12]
 8008f6c:	f043 0304 	orr.w	r3, r3, #4
 8008f70:	81a3      	strh	r3, [r4, #12]
 8008f72:	6923      	ldr	r3, [r4, #16]
 8008f74:	b91b      	cbnz	r3, 8008f7e <__srefill_r+0x9a>
 8008f76:	4621      	mov	r1, r4
 8008f78:	4628      	mov	r0, r5
 8008f7a:	f7ff f911 	bl	80081a0 <__smakebuf_r>
 8008f7e:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8008f82:	b2be      	uxth	r6, r7
 8008f84:	07b3      	lsls	r3, r6, #30
 8008f86:	d00f      	beq.n	8008fa8 <__srefill_r+0xc4>
 8008f88:	2301      	movs	r3, #1
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	4b1e      	ldr	r3, [pc, #120]	; (8009008 <__srefill_r+0x124>)
 8008f8e:	491f      	ldr	r1, [pc, #124]	; (800900c <__srefill_r+0x128>)
 8008f90:	6818      	ldr	r0, [r3, #0]
 8008f92:	f006 0609 	and.w	r6, r6, #9
 8008f96:	f7ff f85b 	bl	8008050 <_fwalk>
 8008f9a:	2e09      	cmp	r6, #9
 8008f9c:	81a7      	strh	r7, [r4, #12]
 8008f9e:	d103      	bne.n	8008fa8 <__srefill_r+0xc4>
 8008fa0:	4621      	mov	r1, r4
 8008fa2:	4628      	mov	r0, r5
 8008fa4:	f7fe fd0e 	bl	80079c4 <__sflush_r>
 8008fa8:	6922      	ldr	r2, [r4, #16]
 8008faa:	6022      	str	r2, [r4, #0]
 8008fac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008fae:	6963      	ldr	r3, [r4, #20]
 8008fb0:	6a21      	ldr	r1, [r4, #32]
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	47b0      	blx	r6
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	6060      	str	r0, [r4, #4]
 8008fba:	dc1c      	bgt.n	8008ff6 <__srefill_r+0x112>
 8008fbc:	89a3      	ldrh	r3, [r4, #12]
 8008fbe:	bf17      	itett	ne
 8008fc0:	2200      	movne	r2, #0
 8008fc2:	f043 0320 	orreq.w	r3, r3, #32
 8008fc6:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8008fca:	6062      	strne	r2, [r4, #4]
 8008fcc:	81a3      	strh	r3, [r4, #12]
 8008fce:	e7a7      	b.n	8008f20 <__srefill_r+0x3c>
 8008fd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fd2:	2900      	cmp	r1, #0
 8008fd4:	d0cd      	beq.n	8008f72 <__srefill_r+0x8e>
 8008fd6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fda:	4299      	cmp	r1, r3
 8008fdc:	d002      	beq.n	8008fe4 <__srefill_r+0x100>
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f7fe ff7a 	bl	8007ed8 <_free_r>
 8008fe4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008fe6:	6063      	str	r3, [r4, #4]
 8008fe8:	2000      	movs	r0, #0
 8008fea:	6360      	str	r0, [r4, #52]	; 0x34
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d0c0      	beq.n	8008f72 <__srefill_r+0x8e>
 8008ff0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008ff2:	6023      	str	r3, [r4, #0]
 8008ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ff6:	2000      	movs	r0, #0
 8008ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ffa:	bf00      	nop
 8008ffc:	0800c7c4 	.word	0x0800c7c4
 8009000:	0800c7e4 	.word	0x0800c7e4
 8009004:	0800c7a4 	.word	0x0800c7a4
 8009008:	0800c714 	.word	0x0800c714
 800900c:	08008ed1 	.word	0x08008ed1

08009010 <_sbrk_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	4c06      	ldr	r4, [pc, #24]	; (800902c <_sbrk_r+0x1c>)
 8009014:	2300      	movs	r3, #0
 8009016:	4605      	mov	r5, r0
 8009018:	4608      	mov	r0, r1
 800901a:	6023      	str	r3, [r4, #0]
 800901c:	f7fb fd36 	bl	8004a8c <_sbrk>
 8009020:	1c43      	adds	r3, r0, #1
 8009022:	d102      	bne.n	800902a <_sbrk_r+0x1a>
 8009024:	6823      	ldr	r3, [r4, #0]
 8009026:	b103      	cbz	r3, 800902a <_sbrk_r+0x1a>
 8009028:	602b      	str	r3, [r5, #0]
 800902a:	bd38      	pop	{r3, r4, r5, pc}
 800902c:	2000093c 	.word	0x2000093c

08009030 <__sccl>:
 8009030:	b570      	push	{r4, r5, r6, lr}
 8009032:	780b      	ldrb	r3, [r1, #0]
 8009034:	2b5e      	cmp	r3, #94	; 0x5e
 8009036:	bf13      	iteet	ne
 8009038:	1c4a      	addne	r2, r1, #1
 800903a:	1c8a      	addeq	r2, r1, #2
 800903c:	784b      	ldrbeq	r3, [r1, #1]
 800903e:	2100      	movne	r1, #0
 8009040:	bf08      	it	eq
 8009042:	2101      	moveq	r1, #1
 8009044:	1e44      	subs	r4, r0, #1
 8009046:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800904a:	f804 1f01 	strb.w	r1, [r4, #1]!
 800904e:	42a5      	cmp	r5, r4
 8009050:	d1fb      	bne.n	800904a <__sccl+0x1a>
 8009052:	b913      	cbnz	r3, 800905a <__sccl+0x2a>
 8009054:	3a01      	subs	r2, #1
 8009056:	4610      	mov	r0, r2
 8009058:	bd70      	pop	{r4, r5, r6, pc}
 800905a:	f081 0401 	eor.w	r4, r1, #1
 800905e:	54c4      	strb	r4, [r0, r3]
 8009060:	4611      	mov	r1, r2
 8009062:	780d      	ldrb	r5, [r1, #0]
 8009064:	2d2d      	cmp	r5, #45	; 0x2d
 8009066:	f101 0201 	add.w	r2, r1, #1
 800906a:	d006      	beq.n	800907a <__sccl+0x4a>
 800906c:	2d5d      	cmp	r5, #93	; 0x5d
 800906e:	d0f2      	beq.n	8009056 <__sccl+0x26>
 8009070:	b90d      	cbnz	r5, 8009076 <__sccl+0x46>
 8009072:	460a      	mov	r2, r1
 8009074:	e7ef      	b.n	8009056 <__sccl+0x26>
 8009076:	462b      	mov	r3, r5
 8009078:	e7f1      	b.n	800905e <__sccl+0x2e>
 800907a:	784e      	ldrb	r6, [r1, #1]
 800907c:	2e5d      	cmp	r6, #93	; 0x5d
 800907e:	d0fa      	beq.n	8009076 <__sccl+0x46>
 8009080:	42b3      	cmp	r3, r6
 8009082:	dcf8      	bgt.n	8009076 <__sccl+0x46>
 8009084:	3102      	adds	r1, #2
 8009086:	3301      	adds	r3, #1
 8009088:	429e      	cmp	r6, r3
 800908a:	54c4      	strb	r4, [r0, r3]
 800908c:	dcfb      	bgt.n	8009086 <__sccl+0x56>
 800908e:	e7e8      	b.n	8009062 <__sccl+0x32>

08009090 <nanf>:
 8009090:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009098 <nanf+0x8>
 8009094:	4770      	bx	lr
 8009096:	bf00      	nop
 8009098:	7fc00000 	.word	0x7fc00000

0800909c <sprintf>:
 800909c:	b40e      	push	{r1, r2, r3}
 800909e:	b500      	push	{lr}
 80090a0:	b09c      	sub	sp, #112	; 0x70
 80090a2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80090a6:	ab1d      	add	r3, sp, #116	; 0x74
 80090a8:	f8ad 1014 	strh.w	r1, [sp, #20]
 80090ac:	9002      	str	r0, [sp, #8]
 80090ae:	9006      	str	r0, [sp, #24]
 80090b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80090b4:	480a      	ldr	r0, [pc, #40]	; (80090e0 <sprintf+0x44>)
 80090b6:	9104      	str	r1, [sp, #16]
 80090b8:	9107      	str	r1, [sp, #28]
 80090ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80090be:	f853 2b04 	ldr.w	r2, [r3], #4
 80090c2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80090c6:	6800      	ldr	r0, [r0, #0]
 80090c8:	9301      	str	r3, [sp, #4]
 80090ca:	a902      	add	r1, sp, #8
 80090cc:	f001 f8f4 	bl	800a2b8 <_svfprintf_r>
 80090d0:	9b02      	ldr	r3, [sp, #8]
 80090d2:	2200      	movs	r2, #0
 80090d4:	701a      	strb	r2, [r3, #0]
 80090d6:	b01c      	add	sp, #112	; 0x70
 80090d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80090dc:	b003      	add	sp, #12
 80090de:	4770      	bx	lr
 80090e0:	2000000c 	.word	0x2000000c

080090e4 <__sread>:
 80090e4:	b510      	push	{r4, lr}
 80090e6:	460c      	mov	r4, r1
 80090e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ec:	f002 ffb6 	bl	800c05c <_read_r>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	bfab      	itete	ge
 80090f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090f6:	89a3      	ldrhlt	r3, [r4, #12]
 80090f8:	181b      	addge	r3, r3, r0
 80090fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090fe:	bfac      	ite	ge
 8009100:	6563      	strge	r3, [r4, #84]	; 0x54
 8009102:	81a3      	strhlt	r3, [r4, #12]
 8009104:	bd10      	pop	{r4, pc}

08009106 <__swrite>:
 8009106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800910a:	461f      	mov	r7, r3
 800910c:	898b      	ldrh	r3, [r1, #12]
 800910e:	05db      	lsls	r3, r3, #23
 8009110:	4605      	mov	r5, r0
 8009112:	460c      	mov	r4, r1
 8009114:	4616      	mov	r6, r2
 8009116:	d505      	bpl.n	8009124 <__swrite+0x1e>
 8009118:	2302      	movs	r3, #2
 800911a:	2200      	movs	r2, #0
 800911c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009120:	f002 ff70 	bl	800c004 <_lseek_r>
 8009124:	89a3      	ldrh	r3, [r4, #12]
 8009126:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800912a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800912e:	81a3      	strh	r3, [r4, #12]
 8009130:	4632      	mov	r2, r6
 8009132:	463b      	mov	r3, r7
 8009134:	4628      	mov	r0, r5
 8009136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800913a:	f002 b9af 	b.w	800b49c <_write_r>

0800913e <__sseek>:
 800913e:	b510      	push	{r4, lr}
 8009140:	460c      	mov	r4, r1
 8009142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009146:	f002 ff5d 	bl	800c004 <_lseek_r>
 800914a:	1c43      	adds	r3, r0, #1
 800914c:	89a3      	ldrh	r3, [r4, #12]
 800914e:	bf15      	itete	ne
 8009150:	6560      	strne	r0, [r4, #84]	; 0x54
 8009152:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009156:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800915a:	81a3      	strheq	r3, [r4, #12]
 800915c:	bf18      	it	ne
 800915e:	81a3      	strhne	r3, [r4, #12]
 8009160:	bd10      	pop	{r4, pc}

08009162 <__sclose>:
 8009162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009166:	f002 b9d9 	b.w	800b51c <_close_r>

0800916a <sulp>:
 800916a:	b570      	push	{r4, r5, r6, lr}
 800916c:	4604      	mov	r4, r0
 800916e:	460d      	mov	r5, r1
 8009170:	ec45 4b10 	vmov	d0, r4, r5
 8009174:	4616      	mov	r6, r2
 8009176:	f7ff fd7f 	bl	8008c78 <__ulp>
 800917a:	ec51 0b10 	vmov	r0, r1, d0
 800917e:	b17e      	cbz	r6, 80091a0 <sulp+0x36>
 8009180:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009184:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009188:	2b00      	cmp	r3, #0
 800918a:	dd09      	ble.n	80091a0 <sulp+0x36>
 800918c:	051b      	lsls	r3, r3, #20
 800918e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009192:	2400      	movs	r4, #0
 8009194:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009198:	4622      	mov	r2, r4
 800919a:	462b      	mov	r3, r5
 800919c:	f7f7 fa48 	bl	8000630 <__aeabi_dmul>
 80091a0:	bd70      	pop	{r4, r5, r6, pc}
 80091a2:	0000      	movs	r0, r0
 80091a4:	0000      	movs	r0, r0
	...

080091a8 <_strtod_l>:
 80091a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ac:	b09f      	sub	sp, #124	; 0x7c
 80091ae:	4698      	mov	r8, r3
 80091b0:	9004      	str	r0, [sp, #16]
 80091b2:	2300      	movs	r3, #0
 80091b4:	4640      	mov	r0, r8
 80091b6:	460c      	mov	r4, r1
 80091b8:	9215      	str	r2, [sp, #84]	; 0x54
 80091ba:	931a      	str	r3, [sp, #104]	; 0x68
 80091bc:	f7fe ffb0 	bl	8008120 <__localeconv_l>
 80091c0:	4607      	mov	r7, r0
 80091c2:	6800      	ldr	r0, [r0, #0]
 80091c4:	f7f7 f874 	bl	80002b0 <strlen>
 80091c8:	f04f 0a00 	mov.w	sl, #0
 80091cc:	4605      	mov	r5, r0
 80091ce:	f04f 0b00 	mov.w	fp, #0
 80091d2:	9419      	str	r4, [sp, #100]	; 0x64
 80091d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80091d6:	781a      	ldrb	r2, [r3, #0]
 80091d8:	2a0d      	cmp	r2, #13
 80091da:	d833      	bhi.n	8009244 <_strtod_l+0x9c>
 80091dc:	2a09      	cmp	r2, #9
 80091de:	d237      	bcs.n	8009250 <_strtod_l+0xa8>
 80091e0:	2a00      	cmp	r2, #0
 80091e2:	d03f      	beq.n	8009264 <_strtod_l+0xbc>
 80091e4:	2300      	movs	r3, #0
 80091e6:	9309      	str	r3, [sp, #36]	; 0x24
 80091e8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80091ea:	7833      	ldrb	r3, [r6, #0]
 80091ec:	2b30      	cmp	r3, #48	; 0x30
 80091ee:	f040 8103 	bne.w	80093f8 <_strtod_l+0x250>
 80091f2:	7873      	ldrb	r3, [r6, #1]
 80091f4:	2b58      	cmp	r3, #88	; 0x58
 80091f6:	d001      	beq.n	80091fc <_strtod_l+0x54>
 80091f8:	2b78      	cmp	r3, #120	; 0x78
 80091fa:	d16b      	bne.n	80092d4 <_strtod_l+0x12c>
 80091fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	ab1a      	add	r3, sp, #104	; 0x68
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	f8cd 8008 	str.w	r8, [sp, #8]
 8009208:	ab1b      	add	r3, sp, #108	; 0x6c
 800920a:	4aad      	ldr	r2, [pc, #692]	; (80094c0 <_strtod_l+0x318>)
 800920c:	9804      	ldr	r0, [sp, #16]
 800920e:	a919      	add	r1, sp, #100	; 0x64
 8009210:	f002 fc14 	bl	800ba3c <__gethex>
 8009214:	f010 0407 	ands.w	r4, r0, #7
 8009218:	4605      	mov	r5, r0
 800921a:	d005      	beq.n	8009228 <_strtod_l+0x80>
 800921c:	2c06      	cmp	r4, #6
 800921e:	d12b      	bne.n	8009278 <_strtod_l+0xd0>
 8009220:	3601      	adds	r6, #1
 8009222:	2300      	movs	r3, #0
 8009224:	9619      	str	r6, [sp, #100]	; 0x64
 8009226:	9309      	str	r3, [sp, #36]	; 0x24
 8009228:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800922a:	2b00      	cmp	r3, #0
 800922c:	f040 8590 	bne.w	8009d50 <_strtod_l+0xba8>
 8009230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009232:	b1e3      	cbz	r3, 800926e <_strtod_l+0xc6>
 8009234:	4652      	mov	r2, sl
 8009236:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800923a:	ec43 2b10 	vmov	d0, r2, r3
 800923e:	b01f      	add	sp, #124	; 0x7c
 8009240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009244:	2a2b      	cmp	r2, #43	; 0x2b
 8009246:	d006      	beq.n	8009256 <_strtod_l+0xae>
 8009248:	2a2d      	cmp	r2, #45	; 0x2d
 800924a:	d013      	beq.n	8009274 <_strtod_l+0xcc>
 800924c:	2a20      	cmp	r2, #32
 800924e:	d1c9      	bne.n	80091e4 <_strtod_l+0x3c>
 8009250:	3301      	adds	r3, #1
 8009252:	9319      	str	r3, [sp, #100]	; 0x64
 8009254:	e7be      	b.n	80091d4 <_strtod_l+0x2c>
 8009256:	2200      	movs	r2, #0
 8009258:	9209      	str	r2, [sp, #36]	; 0x24
 800925a:	1c5a      	adds	r2, r3, #1
 800925c:	9219      	str	r2, [sp, #100]	; 0x64
 800925e:	785b      	ldrb	r3, [r3, #1]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d1c1      	bne.n	80091e8 <_strtod_l+0x40>
 8009264:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009266:	9419      	str	r4, [sp, #100]	; 0x64
 8009268:	2b00      	cmp	r3, #0
 800926a:	f040 856f 	bne.w	8009d4c <_strtod_l+0xba4>
 800926e:	4652      	mov	r2, sl
 8009270:	465b      	mov	r3, fp
 8009272:	e7e2      	b.n	800923a <_strtod_l+0x92>
 8009274:	2201      	movs	r2, #1
 8009276:	e7ef      	b.n	8009258 <_strtod_l+0xb0>
 8009278:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800927a:	b13a      	cbz	r2, 800928c <_strtod_l+0xe4>
 800927c:	2135      	movs	r1, #53	; 0x35
 800927e:	a81c      	add	r0, sp, #112	; 0x70
 8009280:	f7ff fdeb 	bl	8008e5a <__copybits>
 8009284:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009286:	9804      	ldr	r0, [sp, #16]
 8009288:	f7ff fa6a 	bl	8008760 <_Bfree>
 800928c:	3c01      	subs	r4, #1
 800928e:	2c04      	cmp	r4, #4
 8009290:	d808      	bhi.n	80092a4 <_strtod_l+0xfc>
 8009292:	e8df f004 	tbb	[pc, r4]
 8009296:	030c      	.short	0x030c
 8009298:	1a17      	.short	0x1a17
 800929a:	0c          	.byte	0x0c
 800929b:	00          	.byte	0x00
 800929c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80092a0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80092a4:	0729      	lsls	r1, r5, #28
 80092a6:	d5bf      	bpl.n	8009228 <_strtod_l+0x80>
 80092a8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80092ac:	e7bc      	b.n	8009228 <_strtod_l+0x80>
 80092ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80092b0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80092b2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80092b6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80092ba:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80092be:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80092c2:	e7ef      	b.n	80092a4 <_strtod_l+0xfc>
 80092c4:	f8df b204 	ldr.w	fp, [pc, #516]	; 80094cc <_strtod_l+0x324>
 80092c8:	e7ec      	b.n	80092a4 <_strtod_l+0xfc>
 80092ca:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80092ce:	f04f 3aff 	mov.w	sl, #4294967295
 80092d2:	e7e7      	b.n	80092a4 <_strtod_l+0xfc>
 80092d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80092d6:	1c5a      	adds	r2, r3, #1
 80092d8:	9219      	str	r2, [sp, #100]	; 0x64
 80092da:	785b      	ldrb	r3, [r3, #1]
 80092dc:	2b30      	cmp	r3, #48	; 0x30
 80092de:	d0f9      	beq.n	80092d4 <_strtod_l+0x12c>
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d0a1      	beq.n	8009228 <_strtod_l+0x80>
 80092e4:	2301      	movs	r3, #1
 80092e6:	f04f 0900 	mov.w	r9, #0
 80092ea:	9308      	str	r3, [sp, #32]
 80092ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80092ee:	930a      	str	r3, [sp, #40]	; 0x28
 80092f0:	f8cd 901c 	str.w	r9, [sp, #28]
 80092f4:	f8cd 9018 	str.w	r9, [sp, #24]
 80092f8:	220a      	movs	r2, #10
 80092fa:	9819      	ldr	r0, [sp, #100]	; 0x64
 80092fc:	7806      	ldrb	r6, [r0, #0]
 80092fe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009302:	b2d9      	uxtb	r1, r3
 8009304:	2909      	cmp	r1, #9
 8009306:	d979      	bls.n	80093fc <_strtod_l+0x254>
 8009308:	462a      	mov	r2, r5
 800930a:	6839      	ldr	r1, [r7, #0]
 800930c:	f003 f838 	bl	800c380 <strncmp>
 8009310:	2800      	cmp	r0, #0
 8009312:	f000 8082 	beq.w	800941a <_strtod_l+0x272>
 8009316:	2000      	movs	r0, #0
 8009318:	9d06      	ldr	r5, [sp, #24]
 800931a:	4633      	mov	r3, r6
 800931c:	4602      	mov	r2, r0
 800931e:	4601      	mov	r1, r0
 8009320:	2b65      	cmp	r3, #101	; 0x65
 8009322:	d002      	beq.n	800932a <_strtod_l+0x182>
 8009324:	2b45      	cmp	r3, #69	; 0x45
 8009326:	f040 80e8 	bne.w	80094fa <_strtod_l+0x352>
 800932a:	b925      	cbnz	r5, 8009336 <_strtod_l+0x18e>
 800932c:	b910      	cbnz	r0, 8009334 <_strtod_l+0x18c>
 800932e:	9b08      	ldr	r3, [sp, #32]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d097      	beq.n	8009264 <_strtod_l+0xbc>
 8009334:	2500      	movs	r5, #0
 8009336:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8009338:	1c63      	adds	r3, r4, #1
 800933a:	9319      	str	r3, [sp, #100]	; 0x64
 800933c:	7863      	ldrb	r3, [r4, #1]
 800933e:	2b2b      	cmp	r3, #43	; 0x2b
 8009340:	f000 80c8 	beq.w	80094d4 <_strtod_l+0x32c>
 8009344:	2b2d      	cmp	r3, #45	; 0x2d
 8009346:	f000 80cb 	beq.w	80094e0 <_strtod_l+0x338>
 800934a:	2600      	movs	r6, #0
 800934c:	9605      	str	r6, [sp, #20]
 800934e:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8009352:	2e09      	cmp	r6, #9
 8009354:	f200 80d0 	bhi.w	80094f8 <_strtod_l+0x350>
 8009358:	2b30      	cmp	r3, #48	; 0x30
 800935a:	f000 80c3 	beq.w	80094e4 <_strtod_l+0x33c>
 800935e:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8009362:	2e08      	cmp	r6, #8
 8009364:	f200 80c9 	bhi.w	80094fa <_strtod_l+0x352>
 8009368:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800936c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800936e:	f04f 0c0a 	mov.w	ip, #10
 8009372:	461f      	mov	r7, r3
 8009374:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009376:	1c5e      	adds	r6, r3, #1
 8009378:	9619      	str	r6, [sp, #100]	; 0x64
 800937a:	785b      	ldrb	r3, [r3, #1]
 800937c:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8009380:	f1b8 0f09 	cmp.w	r8, #9
 8009384:	f240 80b3 	bls.w	80094ee <_strtod_l+0x346>
 8009388:	1bf6      	subs	r6, r6, r7
 800938a:	2e08      	cmp	r6, #8
 800938c:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8009390:	dc02      	bgt.n	8009398 <_strtod_l+0x1f0>
 8009392:	45f0      	cmp	r8, lr
 8009394:	bfa8      	it	ge
 8009396:	46f0      	movge	r8, lr
 8009398:	9e05      	ldr	r6, [sp, #20]
 800939a:	b10e      	cbz	r6, 80093a0 <_strtod_l+0x1f8>
 800939c:	f1c8 0800 	rsb	r8, r8, #0
 80093a0:	2d00      	cmp	r5, #0
 80093a2:	f040 80d0 	bne.w	8009546 <_strtod_l+0x39e>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	f47f af3e 	bne.w	8009228 <_strtod_l+0x80>
 80093ac:	9a08      	ldr	r2, [sp, #32]
 80093ae:	2a00      	cmp	r2, #0
 80093b0:	f47f af3a 	bne.w	8009228 <_strtod_l+0x80>
 80093b4:	2900      	cmp	r1, #0
 80093b6:	f47f af55 	bne.w	8009264 <_strtod_l+0xbc>
 80093ba:	2b4e      	cmp	r3, #78	; 0x4e
 80093bc:	f000 80a6 	beq.w	800950c <_strtod_l+0x364>
 80093c0:	f300 809e 	bgt.w	8009500 <_strtod_l+0x358>
 80093c4:	2b49      	cmp	r3, #73	; 0x49
 80093c6:	f47f af4d 	bne.w	8009264 <_strtod_l+0xbc>
 80093ca:	493e      	ldr	r1, [pc, #248]	; (80094c4 <_strtod_l+0x31c>)
 80093cc:	a819      	add	r0, sp, #100	; 0x64
 80093ce:	f002 fd65 	bl	800be9c <__match>
 80093d2:	2800      	cmp	r0, #0
 80093d4:	f43f af46 	beq.w	8009264 <_strtod_l+0xbc>
 80093d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093da:	493b      	ldr	r1, [pc, #236]	; (80094c8 <_strtod_l+0x320>)
 80093dc:	3b01      	subs	r3, #1
 80093de:	a819      	add	r0, sp, #100	; 0x64
 80093e0:	9319      	str	r3, [sp, #100]	; 0x64
 80093e2:	f002 fd5b 	bl	800be9c <__match>
 80093e6:	b910      	cbnz	r0, 80093ee <_strtod_l+0x246>
 80093e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093ea:	3301      	adds	r3, #1
 80093ec:	9319      	str	r3, [sp, #100]	; 0x64
 80093ee:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 80094cc <_strtod_l+0x324>
 80093f2:	f04f 0a00 	mov.w	sl, #0
 80093f6:	e717      	b.n	8009228 <_strtod_l+0x80>
 80093f8:	2300      	movs	r3, #0
 80093fa:	e774      	b.n	80092e6 <_strtod_l+0x13e>
 80093fc:	9906      	ldr	r1, [sp, #24]
 80093fe:	2908      	cmp	r1, #8
 8009400:	bfdd      	ittte	le
 8009402:	9907      	ldrle	r1, [sp, #28]
 8009404:	fb02 3301 	mlale	r3, r2, r1, r3
 8009408:	9307      	strle	r3, [sp, #28]
 800940a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800940e:	9b06      	ldr	r3, [sp, #24]
 8009410:	3001      	adds	r0, #1
 8009412:	3301      	adds	r3, #1
 8009414:	9306      	str	r3, [sp, #24]
 8009416:	9019      	str	r0, [sp, #100]	; 0x64
 8009418:	e76f      	b.n	80092fa <_strtod_l+0x152>
 800941a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800941c:	195a      	adds	r2, r3, r5
 800941e:	9219      	str	r2, [sp, #100]	; 0x64
 8009420:	9a06      	ldr	r2, [sp, #24]
 8009422:	5d5b      	ldrb	r3, [r3, r5]
 8009424:	2a00      	cmp	r2, #0
 8009426:	d148      	bne.n	80094ba <_strtod_l+0x312>
 8009428:	4610      	mov	r0, r2
 800942a:	2b30      	cmp	r3, #48	; 0x30
 800942c:	d02a      	beq.n	8009484 <_strtod_l+0x2dc>
 800942e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009432:	2a08      	cmp	r2, #8
 8009434:	f200 8491 	bhi.w	8009d5a <_strtod_l+0xbb2>
 8009438:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800943a:	920a      	str	r2, [sp, #40]	; 0x28
 800943c:	4602      	mov	r2, r0
 800943e:	2000      	movs	r0, #0
 8009440:	4605      	mov	r5, r0
 8009442:	3b30      	subs	r3, #48	; 0x30
 8009444:	f100 0101 	add.w	r1, r0, #1
 8009448:	d011      	beq.n	800946e <_strtod_l+0x2c6>
 800944a:	440a      	add	r2, r1
 800944c:	eb00 0c05 	add.w	ip, r0, r5
 8009450:	4629      	mov	r1, r5
 8009452:	260a      	movs	r6, #10
 8009454:	4561      	cmp	r1, ip
 8009456:	d11b      	bne.n	8009490 <_strtod_l+0x2e8>
 8009458:	4428      	add	r0, r5
 800945a:	2808      	cmp	r0, #8
 800945c:	f100 0501 	add.w	r5, r0, #1
 8009460:	dc25      	bgt.n	80094ae <_strtod_l+0x306>
 8009462:	9807      	ldr	r0, [sp, #28]
 8009464:	210a      	movs	r1, #10
 8009466:	fb01 3300 	mla	r3, r1, r0, r3
 800946a:	9307      	str	r3, [sp, #28]
 800946c:	2100      	movs	r1, #0
 800946e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009470:	1c58      	adds	r0, r3, #1
 8009472:	9019      	str	r0, [sp, #100]	; 0x64
 8009474:	785b      	ldrb	r3, [r3, #1]
 8009476:	4608      	mov	r0, r1
 8009478:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800947c:	2909      	cmp	r1, #9
 800947e:	d9e0      	bls.n	8009442 <_strtod_l+0x29a>
 8009480:	2101      	movs	r1, #1
 8009482:	e74d      	b.n	8009320 <_strtod_l+0x178>
 8009484:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009486:	1c5a      	adds	r2, r3, #1
 8009488:	9219      	str	r2, [sp, #100]	; 0x64
 800948a:	3001      	adds	r0, #1
 800948c:	785b      	ldrb	r3, [r3, #1]
 800948e:	e7cc      	b.n	800942a <_strtod_l+0x282>
 8009490:	3101      	adds	r1, #1
 8009492:	f101 3eff 	add.w	lr, r1, #4294967295
 8009496:	f1be 0f08 	cmp.w	lr, #8
 800949a:	dc03      	bgt.n	80094a4 <_strtod_l+0x2fc>
 800949c:	9f07      	ldr	r7, [sp, #28]
 800949e:	4377      	muls	r7, r6
 80094a0:	9707      	str	r7, [sp, #28]
 80094a2:	e7d7      	b.n	8009454 <_strtod_l+0x2ac>
 80094a4:	2910      	cmp	r1, #16
 80094a6:	bfd8      	it	le
 80094a8:	fb06 f909 	mulle.w	r9, r6, r9
 80094ac:	e7d2      	b.n	8009454 <_strtod_l+0x2ac>
 80094ae:	2d10      	cmp	r5, #16
 80094b0:	bfdc      	itt	le
 80094b2:	210a      	movle	r1, #10
 80094b4:	fb01 3909 	mlale	r9, r1, r9, r3
 80094b8:	e7d8      	b.n	800946c <_strtod_l+0x2c4>
 80094ba:	4602      	mov	r2, r0
 80094bc:	9d06      	ldr	r5, [sp, #24]
 80094be:	e7db      	b.n	8009478 <_strtod_l+0x2d0>
 80094c0:	0800c90c 	.word	0x0800c90c
 80094c4:	0800c71d 	.word	0x0800c71d
 80094c8:	0800c797 	.word	0x0800c797
 80094cc:	7ff00000 	.word	0x7ff00000
 80094d0:	2101      	movs	r1, #1
 80094d2:	e72b      	b.n	800932c <_strtod_l+0x184>
 80094d4:	2300      	movs	r3, #0
 80094d6:	9305      	str	r3, [sp, #20]
 80094d8:	1ca3      	adds	r3, r4, #2
 80094da:	9319      	str	r3, [sp, #100]	; 0x64
 80094dc:	78a3      	ldrb	r3, [r4, #2]
 80094de:	e736      	b.n	800934e <_strtod_l+0x1a6>
 80094e0:	2301      	movs	r3, #1
 80094e2:	e7f8      	b.n	80094d6 <_strtod_l+0x32e>
 80094e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094e6:	1c5e      	adds	r6, r3, #1
 80094e8:	9619      	str	r6, [sp, #100]	; 0x64
 80094ea:	785b      	ldrb	r3, [r3, #1]
 80094ec:	e734      	b.n	8009358 <_strtod_l+0x1b0>
 80094ee:	fb0c 3e0e 	mla	lr, ip, lr, r3
 80094f2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80094f6:	e73d      	b.n	8009374 <_strtod_l+0x1cc>
 80094f8:	9419      	str	r4, [sp, #100]	; 0x64
 80094fa:	f04f 0800 	mov.w	r8, #0
 80094fe:	e74f      	b.n	80093a0 <_strtod_l+0x1f8>
 8009500:	2b69      	cmp	r3, #105	; 0x69
 8009502:	f43f af62 	beq.w	80093ca <_strtod_l+0x222>
 8009506:	2b6e      	cmp	r3, #110	; 0x6e
 8009508:	f47f aeac 	bne.w	8009264 <_strtod_l+0xbc>
 800950c:	4988      	ldr	r1, [pc, #544]	; (8009730 <_strtod_l+0x588>)
 800950e:	a819      	add	r0, sp, #100	; 0x64
 8009510:	f002 fcc4 	bl	800be9c <__match>
 8009514:	2800      	cmp	r0, #0
 8009516:	f43f aea5 	beq.w	8009264 <_strtod_l+0xbc>
 800951a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	2b28      	cmp	r3, #40	; 0x28
 8009520:	d10e      	bne.n	8009540 <_strtod_l+0x398>
 8009522:	aa1c      	add	r2, sp, #112	; 0x70
 8009524:	4983      	ldr	r1, [pc, #524]	; (8009734 <_strtod_l+0x58c>)
 8009526:	a819      	add	r0, sp, #100	; 0x64
 8009528:	f002 fccb 	bl	800bec2 <__hexnan>
 800952c:	2805      	cmp	r0, #5
 800952e:	d107      	bne.n	8009540 <_strtod_l+0x398>
 8009530:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009532:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8009536:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800953a:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800953e:	e673      	b.n	8009228 <_strtod_l+0x80>
 8009540:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009744 <_strtod_l+0x59c>
 8009544:	e755      	b.n	80093f2 <_strtod_l+0x24a>
 8009546:	9b06      	ldr	r3, [sp, #24]
 8009548:	9807      	ldr	r0, [sp, #28]
 800954a:	2b00      	cmp	r3, #0
 800954c:	bf08      	it	eq
 800954e:	462b      	moveq	r3, r5
 8009550:	2d10      	cmp	r5, #16
 8009552:	462c      	mov	r4, r5
 8009554:	eba8 0802 	sub.w	r8, r8, r2
 8009558:	bfa8      	it	ge
 800955a:	2410      	movge	r4, #16
 800955c:	9306      	str	r3, [sp, #24]
 800955e:	f7f6 fff1 	bl	8000544 <__aeabi_ui2d>
 8009562:	2c09      	cmp	r4, #9
 8009564:	4682      	mov	sl, r0
 8009566:	468b      	mov	fp, r1
 8009568:	dd13      	ble.n	8009592 <_strtod_l+0x3ea>
 800956a:	4b73      	ldr	r3, [pc, #460]	; (8009738 <_strtod_l+0x590>)
 800956c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009570:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009574:	f7f7 f85c 	bl	8000630 <__aeabi_dmul>
 8009578:	4606      	mov	r6, r0
 800957a:	4648      	mov	r0, r9
 800957c:	460f      	mov	r7, r1
 800957e:	f7f6 ffe1 	bl	8000544 <__aeabi_ui2d>
 8009582:	4602      	mov	r2, r0
 8009584:	460b      	mov	r3, r1
 8009586:	4630      	mov	r0, r6
 8009588:	4639      	mov	r1, r7
 800958a:	f7f6 fe9f 	bl	80002cc <__adddf3>
 800958e:	4682      	mov	sl, r0
 8009590:	468b      	mov	fp, r1
 8009592:	2d0f      	cmp	r5, #15
 8009594:	dc36      	bgt.n	8009604 <_strtod_l+0x45c>
 8009596:	f1b8 0f00 	cmp.w	r8, #0
 800959a:	f43f ae45 	beq.w	8009228 <_strtod_l+0x80>
 800959e:	dd24      	ble.n	80095ea <_strtod_l+0x442>
 80095a0:	f1b8 0f16 	cmp.w	r8, #22
 80095a4:	dc0b      	bgt.n	80095be <_strtod_l+0x416>
 80095a6:	4d64      	ldr	r5, [pc, #400]	; (8009738 <_strtod_l+0x590>)
 80095a8:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80095ac:	e9d8 0100 	ldrd	r0, r1, [r8]
 80095b0:	4652      	mov	r2, sl
 80095b2:	465b      	mov	r3, fp
 80095b4:	f7f7 f83c 	bl	8000630 <__aeabi_dmul>
 80095b8:	4682      	mov	sl, r0
 80095ba:	468b      	mov	fp, r1
 80095bc:	e634      	b.n	8009228 <_strtod_l+0x80>
 80095be:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80095c2:	4598      	cmp	r8, r3
 80095c4:	dc1e      	bgt.n	8009604 <_strtod_l+0x45c>
 80095c6:	4c5c      	ldr	r4, [pc, #368]	; (8009738 <_strtod_l+0x590>)
 80095c8:	f1c5 050f 	rsb	r5, r5, #15
 80095cc:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80095d0:	eba8 0505 	sub.w	r5, r8, r5
 80095d4:	4652      	mov	r2, sl
 80095d6:	465b      	mov	r3, fp
 80095d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095dc:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80095e0:	f7f7 f826 	bl	8000630 <__aeabi_dmul>
 80095e4:	e9d4 2300 	ldrd	r2, r3, [r4]
 80095e8:	e7e4      	b.n	80095b4 <_strtod_l+0x40c>
 80095ea:	f118 0f16 	cmn.w	r8, #22
 80095ee:	db09      	blt.n	8009604 <_strtod_l+0x45c>
 80095f0:	4d51      	ldr	r5, [pc, #324]	; (8009738 <_strtod_l+0x590>)
 80095f2:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 80095f6:	e9d8 2300 	ldrd	r2, r3, [r8]
 80095fa:	4650      	mov	r0, sl
 80095fc:	4659      	mov	r1, fp
 80095fe:	f7f7 f941 	bl	8000884 <__aeabi_ddiv>
 8009602:	e7d9      	b.n	80095b8 <_strtod_l+0x410>
 8009604:	1b2c      	subs	r4, r5, r4
 8009606:	4444      	add	r4, r8
 8009608:	2c00      	cmp	r4, #0
 800960a:	dd70      	ble.n	80096ee <_strtod_l+0x546>
 800960c:	f014 030f 	ands.w	r3, r4, #15
 8009610:	d00a      	beq.n	8009628 <_strtod_l+0x480>
 8009612:	4949      	ldr	r1, [pc, #292]	; (8009738 <_strtod_l+0x590>)
 8009614:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009618:	4652      	mov	r2, sl
 800961a:	465b      	mov	r3, fp
 800961c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009620:	f7f7 f806 	bl	8000630 <__aeabi_dmul>
 8009624:	4682      	mov	sl, r0
 8009626:	468b      	mov	fp, r1
 8009628:	f034 040f 	bics.w	r4, r4, #15
 800962c:	d050      	beq.n	80096d0 <_strtod_l+0x528>
 800962e:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8009632:	dd23      	ble.n	800967c <_strtod_l+0x4d4>
 8009634:	2400      	movs	r4, #0
 8009636:	4625      	mov	r5, r4
 8009638:	9407      	str	r4, [sp, #28]
 800963a:	9406      	str	r4, [sp, #24]
 800963c:	9a04      	ldr	r2, [sp, #16]
 800963e:	f8df b108 	ldr.w	fp, [pc, #264]	; 8009748 <_strtod_l+0x5a0>
 8009642:	2322      	movs	r3, #34	; 0x22
 8009644:	6013      	str	r3, [r2, #0]
 8009646:	f04f 0a00 	mov.w	sl, #0
 800964a:	9b07      	ldr	r3, [sp, #28]
 800964c:	2b00      	cmp	r3, #0
 800964e:	f43f adeb 	beq.w	8009228 <_strtod_l+0x80>
 8009652:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009654:	9804      	ldr	r0, [sp, #16]
 8009656:	f7ff f883 	bl	8008760 <_Bfree>
 800965a:	9906      	ldr	r1, [sp, #24]
 800965c:	9804      	ldr	r0, [sp, #16]
 800965e:	f7ff f87f 	bl	8008760 <_Bfree>
 8009662:	4629      	mov	r1, r5
 8009664:	9804      	ldr	r0, [sp, #16]
 8009666:	f7ff f87b 	bl	8008760 <_Bfree>
 800966a:	9907      	ldr	r1, [sp, #28]
 800966c:	9804      	ldr	r0, [sp, #16]
 800966e:	f7ff f877 	bl	8008760 <_Bfree>
 8009672:	4621      	mov	r1, r4
 8009674:	9804      	ldr	r0, [sp, #16]
 8009676:	f7ff f873 	bl	8008760 <_Bfree>
 800967a:	e5d5      	b.n	8009228 <_strtod_l+0x80>
 800967c:	4e2f      	ldr	r6, [pc, #188]	; (800973c <_strtod_l+0x594>)
 800967e:	2300      	movs	r3, #0
 8009680:	1124      	asrs	r4, r4, #4
 8009682:	4650      	mov	r0, sl
 8009684:	4659      	mov	r1, fp
 8009686:	4699      	mov	r9, r3
 8009688:	4637      	mov	r7, r6
 800968a:	2c01      	cmp	r4, #1
 800968c:	dc23      	bgt.n	80096d6 <_strtod_l+0x52e>
 800968e:	b10b      	cbz	r3, 8009694 <_strtod_l+0x4ec>
 8009690:	4682      	mov	sl, r0
 8009692:	468b      	mov	fp, r1
 8009694:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009698:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 800969c:	4652      	mov	r2, sl
 800969e:	465b      	mov	r3, fp
 80096a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80096a4:	f7f6 ffc4 	bl	8000630 <__aeabi_dmul>
 80096a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80096ac:	468b      	mov	fp, r1
 80096ae:	460a      	mov	r2, r1
 80096b0:	0d1b      	lsrs	r3, r3, #20
 80096b2:	4923      	ldr	r1, [pc, #140]	; (8009740 <_strtod_l+0x598>)
 80096b4:	051b      	lsls	r3, r3, #20
 80096b6:	428b      	cmp	r3, r1
 80096b8:	4682      	mov	sl, r0
 80096ba:	d8bb      	bhi.n	8009634 <_strtod_l+0x48c>
 80096bc:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80096c0:	428b      	cmp	r3, r1
 80096c2:	bf86      	itte	hi
 80096c4:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 800974c <_strtod_l+0x5a4>
 80096c8:	f04f 3aff 	movhi.w	sl, #4294967295
 80096cc:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80096d0:	2300      	movs	r3, #0
 80096d2:	9305      	str	r3, [sp, #20]
 80096d4:	e06d      	b.n	80097b2 <_strtod_l+0x60a>
 80096d6:	07e2      	lsls	r2, r4, #31
 80096d8:	d504      	bpl.n	80096e4 <_strtod_l+0x53c>
 80096da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80096de:	f7f6 ffa7 	bl	8000630 <__aeabi_dmul>
 80096e2:	2301      	movs	r3, #1
 80096e4:	f109 0901 	add.w	r9, r9, #1
 80096e8:	1064      	asrs	r4, r4, #1
 80096ea:	3608      	adds	r6, #8
 80096ec:	e7cd      	b.n	800968a <_strtod_l+0x4e2>
 80096ee:	d0ef      	beq.n	80096d0 <_strtod_l+0x528>
 80096f0:	4264      	negs	r4, r4
 80096f2:	f014 020f 	ands.w	r2, r4, #15
 80096f6:	d00a      	beq.n	800970e <_strtod_l+0x566>
 80096f8:	4b0f      	ldr	r3, [pc, #60]	; (8009738 <_strtod_l+0x590>)
 80096fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096fe:	4650      	mov	r0, sl
 8009700:	4659      	mov	r1, fp
 8009702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009706:	f7f7 f8bd 	bl	8000884 <__aeabi_ddiv>
 800970a:	4682      	mov	sl, r0
 800970c:	468b      	mov	fp, r1
 800970e:	1124      	asrs	r4, r4, #4
 8009710:	d0de      	beq.n	80096d0 <_strtod_l+0x528>
 8009712:	2c1f      	cmp	r4, #31
 8009714:	dd1c      	ble.n	8009750 <_strtod_l+0x5a8>
 8009716:	2400      	movs	r4, #0
 8009718:	4625      	mov	r5, r4
 800971a:	9407      	str	r4, [sp, #28]
 800971c:	9406      	str	r4, [sp, #24]
 800971e:	9a04      	ldr	r2, [sp, #16]
 8009720:	2322      	movs	r3, #34	; 0x22
 8009722:	f04f 0a00 	mov.w	sl, #0
 8009726:	f04f 0b00 	mov.w	fp, #0
 800972a:	6013      	str	r3, [r2, #0]
 800972c:	e78d      	b.n	800964a <_strtod_l+0x4a2>
 800972e:	bf00      	nop
 8009730:	0800c725 	.word	0x0800c725
 8009734:	0800c920 	.word	0x0800c920
 8009738:	0800c838 	.word	0x0800c838
 800973c:	0800c810 	.word	0x0800c810
 8009740:	7ca00000 	.word	0x7ca00000
 8009744:	fff80000 	.word	0xfff80000
 8009748:	7ff00000 	.word	0x7ff00000
 800974c:	7fefffff 	.word	0x7fefffff
 8009750:	f014 0310 	ands.w	r3, r4, #16
 8009754:	bf18      	it	ne
 8009756:	236a      	movne	r3, #106	; 0x6a
 8009758:	4ea0      	ldr	r6, [pc, #640]	; (80099dc <_strtod_l+0x834>)
 800975a:	9305      	str	r3, [sp, #20]
 800975c:	4650      	mov	r0, sl
 800975e:	4659      	mov	r1, fp
 8009760:	2300      	movs	r3, #0
 8009762:	2c00      	cmp	r4, #0
 8009764:	f300 8106 	bgt.w	8009974 <_strtod_l+0x7cc>
 8009768:	b10b      	cbz	r3, 800976e <_strtod_l+0x5c6>
 800976a:	4682      	mov	sl, r0
 800976c:	468b      	mov	fp, r1
 800976e:	9b05      	ldr	r3, [sp, #20]
 8009770:	b1bb      	cbz	r3, 80097a2 <_strtod_l+0x5fa>
 8009772:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009776:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800977a:	2b00      	cmp	r3, #0
 800977c:	4659      	mov	r1, fp
 800977e:	dd10      	ble.n	80097a2 <_strtod_l+0x5fa>
 8009780:	2b1f      	cmp	r3, #31
 8009782:	f340 8101 	ble.w	8009988 <_strtod_l+0x7e0>
 8009786:	2b34      	cmp	r3, #52	; 0x34
 8009788:	bfde      	ittt	le
 800978a:	3b20      	suble	r3, #32
 800978c:	f04f 32ff 	movle.w	r2, #4294967295
 8009790:	fa02 f303 	lslle.w	r3, r2, r3
 8009794:	f04f 0a00 	mov.w	sl, #0
 8009798:	bfcc      	ite	gt
 800979a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800979e:	ea03 0b01 	andle.w	fp, r3, r1
 80097a2:	2200      	movs	r2, #0
 80097a4:	2300      	movs	r3, #0
 80097a6:	4650      	mov	r0, sl
 80097a8:	4659      	mov	r1, fp
 80097aa:	f7f7 f9a9 	bl	8000b00 <__aeabi_dcmpeq>
 80097ae:	2800      	cmp	r0, #0
 80097b0:	d1b1      	bne.n	8009716 <_strtod_l+0x56e>
 80097b2:	9b07      	ldr	r3, [sp, #28]
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	9a06      	ldr	r2, [sp, #24]
 80097b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097ba:	9804      	ldr	r0, [sp, #16]
 80097bc:	462b      	mov	r3, r5
 80097be:	f7ff f821 	bl	8008804 <__s2b>
 80097c2:	9007      	str	r0, [sp, #28]
 80097c4:	2800      	cmp	r0, #0
 80097c6:	f43f af35 	beq.w	8009634 <_strtod_l+0x48c>
 80097ca:	f1b8 0f00 	cmp.w	r8, #0
 80097ce:	f1c8 0300 	rsb	r3, r8, #0
 80097d2:	bfa8      	it	ge
 80097d4:	2300      	movge	r3, #0
 80097d6:	930e      	str	r3, [sp, #56]	; 0x38
 80097d8:	2400      	movs	r4, #0
 80097da:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 80097de:	930f      	str	r3, [sp, #60]	; 0x3c
 80097e0:	4625      	mov	r5, r4
 80097e2:	9b07      	ldr	r3, [sp, #28]
 80097e4:	9804      	ldr	r0, [sp, #16]
 80097e6:	6859      	ldr	r1, [r3, #4]
 80097e8:	f7fe ff86 	bl	80086f8 <_Balloc>
 80097ec:	9006      	str	r0, [sp, #24]
 80097ee:	2800      	cmp	r0, #0
 80097f0:	f43f af24 	beq.w	800963c <_strtod_l+0x494>
 80097f4:	9b07      	ldr	r3, [sp, #28]
 80097f6:	691a      	ldr	r2, [r3, #16]
 80097f8:	3202      	adds	r2, #2
 80097fa:	f103 010c 	add.w	r1, r3, #12
 80097fe:	0092      	lsls	r2, r2, #2
 8009800:	300c      	adds	r0, #12
 8009802:	f7fe ff61 	bl	80086c8 <memcpy>
 8009806:	aa1c      	add	r2, sp, #112	; 0x70
 8009808:	a91b      	add	r1, sp, #108	; 0x6c
 800980a:	ec4b ab10 	vmov	d0, sl, fp
 800980e:	9804      	ldr	r0, [sp, #16]
 8009810:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8009814:	f7ff faa6 	bl	8008d64 <__d2b>
 8009818:	901a      	str	r0, [sp, #104]	; 0x68
 800981a:	2800      	cmp	r0, #0
 800981c:	f43f af0e 	beq.w	800963c <_strtod_l+0x494>
 8009820:	2101      	movs	r1, #1
 8009822:	9804      	ldr	r0, [sp, #16]
 8009824:	f7ff f87a 	bl	800891c <__i2b>
 8009828:	4605      	mov	r5, r0
 800982a:	2800      	cmp	r0, #0
 800982c:	f43f af06 	beq.w	800963c <_strtod_l+0x494>
 8009830:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8009832:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009834:	2e00      	cmp	r6, #0
 8009836:	bfab      	itete	ge
 8009838:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800983a:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800983c:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 800983e:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 8009842:	bfac      	ite	ge
 8009844:	eb03 0806 	addge.w	r8, r3, r6
 8009848:	1b9f      	sublt	r7, r3, r6
 800984a:	9b05      	ldr	r3, [sp, #20]
 800984c:	1af6      	subs	r6, r6, r3
 800984e:	4416      	add	r6, r2
 8009850:	4b63      	ldr	r3, [pc, #396]	; (80099e0 <_strtod_l+0x838>)
 8009852:	3e01      	subs	r6, #1
 8009854:	429e      	cmp	r6, r3
 8009856:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800985a:	f280 80a8 	bge.w	80099ae <_strtod_l+0x806>
 800985e:	1b9b      	subs	r3, r3, r6
 8009860:	2b1f      	cmp	r3, #31
 8009862:	eba2 0203 	sub.w	r2, r2, r3
 8009866:	f04f 0901 	mov.w	r9, #1
 800986a:	f300 8094 	bgt.w	8009996 <_strtod_l+0x7ee>
 800986e:	fa09 f303 	lsl.w	r3, r9, r3
 8009872:	9314      	str	r3, [sp, #80]	; 0x50
 8009874:	2600      	movs	r6, #0
 8009876:	eb08 0902 	add.w	r9, r8, r2
 800987a:	9b05      	ldr	r3, [sp, #20]
 800987c:	45c8      	cmp	r8, r9
 800987e:	4417      	add	r7, r2
 8009880:	441f      	add	r7, r3
 8009882:	4643      	mov	r3, r8
 8009884:	bfa8      	it	ge
 8009886:	464b      	movge	r3, r9
 8009888:	42bb      	cmp	r3, r7
 800988a:	bfa8      	it	ge
 800988c:	463b      	movge	r3, r7
 800988e:	2b00      	cmp	r3, #0
 8009890:	bfc2      	ittt	gt
 8009892:	eba9 0903 	subgt.w	r9, r9, r3
 8009896:	1aff      	subgt	r7, r7, r3
 8009898:	eba8 0803 	subgt.w	r8, r8, r3
 800989c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800989e:	b1bb      	cbz	r3, 80098d0 <_strtod_l+0x728>
 80098a0:	4629      	mov	r1, r5
 80098a2:	461a      	mov	r2, r3
 80098a4:	9804      	ldr	r0, [sp, #16]
 80098a6:	f7ff f8cf 	bl	8008a48 <__pow5mult>
 80098aa:	4605      	mov	r5, r0
 80098ac:	2800      	cmp	r0, #0
 80098ae:	f43f aec5 	beq.w	800963c <_strtod_l+0x494>
 80098b2:	4601      	mov	r1, r0
 80098b4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80098b6:	9804      	ldr	r0, [sp, #16]
 80098b8:	f7ff f839 	bl	800892e <__multiply>
 80098bc:	9008      	str	r0, [sp, #32]
 80098be:	2800      	cmp	r0, #0
 80098c0:	f43f aebc 	beq.w	800963c <_strtod_l+0x494>
 80098c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80098c6:	9804      	ldr	r0, [sp, #16]
 80098c8:	f7fe ff4a 	bl	8008760 <_Bfree>
 80098cc:	9b08      	ldr	r3, [sp, #32]
 80098ce:	931a      	str	r3, [sp, #104]	; 0x68
 80098d0:	f1b9 0f00 	cmp.w	r9, #0
 80098d4:	dc6f      	bgt.n	80099b6 <_strtod_l+0x80e>
 80098d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d175      	bne.n	80099c8 <_strtod_l+0x820>
 80098dc:	2f00      	cmp	r7, #0
 80098de:	dd08      	ble.n	80098f2 <_strtod_l+0x74a>
 80098e0:	463a      	mov	r2, r7
 80098e2:	9906      	ldr	r1, [sp, #24]
 80098e4:	9804      	ldr	r0, [sp, #16]
 80098e6:	f7ff f8fd 	bl	8008ae4 <__lshift>
 80098ea:	9006      	str	r0, [sp, #24]
 80098ec:	2800      	cmp	r0, #0
 80098ee:	f43f aea5 	beq.w	800963c <_strtod_l+0x494>
 80098f2:	f1b8 0f00 	cmp.w	r8, #0
 80098f6:	dd08      	ble.n	800990a <_strtod_l+0x762>
 80098f8:	4629      	mov	r1, r5
 80098fa:	4642      	mov	r2, r8
 80098fc:	9804      	ldr	r0, [sp, #16]
 80098fe:	f7ff f8f1 	bl	8008ae4 <__lshift>
 8009902:	4605      	mov	r5, r0
 8009904:	2800      	cmp	r0, #0
 8009906:	f43f ae99 	beq.w	800963c <_strtod_l+0x494>
 800990a:	9a06      	ldr	r2, [sp, #24]
 800990c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800990e:	9804      	ldr	r0, [sp, #16]
 8009910:	f7ff f953 	bl	8008bba <__mdiff>
 8009914:	4604      	mov	r4, r0
 8009916:	2800      	cmp	r0, #0
 8009918:	f43f ae90 	beq.w	800963c <_strtod_l+0x494>
 800991c:	68c3      	ldr	r3, [r0, #12]
 800991e:	9308      	str	r3, [sp, #32]
 8009920:	2300      	movs	r3, #0
 8009922:	60c3      	str	r3, [r0, #12]
 8009924:	4629      	mov	r1, r5
 8009926:	f7ff f92e 	bl	8008b86 <__mcmp>
 800992a:	2800      	cmp	r0, #0
 800992c:	da5a      	bge.n	80099e4 <_strtod_l+0x83c>
 800992e:	9b08      	ldr	r3, [sp, #32]
 8009930:	b9e3      	cbnz	r3, 800996c <_strtod_l+0x7c4>
 8009932:	f1ba 0f00 	cmp.w	sl, #0
 8009936:	d119      	bne.n	800996c <_strtod_l+0x7c4>
 8009938:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800993c:	b9b3      	cbnz	r3, 800996c <_strtod_l+0x7c4>
 800993e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009942:	0d1b      	lsrs	r3, r3, #20
 8009944:	051b      	lsls	r3, r3, #20
 8009946:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800994a:	d90f      	bls.n	800996c <_strtod_l+0x7c4>
 800994c:	6963      	ldr	r3, [r4, #20]
 800994e:	b913      	cbnz	r3, 8009956 <_strtod_l+0x7ae>
 8009950:	6923      	ldr	r3, [r4, #16]
 8009952:	2b01      	cmp	r3, #1
 8009954:	dd0a      	ble.n	800996c <_strtod_l+0x7c4>
 8009956:	4621      	mov	r1, r4
 8009958:	2201      	movs	r2, #1
 800995a:	9804      	ldr	r0, [sp, #16]
 800995c:	f7ff f8c2 	bl	8008ae4 <__lshift>
 8009960:	4629      	mov	r1, r5
 8009962:	4604      	mov	r4, r0
 8009964:	f7ff f90f 	bl	8008b86 <__mcmp>
 8009968:	2800      	cmp	r0, #0
 800996a:	dc6c      	bgt.n	8009a46 <_strtod_l+0x89e>
 800996c:	9b05      	ldr	r3, [sp, #20]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d176      	bne.n	8009a60 <_strtod_l+0x8b8>
 8009972:	e66e      	b.n	8009652 <_strtod_l+0x4aa>
 8009974:	07e2      	lsls	r2, r4, #31
 8009976:	d504      	bpl.n	8009982 <_strtod_l+0x7da>
 8009978:	e9d6 2300 	ldrd	r2, r3, [r6]
 800997c:	f7f6 fe58 	bl	8000630 <__aeabi_dmul>
 8009980:	2301      	movs	r3, #1
 8009982:	1064      	asrs	r4, r4, #1
 8009984:	3608      	adds	r6, #8
 8009986:	e6ec      	b.n	8009762 <_strtod_l+0x5ba>
 8009988:	f04f 32ff 	mov.w	r2, #4294967295
 800998c:	fa02 f303 	lsl.w	r3, r2, r3
 8009990:	ea03 0a0a 	and.w	sl, r3, sl
 8009994:	e705      	b.n	80097a2 <_strtod_l+0x5fa>
 8009996:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800999a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800999e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80099a2:	36e2      	adds	r6, #226	; 0xe2
 80099a4:	fa09 f606 	lsl.w	r6, r9, r6
 80099a8:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 80099ac:	e763      	b.n	8009876 <_strtod_l+0x6ce>
 80099ae:	2301      	movs	r3, #1
 80099b0:	2600      	movs	r6, #0
 80099b2:	9314      	str	r3, [sp, #80]	; 0x50
 80099b4:	e75f      	b.n	8009876 <_strtod_l+0x6ce>
 80099b6:	464a      	mov	r2, r9
 80099b8:	991a      	ldr	r1, [sp, #104]	; 0x68
 80099ba:	9804      	ldr	r0, [sp, #16]
 80099bc:	f7ff f892 	bl	8008ae4 <__lshift>
 80099c0:	901a      	str	r0, [sp, #104]	; 0x68
 80099c2:	2800      	cmp	r0, #0
 80099c4:	d187      	bne.n	80098d6 <_strtod_l+0x72e>
 80099c6:	e639      	b.n	800963c <_strtod_l+0x494>
 80099c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099ca:	9906      	ldr	r1, [sp, #24]
 80099cc:	9804      	ldr	r0, [sp, #16]
 80099ce:	f7ff f83b 	bl	8008a48 <__pow5mult>
 80099d2:	9006      	str	r0, [sp, #24]
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d181      	bne.n	80098dc <_strtod_l+0x734>
 80099d8:	e630      	b.n	800963c <_strtod_l+0x494>
 80099da:	bf00      	nop
 80099dc:	0800c938 	.word	0x0800c938
 80099e0:	fffffc02 	.word	0xfffffc02
 80099e4:	f040 8086 	bne.w	8009af4 <_strtod_l+0x94c>
 80099e8:	9a08      	ldr	r2, [sp, #32]
 80099ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099ee:	b332      	cbz	r2, 8009a3e <_strtod_l+0x896>
 80099f0:	4aad      	ldr	r2, [pc, #692]	; (8009ca8 <_strtod_l+0xb00>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	4659      	mov	r1, fp
 80099f6:	d152      	bne.n	8009a9e <_strtod_l+0x8f6>
 80099f8:	9b05      	ldr	r3, [sp, #20]
 80099fa:	4650      	mov	r0, sl
 80099fc:	b1d3      	cbz	r3, 8009a34 <_strtod_l+0x88c>
 80099fe:	4aab      	ldr	r2, [pc, #684]	; (8009cac <_strtod_l+0xb04>)
 8009a00:	400a      	ands	r2, r1
 8009a02:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009a06:	f04f 37ff 	mov.w	r7, #4294967295
 8009a0a:	d816      	bhi.n	8009a3a <_strtod_l+0x892>
 8009a0c:	0d12      	lsrs	r2, r2, #20
 8009a0e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009a12:	fa07 f303 	lsl.w	r3, r7, r3
 8009a16:	4283      	cmp	r3, r0
 8009a18:	d141      	bne.n	8009a9e <_strtod_l+0x8f6>
 8009a1a:	4aa5      	ldr	r2, [pc, #660]	; (8009cb0 <_strtod_l+0xb08>)
 8009a1c:	4291      	cmp	r1, r2
 8009a1e:	d102      	bne.n	8009a26 <_strtod_l+0x87e>
 8009a20:	3301      	adds	r3, #1
 8009a22:	f43f ae0b 	beq.w	800963c <_strtod_l+0x494>
 8009a26:	4ba1      	ldr	r3, [pc, #644]	; (8009cac <_strtod_l+0xb04>)
 8009a28:	400b      	ands	r3, r1
 8009a2a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009a2e:	f04f 0a00 	mov.w	sl, #0
 8009a32:	e79b      	b.n	800996c <_strtod_l+0x7c4>
 8009a34:	f04f 33ff 	mov.w	r3, #4294967295
 8009a38:	e7ed      	b.n	8009a16 <_strtod_l+0x86e>
 8009a3a:	463b      	mov	r3, r7
 8009a3c:	e7eb      	b.n	8009a16 <_strtod_l+0x86e>
 8009a3e:	bb73      	cbnz	r3, 8009a9e <_strtod_l+0x8f6>
 8009a40:	f1ba 0f00 	cmp.w	sl, #0
 8009a44:	d12b      	bne.n	8009a9e <_strtod_l+0x8f6>
 8009a46:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a4a:	9a05      	ldr	r2, [sp, #20]
 8009a4c:	0d1b      	lsrs	r3, r3, #20
 8009a4e:	051b      	lsls	r3, r3, #20
 8009a50:	b1e2      	cbz	r2, 8009a8c <_strtod_l+0x8e4>
 8009a52:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009a56:	dc19      	bgt.n	8009a8c <_strtod_l+0x8e4>
 8009a58:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8009a5c:	f77f ae5f 	ble.w	800971e <_strtod_l+0x576>
 8009a60:	4b94      	ldr	r3, [pc, #592]	; (8009cb4 <_strtod_l+0xb0c>)
 8009a62:	930d      	str	r3, [sp, #52]	; 0x34
 8009a64:	2300      	movs	r3, #0
 8009a66:	930c      	str	r3, [sp, #48]	; 0x30
 8009a68:	4650      	mov	r0, sl
 8009a6a:	4659      	mov	r1, fp
 8009a6c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009a70:	f7f6 fdde 	bl	8000630 <__aeabi_dmul>
 8009a74:	4682      	mov	sl, r0
 8009a76:	468b      	mov	fp, r1
 8009a78:	2900      	cmp	r1, #0
 8009a7a:	f47f adea 	bne.w	8009652 <_strtod_l+0x4aa>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f47f ade7 	bne.w	8009652 <_strtod_l+0x4aa>
 8009a84:	9a04      	ldr	r2, [sp, #16]
 8009a86:	2322      	movs	r3, #34	; 0x22
 8009a88:	6013      	str	r3, [r2, #0]
 8009a8a:	e5e2      	b.n	8009652 <_strtod_l+0x4aa>
 8009a8c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009a90:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009a94:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009a98:	f04f 3aff 	mov.w	sl, #4294967295
 8009a9c:	e766      	b.n	800996c <_strtod_l+0x7c4>
 8009a9e:	b19e      	cbz	r6, 8009ac8 <_strtod_l+0x920>
 8009aa0:	ea16 0f0b 	tst.w	r6, fp
 8009aa4:	f43f af62 	beq.w	800996c <_strtod_l+0x7c4>
 8009aa8:	9b08      	ldr	r3, [sp, #32]
 8009aaa:	9a05      	ldr	r2, [sp, #20]
 8009aac:	4650      	mov	r0, sl
 8009aae:	4659      	mov	r1, fp
 8009ab0:	b173      	cbz	r3, 8009ad0 <_strtod_l+0x928>
 8009ab2:	f7ff fb5a 	bl	800916a <sulp>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	460b      	mov	r3, r1
 8009aba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009abe:	f7f6 fc05 	bl	80002cc <__adddf3>
 8009ac2:	4682      	mov	sl, r0
 8009ac4:	468b      	mov	fp, r1
 8009ac6:	e751      	b.n	800996c <_strtod_l+0x7c4>
 8009ac8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009aca:	ea13 0f0a 	tst.w	r3, sl
 8009ace:	e7e9      	b.n	8009aa4 <_strtod_l+0x8fc>
 8009ad0:	f7ff fb4b 	bl	800916a <sulp>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009adc:	f7f6 fbf4 	bl	80002c8 <__aeabi_dsub>
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	4682      	mov	sl, r0
 8009ae6:	468b      	mov	fp, r1
 8009ae8:	f7f7 f80a 	bl	8000b00 <__aeabi_dcmpeq>
 8009aec:	2800      	cmp	r0, #0
 8009aee:	f47f ae16 	bne.w	800971e <_strtod_l+0x576>
 8009af2:	e73b      	b.n	800996c <_strtod_l+0x7c4>
 8009af4:	4629      	mov	r1, r5
 8009af6:	4620      	mov	r0, r4
 8009af8:	f7ff f983 	bl	8008e02 <__ratio>
 8009afc:	ec57 6b10 	vmov	r6, r7, d0
 8009b00:	2200      	movs	r2, #0
 8009b02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009b06:	ee10 0a10 	vmov	r0, s0
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f7 f80c 	bl	8000b28 <__aeabi_dcmple>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d074      	beq.n	8009bfe <_strtod_l+0xa56>
 8009b14:	9b08      	ldr	r3, [sp, #32]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d046      	beq.n	8009ba8 <_strtod_l+0xa00>
 8009b1a:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8009cb8 <_strtod_l+0xb10>
 8009b1e:	f04f 0800 	mov.w	r8, #0
 8009b22:	4f65      	ldr	r7, [pc, #404]	; (8009cb8 <_strtod_l+0xb10>)
 8009b24:	2600      	movs	r6, #0
 8009b26:	4b61      	ldr	r3, [pc, #388]	; (8009cac <_strtod_l+0xb04>)
 8009b28:	ea0b 0303 	and.w	r3, fp, r3
 8009b2c:	9314      	str	r3, [sp, #80]	; 0x50
 8009b2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b30:	4b62      	ldr	r3, [pc, #392]	; (8009cbc <_strtod_l+0xb14>)
 8009b32:	429a      	cmp	r2, r3
 8009b34:	f040 80ca 	bne.w	8009ccc <_strtod_l+0xb24>
 8009b38:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009b3c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009b40:	ec4b ab10 	vmov	d0, sl, fp
 8009b44:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009b48:	f7ff f896 	bl	8008c78 <__ulp>
 8009b4c:	4640      	mov	r0, r8
 8009b4e:	ec53 2b10 	vmov	r2, r3, d0
 8009b52:	4649      	mov	r1, r9
 8009b54:	f7f6 fd6c 	bl	8000630 <__aeabi_dmul>
 8009b58:	4652      	mov	r2, sl
 8009b5a:	465b      	mov	r3, fp
 8009b5c:	f7f6 fbb6 	bl	80002cc <__adddf3>
 8009b60:	4a52      	ldr	r2, [pc, #328]	; (8009cac <_strtod_l+0xb04>)
 8009b62:	4b57      	ldr	r3, [pc, #348]	; (8009cc0 <_strtod_l+0xb18>)
 8009b64:	400a      	ands	r2, r1
 8009b66:	429a      	cmp	r2, r3
 8009b68:	4682      	mov	sl, r0
 8009b6a:	d95c      	bls.n	8009c26 <_strtod_l+0xa7e>
 8009b6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b6e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d103      	bne.n	8009b7e <_strtod_l+0x9d6>
 8009b76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b78:	3301      	adds	r3, #1
 8009b7a:	f43f ad5f 	beq.w	800963c <_strtod_l+0x494>
 8009b7e:	f8df b130 	ldr.w	fp, [pc, #304]	; 8009cb0 <_strtod_l+0xb08>
 8009b82:	f04f 3aff 	mov.w	sl, #4294967295
 8009b86:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009b88:	9804      	ldr	r0, [sp, #16]
 8009b8a:	f7fe fde9 	bl	8008760 <_Bfree>
 8009b8e:	9906      	ldr	r1, [sp, #24]
 8009b90:	9804      	ldr	r0, [sp, #16]
 8009b92:	f7fe fde5 	bl	8008760 <_Bfree>
 8009b96:	4629      	mov	r1, r5
 8009b98:	9804      	ldr	r0, [sp, #16]
 8009b9a:	f7fe fde1 	bl	8008760 <_Bfree>
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	9804      	ldr	r0, [sp, #16]
 8009ba2:	f7fe fddd 	bl	8008760 <_Bfree>
 8009ba6:	e61c      	b.n	80097e2 <_strtod_l+0x63a>
 8009ba8:	f1ba 0f00 	cmp.w	sl, #0
 8009bac:	d118      	bne.n	8009be0 <_strtod_l+0xa38>
 8009bae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bb2:	b9e3      	cbnz	r3, 8009bee <_strtod_l+0xa46>
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	4b40      	ldr	r3, [pc, #256]	; (8009cb8 <_strtod_l+0xb10>)
 8009bb8:	4630      	mov	r0, r6
 8009bba:	4639      	mov	r1, r7
 8009bbc:	f7f6 ffaa 	bl	8000b14 <__aeabi_dcmplt>
 8009bc0:	b9d0      	cbnz	r0, 8009bf8 <_strtod_l+0xa50>
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	4639      	mov	r1, r7
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	4b3e      	ldr	r3, [pc, #248]	; (8009cc4 <_strtod_l+0xb1c>)
 8009bca:	f7f6 fd31 	bl	8000630 <__aeabi_dmul>
 8009bce:	4606      	mov	r6, r0
 8009bd0:	460f      	mov	r7, r1
 8009bd2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009bd6:	9616      	str	r6, [sp, #88]	; 0x58
 8009bd8:	9317      	str	r3, [sp, #92]	; 0x5c
 8009bda:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8009bde:	e7a2      	b.n	8009b26 <_strtod_l+0x97e>
 8009be0:	f1ba 0f01 	cmp.w	sl, #1
 8009be4:	d103      	bne.n	8009bee <_strtod_l+0xa46>
 8009be6:	f1bb 0f00 	cmp.w	fp, #0
 8009bea:	f43f ad98 	beq.w	800971e <_strtod_l+0x576>
 8009bee:	f04f 0800 	mov.w	r8, #0
 8009bf2:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8009cc8 <_strtod_l+0xb20>
 8009bf6:	e794      	b.n	8009b22 <_strtod_l+0x97a>
 8009bf8:	2600      	movs	r6, #0
 8009bfa:	4f32      	ldr	r7, [pc, #200]	; (8009cc4 <_strtod_l+0xb1c>)
 8009bfc:	e7e9      	b.n	8009bd2 <_strtod_l+0xa2a>
 8009bfe:	4b31      	ldr	r3, [pc, #196]	; (8009cc4 <_strtod_l+0xb1c>)
 8009c00:	4630      	mov	r0, r6
 8009c02:	4639      	mov	r1, r7
 8009c04:	2200      	movs	r2, #0
 8009c06:	f7f6 fd13 	bl	8000630 <__aeabi_dmul>
 8009c0a:	9b08      	ldr	r3, [sp, #32]
 8009c0c:	4606      	mov	r6, r0
 8009c0e:	460f      	mov	r7, r1
 8009c10:	b933      	cbnz	r3, 8009c20 <_strtod_l+0xa78>
 8009c12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c16:	9010      	str	r0, [sp, #64]	; 0x40
 8009c18:	9311      	str	r3, [sp, #68]	; 0x44
 8009c1a:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8009c1e:	e782      	b.n	8009b26 <_strtod_l+0x97e>
 8009c20:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009c24:	e7f9      	b.n	8009c1a <_strtod_l+0xa72>
 8009c26:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8009c2a:	9b05      	ldr	r3, [sp, #20]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1aa      	bne.n	8009b86 <_strtod_l+0x9de>
 8009c30:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009c34:	0d1b      	lsrs	r3, r3, #20
 8009c36:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c38:	051b      	lsls	r3, r3, #20
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	46d8      	mov	r8, fp
 8009c3e:	d1a2      	bne.n	8009b86 <_strtod_l+0x9de>
 8009c40:	4639      	mov	r1, r7
 8009c42:	4630      	mov	r0, r6
 8009c44:	f7f6 ffa4 	bl	8000b90 <__aeabi_d2iz>
 8009c48:	f7f6 fc8c 	bl	8000564 <__aeabi_i2d>
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4602      	mov	r2, r0
 8009c50:	4639      	mov	r1, r7
 8009c52:	4630      	mov	r0, r6
 8009c54:	f7f6 fb38 	bl	80002c8 <__aeabi_dsub>
 8009c58:	9b08      	ldr	r3, [sp, #32]
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	460f      	mov	r7, r1
 8009c5e:	b933      	cbnz	r3, 8009c6e <_strtod_l+0xac6>
 8009c60:	f1ba 0f00 	cmp.w	sl, #0
 8009c64:	d103      	bne.n	8009c6e <_strtod_l+0xac6>
 8009c66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d068      	beq.n	8009d40 <_strtod_l+0xb98>
 8009c6e:	a30a      	add	r3, pc, #40	; (adr r3, 8009c98 <_strtod_l+0xaf0>)
 8009c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c74:	4630      	mov	r0, r6
 8009c76:	4639      	mov	r1, r7
 8009c78:	f7f6 ff4c 	bl	8000b14 <__aeabi_dcmplt>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	f47f ace8 	bne.w	8009652 <_strtod_l+0x4aa>
 8009c82:	a307      	add	r3, pc, #28	; (adr r3, 8009ca0 <_strtod_l+0xaf8>)
 8009c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c88:	4630      	mov	r0, r6
 8009c8a:	4639      	mov	r1, r7
 8009c8c:	f7f6 ff60 	bl	8000b50 <__aeabi_dcmpgt>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	f43f af78 	beq.w	8009b86 <_strtod_l+0x9de>
 8009c96:	e4dc      	b.n	8009652 <_strtod_l+0x4aa>
 8009c98:	94a03595 	.word	0x94a03595
 8009c9c:	3fdfffff 	.word	0x3fdfffff
 8009ca0:	35afe535 	.word	0x35afe535
 8009ca4:	3fe00000 	.word	0x3fe00000
 8009ca8:	000fffff 	.word	0x000fffff
 8009cac:	7ff00000 	.word	0x7ff00000
 8009cb0:	7fefffff 	.word	0x7fefffff
 8009cb4:	39500000 	.word	0x39500000
 8009cb8:	3ff00000 	.word	0x3ff00000
 8009cbc:	7fe00000 	.word	0x7fe00000
 8009cc0:	7c9fffff 	.word	0x7c9fffff
 8009cc4:	3fe00000 	.word	0x3fe00000
 8009cc8:	bff00000 	.word	0xbff00000
 8009ccc:	9b05      	ldr	r3, [sp, #20]
 8009cce:	b31b      	cbz	r3, 8009d18 <_strtod_l+0xb70>
 8009cd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009cd2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009cd6:	d81f      	bhi.n	8009d18 <_strtod_l+0xb70>
 8009cd8:	a325      	add	r3, pc, #148	; (adr r3, 8009d70 <_strtod_l+0xbc8>)
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	4630      	mov	r0, r6
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	f7f6 ff21 	bl	8000b28 <__aeabi_dcmple>
 8009ce6:	b190      	cbz	r0, 8009d0e <_strtod_l+0xb66>
 8009ce8:	4639      	mov	r1, r7
 8009cea:	4630      	mov	r0, r6
 8009cec:	f7f6 ff78 	bl	8000be0 <__aeabi_d2uiz>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	bf08      	it	eq
 8009cf4:	2001      	moveq	r0, #1
 8009cf6:	f7f6 fc25 	bl	8000544 <__aeabi_ui2d>
 8009cfa:	9b08      	ldr	r3, [sp, #32]
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	460f      	mov	r7, r1
 8009d00:	b9db      	cbnz	r3, 8009d3a <_strtod_l+0xb92>
 8009d02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d06:	9012      	str	r0, [sp, #72]	; 0x48
 8009d08:	9313      	str	r3, [sp, #76]	; 0x4c
 8009d0a:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 8009d0e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d10:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 8009d14:	eba3 0902 	sub.w	r9, r3, r2
 8009d18:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009d1c:	f7fe ffac 	bl	8008c78 <__ulp>
 8009d20:	4640      	mov	r0, r8
 8009d22:	ec53 2b10 	vmov	r2, r3, d0
 8009d26:	4649      	mov	r1, r9
 8009d28:	f7f6 fc82 	bl	8000630 <__aeabi_dmul>
 8009d2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d30:	f7f6 facc 	bl	80002cc <__adddf3>
 8009d34:	4682      	mov	sl, r0
 8009d36:	468b      	mov	fp, r1
 8009d38:	e777      	b.n	8009c2a <_strtod_l+0xa82>
 8009d3a:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8009d3e:	e7e4      	b.n	8009d0a <_strtod_l+0xb62>
 8009d40:	a30d      	add	r3, pc, #52	; (adr r3, 8009d78 <_strtod_l+0xbd0>)
 8009d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d46:	f7f6 fee5 	bl	8000b14 <__aeabi_dcmplt>
 8009d4a:	e7a1      	b.n	8009c90 <_strtod_l+0xae8>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d50:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009d52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d54:	6013      	str	r3, [r2, #0]
 8009d56:	f7ff ba6b 	b.w	8009230 <_strtod_l+0x88>
 8009d5a:	2b65      	cmp	r3, #101	; 0x65
 8009d5c:	f04f 0200 	mov.w	r2, #0
 8009d60:	f43f abb6 	beq.w	80094d0 <_strtod_l+0x328>
 8009d64:	4615      	mov	r5, r2
 8009d66:	2101      	movs	r1, #1
 8009d68:	f7ff badc 	b.w	8009324 <_strtod_l+0x17c>
 8009d6c:	f3af 8000 	nop.w
 8009d70:	ffc00000 	.word	0xffc00000
 8009d74:	41dfffff 	.word	0x41dfffff
 8009d78:	94a03595 	.word	0x94a03595
 8009d7c:	3fcfffff 	.word	0x3fcfffff

08009d80 <_strtod_r>:
 8009d80:	4b05      	ldr	r3, [pc, #20]	; (8009d98 <_strtod_r+0x18>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	b410      	push	{r4}
 8009d86:	6a1b      	ldr	r3, [r3, #32]
 8009d88:	4c04      	ldr	r4, [pc, #16]	; (8009d9c <_strtod_r+0x1c>)
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	bf08      	it	eq
 8009d8e:	4623      	moveq	r3, r4
 8009d90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d94:	f7ff ba08 	b.w	80091a8 <_strtod_l>
 8009d98:	2000000c 	.word	0x2000000c
 8009d9c:	20000100 	.word	0x20000100

08009da0 <_strtol_l.isra.0>:
 8009da0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da4:	4680      	mov	r8, r0
 8009da6:	4689      	mov	r9, r1
 8009da8:	4692      	mov	sl, r2
 8009daa:	461f      	mov	r7, r3
 8009dac:	468b      	mov	fp, r1
 8009dae:	465d      	mov	r5, fp
 8009db0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009db2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009db6:	f7fe f9a1 	bl	80080fc <__locale_ctype_ptr_l>
 8009dba:	4420      	add	r0, r4
 8009dbc:	7846      	ldrb	r6, [r0, #1]
 8009dbe:	f016 0608 	ands.w	r6, r6, #8
 8009dc2:	d10b      	bne.n	8009ddc <_strtol_l.isra.0+0x3c>
 8009dc4:	2c2d      	cmp	r4, #45	; 0x2d
 8009dc6:	d10b      	bne.n	8009de0 <_strtol_l.isra.0+0x40>
 8009dc8:	782c      	ldrb	r4, [r5, #0]
 8009dca:	2601      	movs	r6, #1
 8009dcc:	f10b 0502 	add.w	r5, fp, #2
 8009dd0:	b167      	cbz	r7, 8009dec <_strtol_l.isra.0+0x4c>
 8009dd2:	2f10      	cmp	r7, #16
 8009dd4:	d114      	bne.n	8009e00 <_strtol_l.isra.0+0x60>
 8009dd6:	2c30      	cmp	r4, #48	; 0x30
 8009dd8:	d00a      	beq.n	8009df0 <_strtol_l.isra.0+0x50>
 8009dda:	e011      	b.n	8009e00 <_strtol_l.isra.0+0x60>
 8009ddc:	46ab      	mov	fp, r5
 8009dde:	e7e6      	b.n	8009dae <_strtol_l.isra.0+0xe>
 8009de0:	2c2b      	cmp	r4, #43	; 0x2b
 8009de2:	bf04      	itt	eq
 8009de4:	782c      	ldrbeq	r4, [r5, #0]
 8009de6:	f10b 0502 	addeq.w	r5, fp, #2
 8009dea:	e7f1      	b.n	8009dd0 <_strtol_l.isra.0+0x30>
 8009dec:	2c30      	cmp	r4, #48	; 0x30
 8009dee:	d127      	bne.n	8009e40 <_strtol_l.isra.0+0xa0>
 8009df0:	782b      	ldrb	r3, [r5, #0]
 8009df2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009df6:	2b58      	cmp	r3, #88	; 0x58
 8009df8:	d14b      	bne.n	8009e92 <_strtol_l.isra.0+0xf2>
 8009dfa:	786c      	ldrb	r4, [r5, #1]
 8009dfc:	2710      	movs	r7, #16
 8009dfe:	3502      	adds	r5, #2
 8009e00:	2e00      	cmp	r6, #0
 8009e02:	bf0c      	ite	eq
 8009e04:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009e08:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	fbb1 fef7 	udiv	lr, r1, r7
 8009e12:	4610      	mov	r0, r2
 8009e14:	fb07 1c1e 	mls	ip, r7, lr, r1
 8009e18:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009e1c:	2b09      	cmp	r3, #9
 8009e1e:	d811      	bhi.n	8009e44 <_strtol_l.isra.0+0xa4>
 8009e20:	461c      	mov	r4, r3
 8009e22:	42a7      	cmp	r7, r4
 8009e24:	dd1d      	ble.n	8009e62 <_strtol_l.isra.0+0xc2>
 8009e26:	1c53      	adds	r3, r2, #1
 8009e28:	d007      	beq.n	8009e3a <_strtol_l.isra.0+0x9a>
 8009e2a:	4586      	cmp	lr, r0
 8009e2c:	d316      	bcc.n	8009e5c <_strtol_l.isra.0+0xbc>
 8009e2e:	d101      	bne.n	8009e34 <_strtol_l.isra.0+0x94>
 8009e30:	45a4      	cmp	ip, r4
 8009e32:	db13      	blt.n	8009e5c <_strtol_l.isra.0+0xbc>
 8009e34:	fb00 4007 	mla	r0, r0, r7, r4
 8009e38:	2201      	movs	r2, #1
 8009e3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e3e:	e7eb      	b.n	8009e18 <_strtol_l.isra.0+0x78>
 8009e40:	270a      	movs	r7, #10
 8009e42:	e7dd      	b.n	8009e00 <_strtol_l.isra.0+0x60>
 8009e44:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009e48:	2b19      	cmp	r3, #25
 8009e4a:	d801      	bhi.n	8009e50 <_strtol_l.isra.0+0xb0>
 8009e4c:	3c37      	subs	r4, #55	; 0x37
 8009e4e:	e7e8      	b.n	8009e22 <_strtol_l.isra.0+0x82>
 8009e50:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009e54:	2b19      	cmp	r3, #25
 8009e56:	d804      	bhi.n	8009e62 <_strtol_l.isra.0+0xc2>
 8009e58:	3c57      	subs	r4, #87	; 0x57
 8009e5a:	e7e2      	b.n	8009e22 <_strtol_l.isra.0+0x82>
 8009e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e60:	e7eb      	b.n	8009e3a <_strtol_l.isra.0+0x9a>
 8009e62:	1c53      	adds	r3, r2, #1
 8009e64:	d108      	bne.n	8009e78 <_strtol_l.isra.0+0xd8>
 8009e66:	2322      	movs	r3, #34	; 0x22
 8009e68:	f8c8 3000 	str.w	r3, [r8]
 8009e6c:	4608      	mov	r0, r1
 8009e6e:	f1ba 0f00 	cmp.w	sl, #0
 8009e72:	d107      	bne.n	8009e84 <_strtol_l.isra.0+0xe4>
 8009e74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e78:	b106      	cbz	r6, 8009e7c <_strtol_l.isra.0+0xdc>
 8009e7a:	4240      	negs	r0, r0
 8009e7c:	f1ba 0f00 	cmp.w	sl, #0
 8009e80:	d00c      	beq.n	8009e9c <_strtol_l.isra.0+0xfc>
 8009e82:	b122      	cbz	r2, 8009e8e <_strtol_l.isra.0+0xee>
 8009e84:	3d01      	subs	r5, #1
 8009e86:	f8ca 5000 	str.w	r5, [sl]
 8009e8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e8e:	464d      	mov	r5, r9
 8009e90:	e7f9      	b.n	8009e86 <_strtol_l.isra.0+0xe6>
 8009e92:	2430      	movs	r4, #48	; 0x30
 8009e94:	2f00      	cmp	r7, #0
 8009e96:	d1b3      	bne.n	8009e00 <_strtol_l.isra.0+0x60>
 8009e98:	2708      	movs	r7, #8
 8009e9a:	e7b1      	b.n	8009e00 <_strtol_l.isra.0+0x60>
 8009e9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ea0 <_strtol_r>:
 8009ea0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ea2:	4c06      	ldr	r4, [pc, #24]	; (8009ebc <_strtol_r+0x1c>)
 8009ea4:	4d06      	ldr	r5, [pc, #24]	; (8009ec0 <_strtol_r+0x20>)
 8009ea6:	6824      	ldr	r4, [r4, #0]
 8009ea8:	6a24      	ldr	r4, [r4, #32]
 8009eaa:	2c00      	cmp	r4, #0
 8009eac:	bf08      	it	eq
 8009eae:	462c      	moveq	r4, r5
 8009eb0:	9400      	str	r4, [sp, #0]
 8009eb2:	f7ff ff75 	bl	8009da0 <_strtol_l.isra.0>
 8009eb6:	b003      	add	sp, #12
 8009eb8:	bd30      	pop	{r4, r5, pc}
 8009eba:	bf00      	nop
 8009ebc:	2000000c 	.word	0x2000000c
 8009ec0:	20000100 	.word	0x20000100

08009ec4 <_strtoll_l.isra.0>:
 8009ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	b087      	sub	sp, #28
 8009eca:	4688      	mov	r8, r1
 8009ecc:	9005      	str	r0, [sp, #20]
 8009ece:	4693      	mov	fp, r2
 8009ed0:	461f      	mov	r7, r3
 8009ed2:	4689      	mov	r9, r1
 8009ed4:	464d      	mov	r5, r9
 8009ed6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009ed8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009edc:	f7fe f90e 	bl	80080fc <__locale_ctype_ptr_l>
 8009ee0:	4420      	add	r0, r4
 8009ee2:	7846      	ldrb	r6, [r0, #1]
 8009ee4:	f016 0608 	ands.w	r6, r6, #8
 8009ee8:	d10b      	bne.n	8009f02 <_strtoll_l.isra.0+0x3e>
 8009eea:	2c2d      	cmp	r4, #45	; 0x2d
 8009eec:	d10b      	bne.n	8009f06 <_strtoll_l.isra.0+0x42>
 8009eee:	782c      	ldrb	r4, [r5, #0]
 8009ef0:	2601      	movs	r6, #1
 8009ef2:	f109 0502 	add.w	r5, r9, #2
 8009ef6:	b167      	cbz	r7, 8009f12 <_strtoll_l.isra.0+0x4e>
 8009ef8:	2f10      	cmp	r7, #16
 8009efa:	d114      	bne.n	8009f26 <_strtoll_l.isra.0+0x62>
 8009efc:	2c30      	cmp	r4, #48	; 0x30
 8009efe:	d00a      	beq.n	8009f16 <_strtoll_l.isra.0+0x52>
 8009f00:	e011      	b.n	8009f26 <_strtoll_l.isra.0+0x62>
 8009f02:	46a9      	mov	r9, r5
 8009f04:	e7e6      	b.n	8009ed4 <_strtoll_l.isra.0+0x10>
 8009f06:	2c2b      	cmp	r4, #43	; 0x2b
 8009f08:	bf04      	itt	eq
 8009f0a:	782c      	ldrbeq	r4, [r5, #0]
 8009f0c:	f109 0502 	addeq.w	r5, r9, #2
 8009f10:	e7f1      	b.n	8009ef6 <_strtoll_l.isra.0+0x32>
 8009f12:	2c30      	cmp	r4, #48	; 0x30
 8009f14:	d144      	bne.n	8009fa0 <_strtoll_l.isra.0+0xdc>
 8009f16:	782b      	ldrb	r3, [r5, #0]
 8009f18:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009f1c:	2b58      	cmp	r3, #88	; 0x58
 8009f1e:	d170      	bne.n	800a002 <_strtoll_l.isra.0+0x13e>
 8009f20:	786c      	ldrb	r4, [r5, #1]
 8009f22:	2710      	movs	r7, #16
 8009f24:	3502      	adds	r5, #2
 8009f26:	2e00      	cmp	r6, #0
 8009f28:	d03c      	beq.n	8009fa4 <_strtoll_l.isra.0+0xe0>
 8009f2a:	f04f 0a00 	mov.w	sl, #0
 8009f2e:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8009f32:	463a      	mov	r2, r7
 8009f34:	17fb      	asrs	r3, r7, #31
 8009f36:	4650      	mov	r0, sl
 8009f38:	4649      	mov	r1, r9
 8009f3a:	e9cd 2300 	strd	r2, r3, [sp]
 8009f3e:	f7f6 febf 	bl	8000cc0 <__aeabi_uldivmod>
 8009f42:	17fb      	asrs	r3, r7, #31
 8009f44:	9204      	str	r2, [sp, #16]
 8009f46:	4650      	mov	r0, sl
 8009f48:	463a      	mov	r2, r7
 8009f4a:	4649      	mov	r1, r9
 8009f4c:	f7f6 feb8 	bl	8000cc0 <__aeabi_uldivmod>
 8009f50:	2300      	movs	r3, #0
 8009f52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f56:	2000      	movs	r0, #0
 8009f58:	2100      	movs	r1, #0
 8009f5a:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8009f5e:	2a09      	cmp	r2, #9
 8009f60:	d825      	bhi.n	8009fae <_strtoll_l.isra.0+0xea>
 8009f62:	4614      	mov	r4, r2
 8009f64:	42a7      	cmp	r7, r4
 8009f66:	dd31      	ble.n	8009fcc <_strtoll_l.isra.0+0x108>
 8009f68:	1c5a      	adds	r2, r3, #1
 8009f6a:	d016      	beq.n	8009f9a <_strtoll_l.isra.0+0xd6>
 8009f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f70:	428b      	cmp	r3, r1
 8009f72:	bf08      	it	eq
 8009f74:	4282      	cmpeq	r2, r0
 8009f76:	d326      	bcc.n	8009fc6 <_strtoll_l.isra.0+0x102>
 8009f78:	d102      	bne.n	8009f80 <_strtoll_l.isra.0+0xbc>
 8009f7a:	9b04      	ldr	r3, [sp, #16]
 8009f7c:	42a3      	cmp	r3, r4
 8009f7e:	db22      	blt.n	8009fc6 <_strtoll_l.isra.0+0x102>
 8009f80:	9b00      	ldr	r3, [sp, #0]
 8009f82:	9a01      	ldr	r2, [sp, #4]
 8009f84:	434b      	muls	r3, r1
 8009f86:	fb00 3302 	mla	r3, r0, r2, r3
 8009f8a:	9a00      	ldr	r2, [sp, #0]
 8009f8c:	fba2 0100 	umull	r0, r1, r2, r0
 8009f90:	4419      	add	r1, r3
 8009f92:	1900      	adds	r0, r0, r4
 8009f94:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8009f98:	2301      	movs	r3, #1
 8009f9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f9e:	e7dc      	b.n	8009f5a <_strtoll_l.isra.0+0x96>
 8009fa0:	270a      	movs	r7, #10
 8009fa2:	e7c0      	b.n	8009f26 <_strtoll_l.isra.0+0x62>
 8009fa4:	f04f 3aff 	mov.w	sl, #4294967295
 8009fa8:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009fac:	e7c1      	b.n	8009f32 <_strtoll_l.isra.0+0x6e>
 8009fae:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8009fb2:	2a19      	cmp	r2, #25
 8009fb4:	d801      	bhi.n	8009fba <_strtoll_l.isra.0+0xf6>
 8009fb6:	3c37      	subs	r4, #55	; 0x37
 8009fb8:	e7d4      	b.n	8009f64 <_strtoll_l.isra.0+0xa0>
 8009fba:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8009fbe:	2a19      	cmp	r2, #25
 8009fc0:	d804      	bhi.n	8009fcc <_strtoll_l.isra.0+0x108>
 8009fc2:	3c57      	subs	r4, #87	; 0x57
 8009fc4:	e7ce      	b.n	8009f64 <_strtoll_l.isra.0+0xa0>
 8009fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8009fca:	e7e6      	b.n	8009f9a <_strtoll_l.isra.0+0xd6>
 8009fcc:	1c5a      	adds	r2, r3, #1
 8009fce:	d10a      	bne.n	8009fe6 <_strtoll_l.isra.0+0x122>
 8009fd0:	9a05      	ldr	r2, [sp, #20]
 8009fd2:	2322      	movs	r3, #34	; 0x22
 8009fd4:	6013      	str	r3, [r2, #0]
 8009fd6:	4650      	mov	r0, sl
 8009fd8:	4649      	mov	r1, r9
 8009fda:	f1bb 0f00 	cmp.w	fp, #0
 8009fde:	d10a      	bne.n	8009ff6 <_strtoll_l.isra.0+0x132>
 8009fe0:	b007      	add	sp, #28
 8009fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fe6:	b116      	cbz	r6, 8009fee <_strtoll_l.isra.0+0x12a>
 8009fe8:	4240      	negs	r0, r0
 8009fea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009fee:	f1bb 0f00 	cmp.w	fp, #0
 8009ff2:	d0f5      	beq.n	8009fe0 <_strtoll_l.isra.0+0x11c>
 8009ff4:	b11b      	cbz	r3, 8009ffe <_strtoll_l.isra.0+0x13a>
 8009ff6:	3d01      	subs	r5, #1
 8009ff8:	f8cb 5000 	str.w	r5, [fp]
 8009ffc:	e7f0      	b.n	8009fe0 <_strtoll_l.isra.0+0x11c>
 8009ffe:	4645      	mov	r5, r8
 800a000:	e7fa      	b.n	8009ff8 <_strtoll_l.isra.0+0x134>
 800a002:	2430      	movs	r4, #48	; 0x30
 800a004:	2f00      	cmp	r7, #0
 800a006:	d18e      	bne.n	8009f26 <_strtoll_l.isra.0+0x62>
 800a008:	2708      	movs	r7, #8
 800a00a:	e78c      	b.n	8009f26 <_strtoll_l.isra.0+0x62>

0800a00c <_strtoll_r>:
 800a00c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a00e:	4c06      	ldr	r4, [pc, #24]	; (800a028 <_strtoll_r+0x1c>)
 800a010:	4d06      	ldr	r5, [pc, #24]	; (800a02c <_strtoll_r+0x20>)
 800a012:	6824      	ldr	r4, [r4, #0]
 800a014:	6a24      	ldr	r4, [r4, #32]
 800a016:	2c00      	cmp	r4, #0
 800a018:	bf08      	it	eq
 800a01a:	462c      	moveq	r4, r5
 800a01c:	9400      	str	r4, [sp, #0]
 800a01e:	f7ff ff51 	bl	8009ec4 <_strtoll_l.isra.0>
 800a022:	b003      	add	sp, #12
 800a024:	bd30      	pop	{r4, r5, pc}
 800a026:	bf00      	nop
 800a028:	2000000c 	.word	0x2000000c
 800a02c:	20000100 	.word	0x20000100

0800a030 <_strtoul_l.isra.0>:
 800a030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a034:	4680      	mov	r8, r0
 800a036:	4689      	mov	r9, r1
 800a038:	4692      	mov	sl, r2
 800a03a:	461e      	mov	r6, r3
 800a03c:	460f      	mov	r7, r1
 800a03e:	463d      	mov	r5, r7
 800a040:	9808      	ldr	r0, [sp, #32]
 800a042:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a046:	f7fe f859 	bl	80080fc <__locale_ctype_ptr_l>
 800a04a:	4420      	add	r0, r4
 800a04c:	7843      	ldrb	r3, [r0, #1]
 800a04e:	f013 0308 	ands.w	r3, r3, #8
 800a052:	d10a      	bne.n	800a06a <_strtoul_l.isra.0+0x3a>
 800a054:	2c2d      	cmp	r4, #45	; 0x2d
 800a056:	d10a      	bne.n	800a06e <_strtoul_l.isra.0+0x3e>
 800a058:	782c      	ldrb	r4, [r5, #0]
 800a05a:	2301      	movs	r3, #1
 800a05c:	1cbd      	adds	r5, r7, #2
 800a05e:	b15e      	cbz	r6, 800a078 <_strtoul_l.isra.0+0x48>
 800a060:	2e10      	cmp	r6, #16
 800a062:	d113      	bne.n	800a08c <_strtoul_l.isra.0+0x5c>
 800a064:	2c30      	cmp	r4, #48	; 0x30
 800a066:	d009      	beq.n	800a07c <_strtoul_l.isra.0+0x4c>
 800a068:	e010      	b.n	800a08c <_strtoul_l.isra.0+0x5c>
 800a06a:	462f      	mov	r7, r5
 800a06c:	e7e7      	b.n	800a03e <_strtoul_l.isra.0+0xe>
 800a06e:	2c2b      	cmp	r4, #43	; 0x2b
 800a070:	bf04      	itt	eq
 800a072:	782c      	ldrbeq	r4, [r5, #0]
 800a074:	1cbd      	addeq	r5, r7, #2
 800a076:	e7f2      	b.n	800a05e <_strtoul_l.isra.0+0x2e>
 800a078:	2c30      	cmp	r4, #48	; 0x30
 800a07a:	d125      	bne.n	800a0c8 <_strtoul_l.isra.0+0x98>
 800a07c:	782a      	ldrb	r2, [r5, #0]
 800a07e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a082:	2a58      	cmp	r2, #88	; 0x58
 800a084:	d14a      	bne.n	800a11c <_strtoul_l.isra.0+0xec>
 800a086:	786c      	ldrb	r4, [r5, #1]
 800a088:	2610      	movs	r6, #16
 800a08a:	3502      	adds	r5, #2
 800a08c:	f04f 31ff 	mov.w	r1, #4294967295
 800a090:	2700      	movs	r7, #0
 800a092:	fbb1 f1f6 	udiv	r1, r1, r6
 800a096:	fb06 fe01 	mul.w	lr, r6, r1
 800a09a:	ea6f 0e0e 	mvn.w	lr, lr
 800a09e:	4638      	mov	r0, r7
 800a0a0:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800a0a4:	2a09      	cmp	r2, #9
 800a0a6:	d811      	bhi.n	800a0cc <_strtoul_l.isra.0+0x9c>
 800a0a8:	4614      	mov	r4, r2
 800a0aa:	42a6      	cmp	r6, r4
 800a0ac:	dd1d      	ble.n	800a0ea <_strtoul_l.isra.0+0xba>
 800a0ae:	2f00      	cmp	r7, #0
 800a0b0:	db18      	blt.n	800a0e4 <_strtoul_l.isra.0+0xb4>
 800a0b2:	4281      	cmp	r1, r0
 800a0b4:	d316      	bcc.n	800a0e4 <_strtoul_l.isra.0+0xb4>
 800a0b6:	d101      	bne.n	800a0bc <_strtoul_l.isra.0+0x8c>
 800a0b8:	45a6      	cmp	lr, r4
 800a0ba:	db13      	blt.n	800a0e4 <_strtoul_l.isra.0+0xb4>
 800a0bc:	fb00 4006 	mla	r0, r0, r6, r4
 800a0c0:	2701      	movs	r7, #1
 800a0c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0c6:	e7eb      	b.n	800a0a0 <_strtoul_l.isra.0+0x70>
 800a0c8:	260a      	movs	r6, #10
 800a0ca:	e7df      	b.n	800a08c <_strtoul_l.isra.0+0x5c>
 800a0cc:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800a0d0:	2a19      	cmp	r2, #25
 800a0d2:	d801      	bhi.n	800a0d8 <_strtoul_l.isra.0+0xa8>
 800a0d4:	3c37      	subs	r4, #55	; 0x37
 800a0d6:	e7e8      	b.n	800a0aa <_strtoul_l.isra.0+0x7a>
 800a0d8:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800a0dc:	2a19      	cmp	r2, #25
 800a0de:	d804      	bhi.n	800a0ea <_strtoul_l.isra.0+0xba>
 800a0e0:	3c57      	subs	r4, #87	; 0x57
 800a0e2:	e7e2      	b.n	800a0aa <_strtoul_l.isra.0+0x7a>
 800a0e4:	f04f 37ff 	mov.w	r7, #4294967295
 800a0e8:	e7eb      	b.n	800a0c2 <_strtoul_l.isra.0+0x92>
 800a0ea:	2f00      	cmp	r7, #0
 800a0ec:	da09      	bge.n	800a102 <_strtoul_l.isra.0+0xd2>
 800a0ee:	2322      	movs	r3, #34	; 0x22
 800a0f0:	f8c8 3000 	str.w	r3, [r8]
 800a0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f8:	f1ba 0f00 	cmp.w	sl, #0
 800a0fc:	d107      	bne.n	800a10e <_strtoul_l.isra.0+0xde>
 800a0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a102:	b103      	cbz	r3, 800a106 <_strtoul_l.isra.0+0xd6>
 800a104:	4240      	negs	r0, r0
 800a106:	f1ba 0f00 	cmp.w	sl, #0
 800a10a:	d00c      	beq.n	800a126 <_strtoul_l.isra.0+0xf6>
 800a10c:	b127      	cbz	r7, 800a118 <_strtoul_l.isra.0+0xe8>
 800a10e:	3d01      	subs	r5, #1
 800a110:	f8ca 5000 	str.w	r5, [sl]
 800a114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a118:	464d      	mov	r5, r9
 800a11a:	e7f9      	b.n	800a110 <_strtoul_l.isra.0+0xe0>
 800a11c:	2430      	movs	r4, #48	; 0x30
 800a11e:	2e00      	cmp	r6, #0
 800a120:	d1b4      	bne.n	800a08c <_strtoul_l.isra.0+0x5c>
 800a122:	2608      	movs	r6, #8
 800a124:	e7b2      	b.n	800a08c <_strtoul_l.isra.0+0x5c>
 800a126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800a12c <_strtoul_r>:
 800a12c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a12e:	4c06      	ldr	r4, [pc, #24]	; (800a148 <_strtoul_r+0x1c>)
 800a130:	4d06      	ldr	r5, [pc, #24]	; (800a14c <_strtoul_r+0x20>)
 800a132:	6824      	ldr	r4, [r4, #0]
 800a134:	6a24      	ldr	r4, [r4, #32]
 800a136:	2c00      	cmp	r4, #0
 800a138:	bf08      	it	eq
 800a13a:	462c      	moveq	r4, r5
 800a13c:	9400      	str	r4, [sp, #0]
 800a13e:	f7ff ff77 	bl	800a030 <_strtoul_l.isra.0>
 800a142:	b003      	add	sp, #12
 800a144:	bd30      	pop	{r4, r5, pc}
 800a146:	bf00      	nop
 800a148:	2000000c 	.word	0x2000000c
 800a14c:	20000100 	.word	0x20000100

0800a150 <_strtoull_l.isra.0>:
 800a150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a154:	b085      	sub	sp, #20
 800a156:	4688      	mov	r8, r1
 800a158:	9003      	str	r0, [sp, #12]
 800a15a:	4691      	mov	r9, r2
 800a15c:	461f      	mov	r7, r3
 800a15e:	468b      	mov	fp, r1
 800a160:	465d      	mov	r5, fp
 800a162:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a164:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a168:	f7fd ffc8 	bl	80080fc <__locale_ctype_ptr_l>
 800a16c:	4420      	add	r0, r4
 800a16e:	7846      	ldrb	r6, [r0, #1]
 800a170:	f016 0608 	ands.w	r6, r6, #8
 800a174:	d10b      	bne.n	800a18e <_strtoull_l.isra.0+0x3e>
 800a176:	2c2d      	cmp	r4, #45	; 0x2d
 800a178:	d10b      	bne.n	800a192 <_strtoull_l.isra.0+0x42>
 800a17a:	782c      	ldrb	r4, [r5, #0]
 800a17c:	2601      	movs	r6, #1
 800a17e:	f10b 0502 	add.w	r5, fp, #2
 800a182:	b167      	cbz	r7, 800a19e <_strtoull_l.isra.0+0x4e>
 800a184:	2f10      	cmp	r7, #16
 800a186:	d114      	bne.n	800a1b2 <_strtoull_l.isra.0+0x62>
 800a188:	2c30      	cmp	r4, #48	; 0x30
 800a18a:	d00a      	beq.n	800a1a2 <_strtoull_l.isra.0+0x52>
 800a18c:	e011      	b.n	800a1b2 <_strtoull_l.isra.0+0x62>
 800a18e:	46ab      	mov	fp, r5
 800a190:	e7e6      	b.n	800a160 <_strtoull_l.isra.0+0x10>
 800a192:	2c2b      	cmp	r4, #43	; 0x2b
 800a194:	bf04      	itt	eq
 800a196:	782c      	ldrbeq	r4, [r5, #0]
 800a198:	f10b 0502 	addeq.w	r5, fp, #2
 800a19c:	e7f1      	b.n	800a182 <_strtoull_l.isra.0+0x32>
 800a19e:	2c30      	cmp	r4, #48	; 0x30
 800a1a0:	d141      	bne.n	800a226 <_strtoull_l.isra.0+0xd6>
 800a1a2:	782b      	ldrb	r3, [r5, #0]
 800a1a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a1a8:	2b58      	cmp	r3, #88	; 0x58
 800a1aa:	d16c      	bne.n	800a286 <_strtoull_l.isra.0+0x136>
 800a1ac:	786c      	ldrb	r4, [r5, #1]
 800a1ae:	2710      	movs	r7, #16
 800a1b0:	3502      	adds	r5, #2
 800a1b2:	ea4f 7be7 	mov.w	fp, r7, asr #31
 800a1b6:	463a      	mov	r2, r7
 800a1b8:	465b      	mov	r3, fp
 800a1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a1be:	f04f 31ff 	mov.w	r1, #4294967295
 800a1c2:	f7f6 fd7d 	bl	8000cc0 <__aeabi_uldivmod>
 800a1c6:	463a      	mov	r2, r7
 800a1c8:	e9cd 0100 	strd	r0, r1, [sp]
 800a1cc:	465b      	mov	r3, fp
 800a1ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a1d2:	f04f 31ff 	mov.w	r1, #4294967295
 800a1d6:	f7f6 fd73 	bl	8000cc0 <__aeabi_uldivmod>
 800a1da:	46ba      	mov	sl, r7
 800a1dc:	4694      	mov	ip, r2
 800a1de:	2300      	movs	r3, #0
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a1e8:	f1be 0f09 	cmp.w	lr, #9
 800a1ec:	d81d      	bhi.n	800a22a <_strtoull_l.isra.0+0xda>
 800a1ee:	4674      	mov	r4, lr
 800a1f0:	42a7      	cmp	r7, r4
 800a1f2:	dd2b      	ble.n	800a24c <_strtoull_l.isra.0+0xfc>
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	db26      	blt.n	800a246 <_strtoull_l.isra.0+0xf6>
 800a1f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1fc:	428b      	cmp	r3, r1
 800a1fe:	bf08      	it	eq
 800a200:	4282      	cmpeq	r2, r0
 800a202:	d320      	bcc.n	800a246 <_strtoull_l.isra.0+0xf6>
 800a204:	d101      	bne.n	800a20a <_strtoull_l.isra.0+0xba>
 800a206:	45a4      	cmp	ip, r4
 800a208:	db1d      	blt.n	800a246 <_strtoull_l.isra.0+0xf6>
 800a20a:	fb0a f301 	mul.w	r3, sl, r1
 800a20e:	fb00 330b 	mla	r3, r0, fp, r3
 800a212:	fbaa 0100 	umull	r0, r1, sl, r0
 800a216:	4419      	add	r1, r3
 800a218:	1900      	adds	r0, r0, r4
 800a21a:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800a21e:	2301      	movs	r3, #1
 800a220:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a224:	e7de      	b.n	800a1e4 <_strtoull_l.isra.0+0x94>
 800a226:	270a      	movs	r7, #10
 800a228:	e7c3      	b.n	800a1b2 <_strtoull_l.isra.0+0x62>
 800a22a:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a22e:	f1be 0f19 	cmp.w	lr, #25
 800a232:	d801      	bhi.n	800a238 <_strtoull_l.isra.0+0xe8>
 800a234:	3c37      	subs	r4, #55	; 0x37
 800a236:	e7db      	b.n	800a1f0 <_strtoull_l.isra.0+0xa0>
 800a238:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a23c:	f1be 0f19 	cmp.w	lr, #25
 800a240:	d804      	bhi.n	800a24c <_strtoull_l.isra.0+0xfc>
 800a242:	3c57      	subs	r4, #87	; 0x57
 800a244:	e7d4      	b.n	800a1f0 <_strtoull_l.isra.0+0xa0>
 800a246:	f04f 33ff 	mov.w	r3, #4294967295
 800a24a:	e7e9      	b.n	800a220 <_strtoull_l.isra.0+0xd0>
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	da0c      	bge.n	800a26a <_strtoull_l.isra.0+0x11a>
 800a250:	9a03      	ldr	r2, [sp, #12]
 800a252:	2322      	movs	r3, #34	; 0x22
 800a254:	6013      	str	r3, [r2, #0]
 800a256:	f04f 30ff 	mov.w	r0, #4294967295
 800a25a:	f04f 31ff 	mov.w	r1, #4294967295
 800a25e:	f1b9 0f00 	cmp.w	r9, #0
 800a262:	d10a      	bne.n	800a27a <_strtoull_l.isra.0+0x12a>
 800a264:	b005      	add	sp, #20
 800a266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26a:	b116      	cbz	r6, 800a272 <_strtoull_l.isra.0+0x122>
 800a26c:	4240      	negs	r0, r0
 800a26e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a272:	f1b9 0f00 	cmp.w	r9, #0
 800a276:	d0f5      	beq.n	800a264 <_strtoull_l.isra.0+0x114>
 800a278:	b11b      	cbz	r3, 800a282 <_strtoull_l.isra.0+0x132>
 800a27a:	3d01      	subs	r5, #1
 800a27c:	f8c9 5000 	str.w	r5, [r9]
 800a280:	e7f0      	b.n	800a264 <_strtoull_l.isra.0+0x114>
 800a282:	4645      	mov	r5, r8
 800a284:	e7fa      	b.n	800a27c <_strtoull_l.isra.0+0x12c>
 800a286:	2430      	movs	r4, #48	; 0x30
 800a288:	2f00      	cmp	r7, #0
 800a28a:	d192      	bne.n	800a1b2 <_strtoull_l.isra.0+0x62>
 800a28c:	2708      	movs	r7, #8
 800a28e:	e790      	b.n	800a1b2 <_strtoull_l.isra.0+0x62>

0800a290 <_strtoull_r>:
 800a290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a292:	4c06      	ldr	r4, [pc, #24]	; (800a2ac <_strtoull_r+0x1c>)
 800a294:	4d06      	ldr	r5, [pc, #24]	; (800a2b0 <_strtoull_r+0x20>)
 800a296:	6824      	ldr	r4, [r4, #0]
 800a298:	6a24      	ldr	r4, [r4, #32]
 800a29a:	2c00      	cmp	r4, #0
 800a29c:	bf08      	it	eq
 800a29e:	462c      	moveq	r4, r5
 800a2a0:	9400      	str	r4, [sp, #0]
 800a2a2:	f7ff ff55 	bl	800a150 <_strtoull_l.isra.0>
 800a2a6:	b003      	add	sp, #12
 800a2a8:	bd30      	pop	{r4, r5, pc}
 800a2aa:	bf00      	nop
 800a2ac:	2000000c 	.word	0x2000000c
 800a2b0:	20000100 	.word	0x20000100
 800a2b4:	00000000 	.word	0x00000000

0800a2b8 <_svfprintf_r>:
 800a2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2bc:	b0bd      	sub	sp, #244	; 0xf4
 800a2be:	468a      	mov	sl, r1
 800a2c0:	4615      	mov	r5, r2
 800a2c2:	461f      	mov	r7, r3
 800a2c4:	4683      	mov	fp, r0
 800a2c6:	f7fd ff2d 	bl	8008124 <_localeconv_r>
 800a2ca:	6803      	ldr	r3, [r0, #0]
 800a2cc:	930d      	str	r3, [sp, #52]	; 0x34
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7f5 ffee 	bl	80002b0 <strlen>
 800a2d4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a2d8:	9008      	str	r0, [sp, #32]
 800a2da:	061b      	lsls	r3, r3, #24
 800a2dc:	d518      	bpl.n	800a310 <_svfprintf_r+0x58>
 800a2de:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a2e2:	b9ab      	cbnz	r3, 800a310 <_svfprintf_r+0x58>
 800a2e4:	2140      	movs	r1, #64	; 0x40
 800a2e6:	4658      	mov	r0, fp
 800a2e8:	f7fd ffa2 	bl	8008230 <_malloc_r>
 800a2ec:	f8ca 0000 	str.w	r0, [sl]
 800a2f0:	f8ca 0010 	str.w	r0, [sl, #16]
 800a2f4:	b948      	cbnz	r0, 800a30a <_svfprintf_r+0x52>
 800a2f6:	230c      	movs	r3, #12
 800a2f8:	f8cb 3000 	str.w	r3, [fp]
 800a2fc:	f04f 33ff 	mov.w	r3, #4294967295
 800a300:	9309      	str	r3, [sp, #36]	; 0x24
 800a302:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a304:	b03d      	add	sp, #244	; 0xf4
 800a306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30a:	2340      	movs	r3, #64	; 0x40
 800a30c:	f8ca 3014 	str.w	r3, [sl, #20]
 800a310:	ed9f 7b99 	vldr	d7, [pc, #612]	; 800a578 <_svfprintf_r+0x2c0>
 800a314:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a318:	2300      	movs	r3, #0
 800a31a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a31c:	941f      	str	r4, [sp, #124]	; 0x7c
 800a31e:	9321      	str	r3, [sp, #132]	; 0x84
 800a320:	9320      	str	r3, [sp, #128]	; 0x80
 800a322:	9505      	str	r5, [sp, #20]
 800a324:	9303      	str	r3, [sp, #12]
 800a326:	9311      	str	r3, [sp, #68]	; 0x44
 800a328:	9310      	str	r3, [sp, #64]	; 0x40
 800a32a:	9309      	str	r3, [sp, #36]	; 0x24
 800a32c:	9d05      	ldr	r5, [sp, #20]
 800a32e:	462b      	mov	r3, r5
 800a330:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a334:	b112      	cbz	r2, 800a33c <_svfprintf_r+0x84>
 800a336:	2a25      	cmp	r2, #37	; 0x25
 800a338:	f040 8083 	bne.w	800a442 <_svfprintf_r+0x18a>
 800a33c:	9b05      	ldr	r3, [sp, #20]
 800a33e:	1aee      	subs	r6, r5, r3
 800a340:	d00d      	beq.n	800a35e <_svfprintf_r+0xa6>
 800a342:	e884 0048 	stmia.w	r4, {r3, r6}
 800a346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a348:	4433      	add	r3, r6
 800a34a:	9321      	str	r3, [sp, #132]	; 0x84
 800a34c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a34e:	3301      	adds	r3, #1
 800a350:	2b07      	cmp	r3, #7
 800a352:	9320      	str	r3, [sp, #128]	; 0x80
 800a354:	dc77      	bgt.n	800a446 <_svfprintf_r+0x18e>
 800a356:	3408      	adds	r4, #8
 800a358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a35a:	4433      	add	r3, r6
 800a35c:	9309      	str	r3, [sp, #36]	; 0x24
 800a35e:	782b      	ldrb	r3, [r5, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	f000 8729 	beq.w	800b1b8 <_svfprintf_r+0xf00>
 800a366:	2300      	movs	r3, #0
 800a368:	1c69      	adds	r1, r5, #1
 800a36a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a36e:	461a      	mov	r2, r3
 800a370:	f04f 39ff 	mov.w	r9, #4294967295
 800a374:	930a      	str	r3, [sp, #40]	; 0x28
 800a376:	461d      	mov	r5, r3
 800a378:	200a      	movs	r0, #10
 800a37a:	1c4e      	adds	r6, r1, #1
 800a37c:	7809      	ldrb	r1, [r1, #0]
 800a37e:	9605      	str	r6, [sp, #20]
 800a380:	9102      	str	r1, [sp, #8]
 800a382:	9902      	ldr	r1, [sp, #8]
 800a384:	3920      	subs	r1, #32
 800a386:	2958      	cmp	r1, #88	; 0x58
 800a388:	f200 8418 	bhi.w	800abbc <_svfprintf_r+0x904>
 800a38c:	e8df f011 	tbh	[pc, r1, lsl #1]
 800a390:	041600a6 	.word	0x041600a6
 800a394:	00ab0416 	.word	0x00ab0416
 800a398:	04160416 	.word	0x04160416
 800a39c:	04160416 	.word	0x04160416
 800a3a0:	04160416 	.word	0x04160416
 800a3a4:	006500ae 	.word	0x006500ae
 800a3a8:	00b70416 	.word	0x00b70416
 800a3ac:	041600ba 	.word	0x041600ba
 800a3b0:	00da00d7 	.word	0x00da00d7
 800a3b4:	00da00da 	.word	0x00da00da
 800a3b8:	00da00da 	.word	0x00da00da
 800a3bc:	00da00da 	.word	0x00da00da
 800a3c0:	00da00da 	.word	0x00da00da
 800a3c4:	04160416 	.word	0x04160416
 800a3c8:	04160416 	.word	0x04160416
 800a3cc:	04160416 	.word	0x04160416
 800a3d0:	04160416 	.word	0x04160416
 800a3d4:	04160416 	.word	0x04160416
 800a3d8:	012b0115 	.word	0x012b0115
 800a3dc:	012b0416 	.word	0x012b0416
 800a3e0:	04160416 	.word	0x04160416
 800a3e4:	04160416 	.word	0x04160416
 800a3e8:	041600ed 	.word	0x041600ed
 800a3ec:	03400416 	.word	0x03400416
 800a3f0:	04160416 	.word	0x04160416
 800a3f4:	04160416 	.word	0x04160416
 800a3f8:	03a80416 	.word	0x03a80416
 800a3fc:	04160416 	.word	0x04160416
 800a400:	04160086 	.word	0x04160086
 800a404:	04160416 	.word	0x04160416
 800a408:	04160416 	.word	0x04160416
 800a40c:	04160416 	.word	0x04160416
 800a410:	04160416 	.word	0x04160416
 800a414:	01070416 	.word	0x01070416
 800a418:	012b006b 	.word	0x012b006b
 800a41c:	012b012b 	.word	0x012b012b
 800a420:	006b00f0 	.word	0x006b00f0
 800a424:	04160416 	.word	0x04160416
 800a428:	041600fa 	.word	0x041600fa
 800a42c:	03420322 	.word	0x03420322
 800a430:	01010376 	.word	0x01010376
 800a434:	03870416 	.word	0x03870416
 800a438:	03aa0416 	.word	0x03aa0416
 800a43c:	04160416 	.word	0x04160416
 800a440:	03c2      	.short	0x03c2
 800a442:	461d      	mov	r5, r3
 800a444:	e773      	b.n	800a32e <_svfprintf_r+0x76>
 800a446:	aa1f      	add	r2, sp, #124	; 0x7c
 800a448:	4651      	mov	r1, sl
 800a44a:	4658      	mov	r0, fp
 800a44c:	f001 ffaa 	bl	800c3a4 <__ssprint_r>
 800a450:	2800      	cmp	r0, #0
 800a452:	f040 8692 	bne.w	800b17a <_svfprintf_r+0xec2>
 800a456:	ac2c      	add	r4, sp, #176	; 0xb0
 800a458:	e77e      	b.n	800a358 <_svfprintf_r+0xa0>
 800a45a:	2301      	movs	r3, #1
 800a45c:	222b      	movs	r2, #43	; 0x2b
 800a45e:	9905      	ldr	r1, [sp, #20]
 800a460:	e78b      	b.n	800a37a <_svfprintf_r+0xc2>
 800a462:	460f      	mov	r7, r1
 800a464:	e7fb      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a466:	b10b      	cbz	r3, 800a46c <_svfprintf_r+0x1b4>
 800a468:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a46c:	06ae      	lsls	r6, r5, #26
 800a46e:	f140 80aa 	bpl.w	800a5c6 <_svfprintf_r+0x30e>
 800a472:	3707      	adds	r7, #7
 800a474:	f027 0707 	bic.w	r7, r7, #7
 800a478:	f107 0308 	add.w	r3, r7, #8
 800a47c:	e9d7 6700 	ldrd	r6, r7, [r7]
 800a480:	9304      	str	r3, [sp, #16]
 800a482:	2e00      	cmp	r6, #0
 800a484:	f177 0300 	sbcs.w	r3, r7, #0
 800a488:	da06      	bge.n	800a498 <_svfprintf_r+0x1e0>
 800a48a:	4276      	negs	r6, r6
 800a48c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800a490:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a494:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a498:	2301      	movs	r3, #1
 800a49a:	e2ca      	b.n	800aa32 <_svfprintf_r+0x77a>
 800a49c:	b10b      	cbz	r3, 800a4a2 <_svfprintf_r+0x1ea>
 800a49e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a4a2:	4b37      	ldr	r3, [pc, #220]	; (800a580 <_svfprintf_r+0x2c8>)
 800a4a4:	9311      	str	r3, [sp, #68]	; 0x44
 800a4a6:	06ab      	lsls	r3, r5, #26
 800a4a8:	f140 8339 	bpl.w	800ab1e <_svfprintf_r+0x866>
 800a4ac:	3707      	adds	r7, #7
 800a4ae:	f027 0707 	bic.w	r7, r7, #7
 800a4b2:	f107 0308 	add.w	r3, r7, #8
 800a4b6:	e9d7 6700 	ldrd	r6, r7, [r7]
 800a4ba:	9304      	str	r3, [sp, #16]
 800a4bc:	07e8      	lsls	r0, r5, #31
 800a4be:	d50b      	bpl.n	800a4d8 <_svfprintf_r+0x220>
 800a4c0:	ea56 0307 	orrs.w	r3, r6, r7
 800a4c4:	d008      	beq.n	800a4d8 <_svfprintf_r+0x220>
 800a4c6:	2330      	movs	r3, #48	; 0x30
 800a4c8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800a4cc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800a4d0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800a4d4:	f045 0502 	orr.w	r5, r5, #2
 800a4d8:	2302      	movs	r3, #2
 800a4da:	e2a7      	b.n	800aa2c <_svfprintf_r+0x774>
 800a4dc:	2a00      	cmp	r2, #0
 800a4de:	d1be      	bne.n	800a45e <_svfprintf_r+0x1a6>
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	2220      	movs	r2, #32
 800a4e4:	e7bb      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a4e6:	f045 0501 	orr.w	r5, r5, #1
 800a4ea:	e7b8      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a4ec:	683e      	ldr	r6, [r7, #0]
 800a4ee:	960a      	str	r6, [sp, #40]	; 0x28
 800a4f0:	2e00      	cmp	r6, #0
 800a4f2:	f107 0104 	add.w	r1, r7, #4
 800a4f6:	dab4      	bge.n	800a462 <_svfprintf_r+0x1aa>
 800a4f8:	4276      	negs	r6, r6
 800a4fa:	960a      	str	r6, [sp, #40]	; 0x28
 800a4fc:	460f      	mov	r7, r1
 800a4fe:	f045 0504 	orr.w	r5, r5, #4
 800a502:	e7ac      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a504:	9905      	ldr	r1, [sp, #20]
 800a506:	1c4e      	adds	r6, r1, #1
 800a508:	7809      	ldrb	r1, [r1, #0]
 800a50a:	9102      	str	r1, [sp, #8]
 800a50c:	292a      	cmp	r1, #42	; 0x2a
 800a50e:	d010      	beq.n	800a532 <_svfprintf_r+0x27a>
 800a510:	f04f 0900 	mov.w	r9, #0
 800a514:	9605      	str	r6, [sp, #20]
 800a516:	9902      	ldr	r1, [sp, #8]
 800a518:	3930      	subs	r1, #48	; 0x30
 800a51a:	2909      	cmp	r1, #9
 800a51c:	f63f af31 	bhi.w	800a382 <_svfprintf_r+0xca>
 800a520:	fb00 1909 	mla	r9, r0, r9, r1
 800a524:	9905      	ldr	r1, [sp, #20]
 800a526:	460e      	mov	r6, r1
 800a528:	f816 1b01 	ldrb.w	r1, [r6], #1
 800a52c:	9102      	str	r1, [sp, #8]
 800a52e:	9605      	str	r6, [sp, #20]
 800a530:	e7f1      	b.n	800a516 <_svfprintf_r+0x25e>
 800a532:	6839      	ldr	r1, [r7, #0]
 800a534:	9605      	str	r6, [sp, #20]
 800a536:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 800a53a:	3704      	adds	r7, #4
 800a53c:	e78f      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a53e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800a542:	e78c      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a544:	2100      	movs	r1, #0
 800a546:	910a      	str	r1, [sp, #40]	; 0x28
 800a548:	9902      	ldr	r1, [sp, #8]
 800a54a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a54c:	3930      	subs	r1, #48	; 0x30
 800a54e:	fb00 1106 	mla	r1, r0, r6, r1
 800a552:	910a      	str	r1, [sp, #40]	; 0x28
 800a554:	9905      	ldr	r1, [sp, #20]
 800a556:	460e      	mov	r6, r1
 800a558:	f816 1b01 	ldrb.w	r1, [r6], #1
 800a55c:	9102      	str	r1, [sp, #8]
 800a55e:	9902      	ldr	r1, [sp, #8]
 800a560:	9605      	str	r6, [sp, #20]
 800a562:	3930      	subs	r1, #48	; 0x30
 800a564:	2909      	cmp	r1, #9
 800a566:	d9ef      	bls.n	800a548 <_svfprintf_r+0x290>
 800a568:	e70b      	b.n	800a382 <_svfprintf_r+0xca>
 800a56a:	f045 0508 	orr.w	r5, r5, #8
 800a56e:	e776      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a570:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800a574:	e773      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a576:	bf00      	nop
	...
 800a580:	0800c728 	.word	0x0800c728
 800a584:	9905      	ldr	r1, [sp, #20]
 800a586:	7809      	ldrb	r1, [r1, #0]
 800a588:	296c      	cmp	r1, #108	; 0x6c
 800a58a:	d105      	bne.n	800a598 <_svfprintf_r+0x2e0>
 800a58c:	9905      	ldr	r1, [sp, #20]
 800a58e:	3101      	adds	r1, #1
 800a590:	9105      	str	r1, [sp, #20]
 800a592:	f045 0520 	orr.w	r5, r5, #32
 800a596:	e762      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a598:	f045 0510 	orr.w	r5, r5, #16
 800a59c:	e75f      	b.n	800a45e <_svfprintf_r+0x1a6>
 800a59e:	1d3b      	adds	r3, r7, #4
 800a5a0:	9304      	str	r3, [sp, #16]
 800a5a2:	2600      	movs	r6, #0
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800a5aa:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800a5ae:	f04f 0901 	mov.w	r9, #1
 800a5b2:	4637      	mov	r7, r6
 800a5b4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800a5b8:	e11b      	b.n	800a7f2 <_svfprintf_r+0x53a>
 800a5ba:	b10b      	cbz	r3, 800a5c0 <_svfprintf_r+0x308>
 800a5bc:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a5c0:	f045 0510 	orr.w	r5, r5, #16
 800a5c4:	e752      	b.n	800a46c <_svfprintf_r+0x1b4>
 800a5c6:	f015 0f10 	tst.w	r5, #16
 800a5ca:	f107 0304 	add.w	r3, r7, #4
 800a5ce:	d003      	beq.n	800a5d8 <_svfprintf_r+0x320>
 800a5d0:	683e      	ldr	r6, [r7, #0]
 800a5d2:	9304      	str	r3, [sp, #16]
 800a5d4:	17f7      	asrs	r7, r6, #31
 800a5d6:	e754      	b.n	800a482 <_svfprintf_r+0x1ca>
 800a5d8:	683e      	ldr	r6, [r7, #0]
 800a5da:	9304      	str	r3, [sp, #16]
 800a5dc:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a5e0:	bf18      	it	ne
 800a5e2:	b236      	sxthne	r6, r6
 800a5e4:	e7f6      	b.n	800a5d4 <_svfprintf_r+0x31c>
 800a5e6:	b10b      	cbz	r3, 800a5ec <_svfprintf_r+0x334>
 800a5e8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a5ec:	3707      	adds	r7, #7
 800a5ee:	f027 0707 	bic.w	r7, r7, #7
 800a5f2:	f107 0308 	add.w	r3, r7, #8
 800a5f6:	9304      	str	r3, [sp, #16]
 800a5f8:	ed97 7b00 	vldr	d7, [r7]
 800a5fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a600:	9b06      	ldr	r3, [sp, #24]
 800a602:	9312      	str	r3, [sp, #72]	; 0x48
 800a604:	9b07      	ldr	r3, [sp, #28]
 800a606:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a60a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a60c:	f04f 32ff 	mov.w	r2, #4294967295
 800a610:	4b4a      	ldr	r3, [pc, #296]	; (800a73c <_svfprintf_r+0x484>)
 800a612:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800a616:	f7f6 faa5 	bl	8000b64 <__aeabi_dcmpun>
 800a61a:	2800      	cmp	r0, #0
 800a61c:	f040 85d5 	bne.w	800b1ca <_svfprintf_r+0xf12>
 800a620:	f04f 32ff 	mov.w	r2, #4294967295
 800a624:	4b45      	ldr	r3, [pc, #276]	; (800a73c <_svfprintf_r+0x484>)
 800a626:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800a62a:	f7f6 fa7d 	bl	8000b28 <__aeabi_dcmple>
 800a62e:	2800      	cmp	r0, #0
 800a630:	f040 85cb 	bne.w	800b1ca <_svfprintf_r+0xf12>
 800a634:	2200      	movs	r2, #0
 800a636:	2300      	movs	r3, #0
 800a638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a63c:	f7f6 fa6a 	bl	8000b14 <__aeabi_dcmplt>
 800a640:	b110      	cbz	r0, 800a648 <_svfprintf_r+0x390>
 800a642:	232d      	movs	r3, #45	; 0x2d
 800a644:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a648:	4b3d      	ldr	r3, [pc, #244]	; (800a740 <_svfprintf_r+0x488>)
 800a64a:	4a3e      	ldr	r2, [pc, #248]	; (800a744 <_svfprintf_r+0x48c>)
 800a64c:	9902      	ldr	r1, [sp, #8]
 800a64e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800a652:	2947      	cmp	r1, #71	; 0x47
 800a654:	bfcc      	ite	gt
 800a656:	4690      	movgt	r8, r2
 800a658:	4698      	movle	r8, r3
 800a65a:	f04f 0903 	mov.w	r9, #3
 800a65e:	2600      	movs	r6, #0
 800a660:	4637      	mov	r7, r6
 800a662:	e0c6      	b.n	800a7f2 <_svfprintf_r+0x53a>
 800a664:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a668:	d022      	beq.n	800a6b0 <_svfprintf_r+0x3f8>
 800a66a:	9b02      	ldr	r3, [sp, #8]
 800a66c:	f023 0320 	bic.w	r3, r3, #32
 800a670:	2b47      	cmp	r3, #71	; 0x47
 800a672:	d104      	bne.n	800a67e <_svfprintf_r+0x3c6>
 800a674:	f1b9 0f00 	cmp.w	r9, #0
 800a678:	bf08      	it	eq
 800a67a:	f04f 0901 	moveq.w	r9, #1
 800a67e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800a682:	930c      	str	r3, [sp, #48]	; 0x30
 800a684:	9b07      	ldr	r3, [sp, #28]
 800a686:	2b00      	cmp	r3, #0
 800a688:	da15      	bge.n	800a6b6 <_svfprintf_r+0x3fe>
 800a68a:	9b06      	ldr	r3, [sp, #24]
 800a68c:	930e      	str	r3, [sp, #56]	; 0x38
 800a68e:	9b07      	ldr	r3, [sp, #28]
 800a690:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a694:	930f      	str	r3, [sp, #60]	; 0x3c
 800a696:	232d      	movs	r3, #45	; 0x2d
 800a698:	930b      	str	r3, [sp, #44]	; 0x2c
 800a69a:	9b02      	ldr	r3, [sp, #8]
 800a69c:	f023 0720 	bic.w	r7, r3, #32
 800a6a0:	2f46      	cmp	r7, #70	; 0x46
 800a6a2:	d00e      	beq.n	800a6c2 <_svfprintf_r+0x40a>
 800a6a4:	2f45      	cmp	r7, #69	; 0x45
 800a6a6:	d146      	bne.n	800a736 <_svfprintf_r+0x47e>
 800a6a8:	f109 0601 	add.w	r6, r9, #1
 800a6ac:	2102      	movs	r1, #2
 800a6ae:	e00a      	b.n	800a6c6 <_svfprintf_r+0x40e>
 800a6b0:	f04f 0906 	mov.w	r9, #6
 800a6b4:	e7e3      	b.n	800a67e <_svfprintf_r+0x3c6>
 800a6b6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800a6c0:	e7ea      	b.n	800a698 <_svfprintf_r+0x3e0>
 800a6c2:	464e      	mov	r6, r9
 800a6c4:	2103      	movs	r1, #3
 800a6c6:	ab1d      	add	r3, sp, #116	; 0x74
 800a6c8:	9301      	str	r3, [sp, #4]
 800a6ca:	ab1a      	add	r3, sp, #104	; 0x68
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	4632      	mov	r2, r6
 800a6d0:	ab19      	add	r3, sp, #100	; 0x64
 800a6d2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800a6d6:	4658      	mov	r0, fp
 800a6d8:	f7fc fba6 	bl	8006e28 <_dtoa_r>
 800a6dc:	2f47      	cmp	r7, #71	; 0x47
 800a6de:	4680      	mov	r8, r0
 800a6e0:	d102      	bne.n	800a6e8 <_svfprintf_r+0x430>
 800a6e2:	07e8      	lsls	r0, r5, #31
 800a6e4:	f140 857e 	bpl.w	800b1e4 <_svfprintf_r+0xf2c>
 800a6e8:	eb08 0306 	add.w	r3, r8, r6
 800a6ec:	2f46      	cmp	r7, #70	; 0x46
 800a6ee:	9303      	str	r3, [sp, #12]
 800a6f0:	d111      	bne.n	800a716 <_svfprintf_r+0x45e>
 800a6f2:	f898 3000 	ldrb.w	r3, [r8]
 800a6f6:	2b30      	cmp	r3, #48	; 0x30
 800a6f8:	d109      	bne.n	800a70e <_svfprintf_r+0x456>
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a702:	f7f6 f9fd 	bl	8000b00 <__aeabi_dcmpeq>
 800a706:	b910      	cbnz	r0, 800a70e <_svfprintf_r+0x456>
 800a708:	f1c6 0601 	rsb	r6, r6, #1
 800a70c:	9619      	str	r6, [sp, #100]	; 0x64
 800a70e:	9a03      	ldr	r2, [sp, #12]
 800a710:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a712:	441a      	add	r2, r3
 800a714:	9203      	str	r2, [sp, #12]
 800a716:	2200      	movs	r2, #0
 800a718:	2300      	movs	r3, #0
 800a71a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a71e:	f7f6 f9ef 	bl	8000b00 <__aeabi_dcmpeq>
 800a722:	b988      	cbnz	r0, 800a748 <_svfprintf_r+0x490>
 800a724:	2230      	movs	r2, #48	; 0x30
 800a726:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a728:	9903      	ldr	r1, [sp, #12]
 800a72a:	4299      	cmp	r1, r3
 800a72c:	d90e      	bls.n	800a74c <_svfprintf_r+0x494>
 800a72e:	1c59      	adds	r1, r3, #1
 800a730:	911d      	str	r1, [sp, #116]	; 0x74
 800a732:	701a      	strb	r2, [r3, #0]
 800a734:	e7f7      	b.n	800a726 <_svfprintf_r+0x46e>
 800a736:	464e      	mov	r6, r9
 800a738:	e7b8      	b.n	800a6ac <_svfprintf_r+0x3f4>
 800a73a:	bf00      	nop
 800a73c:	7fefffff 	.word	0x7fefffff
 800a740:	0800c718 	.word	0x0800c718
 800a744:	0800c71c 	.word	0x0800c71c
 800a748:	9b03      	ldr	r3, [sp, #12]
 800a74a:	931d      	str	r3, [sp, #116]	; 0x74
 800a74c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a74e:	2f47      	cmp	r7, #71	; 0x47
 800a750:	eba3 0308 	sub.w	r3, r3, r8
 800a754:	9303      	str	r3, [sp, #12]
 800a756:	f040 80fa 	bne.w	800a94e <_svfprintf_r+0x696>
 800a75a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a75c:	1cd9      	adds	r1, r3, #3
 800a75e:	db02      	blt.n	800a766 <_svfprintf_r+0x4ae>
 800a760:	4599      	cmp	r9, r3
 800a762:	f280 8120 	bge.w	800a9a6 <_svfprintf_r+0x6ee>
 800a766:	9b02      	ldr	r3, [sp, #8]
 800a768:	3b02      	subs	r3, #2
 800a76a:	9302      	str	r3, [sp, #8]
 800a76c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a76e:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800a772:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800a776:	1e53      	subs	r3, r2, #1
 800a778:	2b00      	cmp	r3, #0
 800a77a:	9319      	str	r3, [sp, #100]	; 0x64
 800a77c:	bfb6      	itet	lt
 800a77e:	f1c2 0301 	rsblt	r3, r2, #1
 800a782:	222b      	movge	r2, #43	; 0x2b
 800a784:	222d      	movlt	r2, #45	; 0x2d
 800a786:	2b09      	cmp	r3, #9
 800a788:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800a78c:	f340 80fb 	ble.w	800a986 <_svfprintf_r+0x6ce>
 800a790:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800a794:	260a      	movs	r6, #10
 800a796:	fb93 f0f6 	sdiv	r0, r3, r6
 800a79a:	fb06 3310 	mls	r3, r6, r0, r3
 800a79e:	3330      	adds	r3, #48	; 0x30
 800a7a0:	2809      	cmp	r0, #9
 800a7a2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a7a6:	f102 31ff 	add.w	r1, r2, #4294967295
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	f300 80e4 	bgt.w	800a978 <_svfprintf_r+0x6c0>
 800a7b0:	3330      	adds	r3, #48	; 0x30
 800a7b2:	f801 3c01 	strb.w	r3, [r1, #-1]
 800a7b6:	3a02      	subs	r2, #2
 800a7b8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800a7bc:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800a7c0:	4282      	cmp	r2, r0
 800a7c2:	4619      	mov	r1, r3
 800a7c4:	f0c0 80da 	bcc.w	800a97c <_svfprintf_r+0x6c4>
 800a7c8:	9a03      	ldr	r2, [sp, #12]
 800a7ca:	ab1b      	add	r3, sp, #108	; 0x6c
 800a7cc:	1acb      	subs	r3, r1, r3
 800a7ce:	2a01      	cmp	r2, #1
 800a7d0:	9310      	str	r3, [sp, #64]	; 0x40
 800a7d2:	eb03 0902 	add.w	r9, r3, r2
 800a7d6:	dc02      	bgt.n	800a7de <_svfprintf_r+0x526>
 800a7d8:	f015 0701 	ands.w	r7, r5, #1
 800a7dc:	d002      	beq.n	800a7e4 <_svfprintf_r+0x52c>
 800a7de:	9b08      	ldr	r3, [sp, #32]
 800a7e0:	2700      	movs	r7, #0
 800a7e2:	4499      	add	r9, r3
 800a7e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7e6:	b113      	cbz	r3, 800a7ee <_svfprintf_r+0x536>
 800a7e8:	232d      	movs	r3, #45	; 0x2d
 800a7ea:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a7ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7f0:	2600      	movs	r6, #0
 800a7f2:	454e      	cmp	r6, r9
 800a7f4:	4633      	mov	r3, r6
 800a7f6:	bfb8      	it	lt
 800a7f8:	464b      	movlt	r3, r9
 800a7fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7fc:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800a800:	b113      	cbz	r3, 800a808 <_svfprintf_r+0x550>
 800a802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a804:	3301      	adds	r3, #1
 800a806:	930b      	str	r3, [sp, #44]	; 0x2c
 800a808:	f015 0302 	ands.w	r3, r5, #2
 800a80c:	9314      	str	r3, [sp, #80]	; 0x50
 800a80e:	bf1e      	ittt	ne
 800a810:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800a812:	3302      	addne	r3, #2
 800a814:	930b      	strne	r3, [sp, #44]	; 0x2c
 800a816:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800a81a:	9315      	str	r3, [sp, #84]	; 0x54
 800a81c:	d118      	bne.n	800a850 <_svfprintf_r+0x598>
 800a81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a820:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a822:	1a9b      	subs	r3, r3, r2
 800a824:	2b00      	cmp	r3, #0
 800a826:	930c      	str	r3, [sp, #48]	; 0x30
 800a828:	dd12      	ble.n	800a850 <_svfprintf_r+0x598>
 800a82a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a82c:	2b10      	cmp	r3, #16
 800a82e:	4ba9      	ldr	r3, [pc, #676]	; (800aad4 <_svfprintf_r+0x81c>)
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	f300 81d5 	bgt.w	800abe0 <_svfprintf_r+0x928>
 800a836:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a838:	6063      	str	r3, [r4, #4]
 800a83a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a83c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a83e:	4413      	add	r3, r2
 800a840:	9321      	str	r3, [sp, #132]	; 0x84
 800a842:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a844:	3301      	adds	r3, #1
 800a846:	2b07      	cmp	r3, #7
 800a848:	9320      	str	r3, [sp, #128]	; 0x80
 800a84a:	f300 81e2 	bgt.w	800ac12 <_svfprintf_r+0x95a>
 800a84e:	3408      	adds	r4, #8
 800a850:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800a854:	b173      	cbz	r3, 800a874 <_svfprintf_r+0x5bc>
 800a856:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	2301      	movs	r3, #1
 800a85e:	6063      	str	r3, [r4, #4]
 800a860:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a862:	3301      	adds	r3, #1
 800a864:	9321      	str	r3, [sp, #132]	; 0x84
 800a866:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a868:	3301      	adds	r3, #1
 800a86a:	2b07      	cmp	r3, #7
 800a86c:	9320      	str	r3, [sp, #128]	; 0x80
 800a86e:	f300 81da 	bgt.w	800ac26 <_svfprintf_r+0x96e>
 800a872:	3408      	adds	r4, #8
 800a874:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a876:	b16b      	cbz	r3, 800a894 <_svfprintf_r+0x5dc>
 800a878:	ab18      	add	r3, sp, #96	; 0x60
 800a87a:	6023      	str	r3, [r4, #0]
 800a87c:	2302      	movs	r3, #2
 800a87e:	6063      	str	r3, [r4, #4]
 800a880:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a882:	3302      	adds	r3, #2
 800a884:	9321      	str	r3, [sp, #132]	; 0x84
 800a886:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a888:	3301      	adds	r3, #1
 800a88a:	2b07      	cmp	r3, #7
 800a88c:	9320      	str	r3, [sp, #128]	; 0x80
 800a88e:	f300 81d4 	bgt.w	800ac3a <_svfprintf_r+0x982>
 800a892:	3408      	adds	r4, #8
 800a894:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a896:	2b80      	cmp	r3, #128	; 0x80
 800a898:	d114      	bne.n	800a8c4 <_svfprintf_r+0x60c>
 800a89a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a89c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a89e:	1a9b      	subs	r3, r3, r2
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	dd0f      	ble.n	800a8c4 <_svfprintf_r+0x60c>
 800a8a4:	4a8c      	ldr	r2, [pc, #560]	; (800aad8 <_svfprintf_r+0x820>)
 800a8a6:	6022      	str	r2, [r4, #0]
 800a8a8:	2b10      	cmp	r3, #16
 800a8aa:	f300 81d0 	bgt.w	800ac4e <_svfprintf_r+0x996>
 800a8ae:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a8b0:	6063      	str	r3, [r4, #4]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	9321      	str	r3, [sp, #132]	; 0x84
 800a8b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	2b07      	cmp	r3, #7
 800a8bc:	9320      	str	r3, [sp, #128]	; 0x80
 800a8be:	f300 81df 	bgt.w	800ac80 <_svfprintf_r+0x9c8>
 800a8c2:	3408      	adds	r4, #8
 800a8c4:	eba6 0609 	sub.w	r6, r6, r9
 800a8c8:	2e00      	cmp	r6, #0
 800a8ca:	dd0f      	ble.n	800a8ec <_svfprintf_r+0x634>
 800a8cc:	4b82      	ldr	r3, [pc, #520]	; (800aad8 <_svfprintf_r+0x820>)
 800a8ce:	6023      	str	r3, [r4, #0]
 800a8d0:	2e10      	cmp	r6, #16
 800a8d2:	f300 81df 	bgt.w	800ac94 <_svfprintf_r+0x9dc>
 800a8d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8d8:	9821      	ldr	r0, [sp, #132]	; 0x84
 800a8da:	6066      	str	r6, [r4, #4]
 800a8dc:	3301      	adds	r3, #1
 800a8de:	4406      	add	r6, r0
 800a8e0:	2b07      	cmp	r3, #7
 800a8e2:	9621      	str	r6, [sp, #132]	; 0x84
 800a8e4:	9320      	str	r3, [sp, #128]	; 0x80
 800a8e6:	f300 81ec 	bgt.w	800acc2 <_svfprintf_r+0xa0a>
 800a8ea:	3408      	adds	r4, #8
 800a8ec:	05eb      	lsls	r3, r5, #23
 800a8ee:	f100 81f2 	bmi.w	800acd6 <_svfprintf_r+0xa1e>
 800a8f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8f4:	e884 0300 	stmia.w	r4, {r8, r9}
 800a8f8:	444b      	add	r3, r9
 800a8fa:	9321      	str	r3, [sp, #132]	; 0x84
 800a8fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8fe:	3301      	adds	r3, #1
 800a900:	2b07      	cmp	r3, #7
 800a902:	9320      	str	r3, [sp, #128]	; 0x80
 800a904:	f340 8419 	ble.w	800b13a <_svfprintf_r+0xe82>
 800a908:	aa1f      	add	r2, sp, #124	; 0x7c
 800a90a:	4651      	mov	r1, sl
 800a90c:	4658      	mov	r0, fp
 800a90e:	f001 fd49 	bl	800c3a4 <__ssprint_r>
 800a912:	2800      	cmp	r0, #0
 800a914:	f040 8431 	bne.w	800b17a <_svfprintf_r+0xec2>
 800a918:	ac2c      	add	r4, sp, #176	; 0xb0
 800a91a:	076b      	lsls	r3, r5, #29
 800a91c:	f100 8410 	bmi.w	800b140 <_svfprintf_r+0xe88>
 800a920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a922:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a924:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a926:	428a      	cmp	r2, r1
 800a928:	bfac      	ite	ge
 800a92a:	189b      	addge	r3, r3, r2
 800a92c:	185b      	addlt	r3, r3, r1
 800a92e:	9309      	str	r3, [sp, #36]	; 0x24
 800a930:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a932:	b13b      	cbz	r3, 800a944 <_svfprintf_r+0x68c>
 800a934:	aa1f      	add	r2, sp, #124	; 0x7c
 800a936:	4651      	mov	r1, sl
 800a938:	4658      	mov	r0, fp
 800a93a:	f001 fd33 	bl	800c3a4 <__ssprint_r>
 800a93e:	2800      	cmp	r0, #0
 800a940:	f040 841b 	bne.w	800b17a <_svfprintf_r+0xec2>
 800a944:	2300      	movs	r3, #0
 800a946:	9320      	str	r3, [sp, #128]	; 0x80
 800a948:	9f04      	ldr	r7, [sp, #16]
 800a94a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a94c:	e4ee      	b.n	800a32c <_svfprintf_r+0x74>
 800a94e:	9b02      	ldr	r3, [sp, #8]
 800a950:	2b65      	cmp	r3, #101	; 0x65
 800a952:	f77f af0b 	ble.w	800a76c <_svfprintf_r+0x4b4>
 800a956:	9b02      	ldr	r3, [sp, #8]
 800a958:	2b66      	cmp	r3, #102	; 0x66
 800a95a:	d124      	bne.n	800a9a6 <_svfprintf_r+0x6ee>
 800a95c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a95e:	2b00      	cmp	r3, #0
 800a960:	dd19      	ble.n	800a996 <_svfprintf_r+0x6de>
 800a962:	f1b9 0f00 	cmp.w	r9, #0
 800a966:	d101      	bne.n	800a96c <_svfprintf_r+0x6b4>
 800a968:	07ea      	lsls	r2, r5, #31
 800a96a:	d502      	bpl.n	800a972 <_svfprintf_r+0x6ba>
 800a96c:	9a08      	ldr	r2, [sp, #32]
 800a96e:	4413      	add	r3, r2
 800a970:	444b      	add	r3, r9
 800a972:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800a974:	4699      	mov	r9, r3
 800a976:	e735      	b.n	800a7e4 <_svfprintf_r+0x52c>
 800a978:	460a      	mov	r2, r1
 800a97a:	e70c      	b.n	800a796 <_svfprintf_r+0x4de>
 800a97c:	f812 1b01 	ldrb.w	r1, [r2], #1
 800a980:	f803 1b01 	strb.w	r1, [r3], #1
 800a984:	e71c      	b.n	800a7c0 <_svfprintf_r+0x508>
 800a986:	2230      	movs	r2, #48	; 0x30
 800a988:	4413      	add	r3, r2
 800a98a:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800a98e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a992:	a91c      	add	r1, sp, #112	; 0x70
 800a994:	e718      	b.n	800a7c8 <_svfprintf_r+0x510>
 800a996:	f1b9 0f00 	cmp.w	r9, #0
 800a99a:	d101      	bne.n	800a9a0 <_svfprintf_r+0x6e8>
 800a99c:	07eb      	lsls	r3, r5, #31
 800a99e:	d515      	bpl.n	800a9cc <_svfprintf_r+0x714>
 800a9a0:	9b08      	ldr	r3, [sp, #32]
 800a9a2:	3301      	adds	r3, #1
 800a9a4:	e7e4      	b.n	800a970 <_svfprintf_r+0x6b8>
 800a9a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a9a8:	9b03      	ldr	r3, [sp, #12]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	db06      	blt.n	800a9bc <_svfprintf_r+0x704>
 800a9ae:	07ef      	lsls	r7, r5, #31
 800a9b0:	d50e      	bpl.n	800a9d0 <_svfprintf_r+0x718>
 800a9b2:	9b08      	ldr	r3, [sp, #32]
 800a9b4:	4413      	add	r3, r2
 800a9b6:	2267      	movs	r2, #103	; 0x67
 800a9b8:	9202      	str	r2, [sp, #8]
 800a9ba:	e7da      	b.n	800a972 <_svfprintf_r+0x6ba>
 800a9bc:	9b03      	ldr	r3, [sp, #12]
 800a9be:	9908      	ldr	r1, [sp, #32]
 800a9c0:	2a00      	cmp	r2, #0
 800a9c2:	440b      	add	r3, r1
 800a9c4:	dcf7      	bgt.n	800a9b6 <_svfprintf_r+0x6fe>
 800a9c6:	f1c2 0201 	rsb	r2, r2, #1
 800a9ca:	e7f3      	b.n	800a9b4 <_svfprintf_r+0x6fc>
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	e7d0      	b.n	800a972 <_svfprintf_r+0x6ba>
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	e7f0      	b.n	800a9b6 <_svfprintf_r+0x6fe>
 800a9d4:	b10b      	cbz	r3, 800a9da <_svfprintf_r+0x722>
 800a9d6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a9da:	f015 0f20 	tst.w	r5, #32
 800a9de:	f107 0304 	add.w	r3, r7, #4
 800a9e2:	d008      	beq.n	800a9f6 <_svfprintf_r+0x73e>
 800a9e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a9e6:	683a      	ldr	r2, [r7, #0]
 800a9e8:	17ce      	asrs	r6, r1, #31
 800a9ea:	4608      	mov	r0, r1
 800a9ec:	4631      	mov	r1, r6
 800a9ee:	e9c2 0100 	strd	r0, r1, [r2]
 800a9f2:	461f      	mov	r7, r3
 800a9f4:	e49a      	b.n	800a32c <_svfprintf_r+0x74>
 800a9f6:	06ee      	lsls	r6, r5, #27
 800a9f8:	d503      	bpl.n	800aa02 <_svfprintf_r+0x74a>
 800a9fa:	683a      	ldr	r2, [r7, #0]
 800a9fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a9fe:	6011      	str	r1, [r2, #0]
 800aa00:	e7f7      	b.n	800a9f2 <_svfprintf_r+0x73a>
 800aa02:	0668      	lsls	r0, r5, #25
 800aa04:	d5f9      	bpl.n	800a9fa <_svfprintf_r+0x742>
 800aa06:	683a      	ldr	r2, [r7, #0]
 800aa08:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800aa0c:	8011      	strh	r1, [r2, #0]
 800aa0e:	e7f0      	b.n	800a9f2 <_svfprintf_r+0x73a>
 800aa10:	f045 0510 	orr.w	r5, r5, #16
 800aa14:	f015 0320 	ands.w	r3, r5, #32
 800aa18:	d022      	beq.n	800aa60 <_svfprintf_r+0x7a8>
 800aa1a:	3707      	adds	r7, #7
 800aa1c:	f027 0707 	bic.w	r7, r7, #7
 800aa20:	f107 0308 	add.w	r3, r7, #8
 800aa24:	e9d7 6700 	ldrd	r6, r7, [r7]
 800aa28:	9304      	str	r3, [sp, #16]
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800aa32:	f1b9 3fff 	cmp.w	r9, #4294967295
 800aa36:	f000 83db 	beq.w	800b1f0 <_svfprintf_r+0xf38>
 800aa3a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800aa3e:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa40:	ea56 0207 	orrs.w	r2, r6, r7
 800aa44:	f040 83d9 	bne.w	800b1fa <_svfprintf_r+0xf42>
 800aa48:	f1b9 0f00 	cmp.w	r9, #0
 800aa4c:	f000 80aa 	beq.w	800aba4 <_svfprintf_r+0x8ec>
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d076      	beq.n	800ab42 <_svfprintf_r+0x88a>
 800aa54:	2b02      	cmp	r3, #2
 800aa56:	f000 8091 	beq.w	800ab7c <_svfprintf_r+0x8c4>
 800aa5a:	2600      	movs	r6, #0
 800aa5c:	2700      	movs	r7, #0
 800aa5e:	e3d2      	b.n	800b206 <_svfprintf_r+0xf4e>
 800aa60:	1d3a      	adds	r2, r7, #4
 800aa62:	f015 0110 	ands.w	r1, r5, #16
 800aa66:	9204      	str	r2, [sp, #16]
 800aa68:	d002      	beq.n	800aa70 <_svfprintf_r+0x7b8>
 800aa6a:	683e      	ldr	r6, [r7, #0]
 800aa6c:	2700      	movs	r7, #0
 800aa6e:	e7dd      	b.n	800aa2c <_svfprintf_r+0x774>
 800aa70:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800aa74:	d0f9      	beq.n	800aa6a <_svfprintf_r+0x7b2>
 800aa76:	883e      	ldrh	r6, [r7, #0]
 800aa78:	2700      	movs	r7, #0
 800aa7a:	e7d6      	b.n	800aa2a <_svfprintf_r+0x772>
 800aa7c:	1d3b      	adds	r3, r7, #4
 800aa7e:	9304      	str	r3, [sp, #16]
 800aa80:	2330      	movs	r3, #48	; 0x30
 800aa82:	2278      	movs	r2, #120	; 0x78
 800aa84:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800aa88:	4b14      	ldr	r3, [pc, #80]	; (800aadc <_svfprintf_r+0x824>)
 800aa8a:	683e      	ldr	r6, [r7, #0]
 800aa8c:	9311      	str	r3, [sp, #68]	; 0x44
 800aa8e:	2700      	movs	r7, #0
 800aa90:	f045 0502 	orr.w	r5, r5, #2
 800aa94:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800aa98:	2302      	movs	r3, #2
 800aa9a:	9202      	str	r2, [sp, #8]
 800aa9c:	e7c6      	b.n	800aa2c <_svfprintf_r+0x774>
 800aa9e:	1d3b      	adds	r3, r7, #4
 800aaa0:	2600      	movs	r6, #0
 800aaa2:	f1b9 3fff 	cmp.w	r9, #4294967295
 800aaa6:	9304      	str	r3, [sp, #16]
 800aaa8:	f8d7 8000 	ldr.w	r8, [r7]
 800aaac:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800aab0:	d00a      	beq.n	800aac8 <_svfprintf_r+0x810>
 800aab2:	464a      	mov	r2, r9
 800aab4:	4631      	mov	r1, r6
 800aab6:	4640      	mov	r0, r8
 800aab8:	f7f5 fbaa 	bl	8000210 <memchr>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	f000 808d 	beq.w	800abdc <_svfprintf_r+0x924>
 800aac2:	eba0 0908 	sub.w	r9, r0, r8
 800aac6:	e5cb      	b.n	800a660 <_svfprintf_r+0x3a8>
 800aac8:	4640      	mov	r0, r8
 800aaca:	f7f5 fbf1 	bl	80002b0 <strlen>
 800aace:	4681      	mov	r9, r0
 800aad0:	e5c6      	b.n	800a660 <_svfprintf_r+0x3a8>
 800aad2:	bf00      	nop
 800aad4:	0800c960 	.word	0x0800c960
 800aad8:	0800c970 	.word	0x0800c970
 800aadc:	0800c739 	.word	0x0800c739
 800aae0:	f045 0510 	orr.w	r5, r5, #16
 800aae4:	06a9      	lsls	r1, r5, #26
 800aae6:	d509      	bpl.n	800aafc <_svfprintf_r+0x844>
 800aae8:	3707      	adds	r7, #7
 800aaea:	f027 0707 	bic.w	r7, r7, #7
 800aaee:	f107 0308 	add.w	r3, r7, #8
 800aaf2:	e9d7 6700 	ldrd	r6, r7, [r7]
 800aaf6:	9304      	str	r3, [sp, #16]
 800aaf8:	2301      	movs	r3, #1
 800aafa:	e797      	b.n	800aa2c <_svfprintf_r+0x774>
 800aafc:	1d3b      	adds	r3, r7, #4
 800aafe:	f015 0f10 	tst.w	r5, #16
 800ab02:	9304      	str	r3, [sp, #16]
 800ab04:	d001      	beq.n	800ab0a <_svfprintf_r+0x852>
 800ab06:	683e      	ldr	r6, [r7, #0]
 800ab08:	e002      	b.n	800ab10 <_svfprintf_r+0x858>
 800ab0a:	066a      	lsls	r2, r5, #25
 800ab0c:	d5fb      	bpl.n	800ab06 <_svfprintf_r+0x84e>
 800ab0e:	883e      	ldrh	r6, [r7, #0]
 800ab10:	2700      	movs	r7, #0
 800ab12:	e7f1      	b.n	800aaf8 <_svfprintf_r+0x840>
 800ab14:	b10b      	cbz	r3, 800ab1a <_svfprintf_r+0x862>
 800ab16:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800ab1a:	4ba3      	ldr	r3, [pc, #652]	; (800ada8 <_svfprintf_r+0xaf0>)
 800ab1c:	e4c2      	b.n	800a4a4 <_svfprintf_r+0x1ec>
 800ab1e:	1d3b      	adds	r3, r7, #4
 800ab20:	f015 0f10 	tst.w	r5, #16
 800ab24:	9304      	str	r3, [sp, #16]
 800ab26:	d001      	beq.n	800ab2c <_svfprintf_r+0x874>
 800ab28:	683e      	ldr	r6, [r7, #0]
 800ab2a:	e002      	b.n	800ab32 <_svfprintf_r+0x87a>
 800ab2c:	066e      	lsls	r6, r5, #25
 800ab2e:	d5fb      	bpl.n	800ab28 <_svfprintf_r+0x870>
 800ab30:	883e      	ldrh	r6, [r7, #0]
 800ab32:	2700      	movs	r7, #0
 800ab34:	e4c2      	b.n	800a4bc <_svfprintf_r+0x204>
 800ab36:	4643      	mov	r3, r8
 800ab38:	e366      	b.n	800b208 <_svfprintf_r+0xf50>
 800ab3a:	2f00      	cmp	r7, #0
 800ab3c:	bf08      	it	eq
 800ab3e:	2e0a      	cmpeq	r6, #10
 800ab40:	d205      	bcs.n	800ab4e <_svfprintf_r+0x896>
 800ab42:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800ab46:	3630      	adds	r6, #48	; 0x30
 800ab48:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800ab4c:	e377      	b.n	800b23e <_svfprintf_r+0xf86>
 800ab4e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800ab52:	4630      	mov	r0, r6
 800ab54:	4639      	mov	r1, r7
 800ab56:	220a      	movs	r2, #10
 800ab58:	2300      	movs	r3, #0
 800ab5a:	f7f6 f8b1 	bl	8000cc0 <__aeabi_uldivmod>
 800ab5e:	3230      	adds	r2, #48	; 0x30
 800ab60:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800ab64:	2300      	movs	r3, #0
 800ab66:	4630      	mov	r0, r6
 800ab68:	4639      	mov	r1, r7
 800ab6a:	220a      	movs	r2, #10
 800ab6c:	f7f6 f8a8 	bl	8000cc0 <__aeabi_uldivmod>
 800ab70:	4606      	mov	r6, r0
 800ab72:	460f      	mov	r7, r1
 800ab74:	ea56 0307 	orrs.w	r3, r6, r7
 800ab78:	d1eb      	bne.n	800ab52 <_svfprintf_r+0x89a>
 800ab7a:	e360      	b.n	800b23e <_svfprintf_r+0xf86>
 800ab7c:	2600      	movs	r6, #0
 800ab7e:	2700      	movs	r7, #0
 800ab80:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800ab84:	f006 030f 	and.w	r3, r6, #15
 800ab88:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab8a:	5cd3      	ldrb	r3, [r2, r3]
 800ab8c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ab90:	0933      	lsrs	r3, r6, #4
 800ab92:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800ab96:	093a      	lsrs	r2, r7, #4
 800ab98:	461e      	mov	r6, r3
 800ab9a:	4617      	mov	r7, r2
 800ab9c:	ea56 0307 	orrs.w	r3, r6, r7
 800aba0:	d1f0      	bne.n	800ab84 <_svfprintf_r+0x8cc>
 800aba2:	e34c      	b.n	800b23e <_svfprintf_r+0xf86>
 800aba4:	b93b      	cbnz	r3, 800abb6 <_svfprintf_r+0x8fe>
 800aba6:	07ea      	lsls	r2, r5, #31
 800aba8:	d505      	bpl.n	800abb6 <_svfprintf_r+0x8fe>
 800abaa:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800abae:	2330      	movs	r3, #48	; 0x30
 800abb0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800abb4:	e343      	b.n	800b23e <_svfprintf_r+0xf86>
 800abb6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800abba:	e340      	b.n	800b23e <_svfprintf_r+0xf86>
 800abbc:	b10b      	cbz	r3, 800abc2 <_svfprintf_r+0x90a>
 800abbe:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800abc2:	9b02      	ldr	r3, [sp, #8]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	f000 82f7 	beq.w	800b1b8 <_svfprintf_r+0xf00>
 800abca:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800abce:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800abd2:	2600      	movs	r6, #0
 800abd4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800abd8:	9704      	str	r7, [sp, #16]
 800abda:	e4e8      	b.n	800a5ae <_svfprintf_r+0x2f6>
 800abdc:	4606      	mov	r6, r0
 800abde:	e53f      	b.n	800a660 <_svfprintf_r+0x3a8>
 800abe0:	2310      	movs	r3, #16
 800abe2:	6063      	str	r3, [r4, #4]
 800abe4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abe6:	3310      	adds	r3, #16
 800abe8:	9321      	str	r3, [sp, #132]	; 0x84
 800abea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800abec:	3301      	adds	r3, #1
 800abee:	2b07      	cmp	r3, #7
 800abf0:	9320      	str	r3, [sp, #128]	; 0x80
 800abf2:	dc04      	bgt.n	800abfe <_svfprintf_r+0x946>
 800abf4:	3408      	adds	r4, #8
 800abf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abf8:	3b10      	subs	r3, #16
 800abfa:	930c      	str	r3, [sp, #48]	; 0x30
 800abfc:	e615      	b.n	800a82a <_svfprintf_r+0x572>
 800abfe:	aa1f      	add	r2, sp, #124	; 0x7c
 800ac00:	4651      	mov	r1, sl
 800ac02:	4658      	mov	r0, fp
 800ac04:	f001 fbce 	bl	800c3a4 <__ssprint_r>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	f040 82b6 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ac0e:	ac2c      	add	r4, sp, #176	; 0xb0
 800ac10:	e7f1      	b.n	800abf6 <_svfprintf_r+0x93e>
 800ac12:	aa1f      	add	r2, sp, #124	; 0x7c
 800ac14:	4651      	mov	r1, sl
 800ac16:	4658      	mov	r0, fp
 800ac18:	f001 fbc4 	bl	800c3a4 <__ssprint_r>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	f040 82ac 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ac22:	ac2c      	add	r4, sp, #176	; 0xb0
 800ac24:	e614      	b.n	800a850 <_svfprintf_r+0x598>
 800ac26:	aa1f      	add	r2, sp, #124	; 0x7c
 800ac28:	4651      	mov	r1, sl
 800ac2a:	4658      	mov	r0, fp
 800ac2c:	f001 fbba 	bl	800c3a4 <__ssprint_r>
 800ac30:	2800      	cmp	r0, #0
 800ac32:	f040 82a2 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ac36:	ac2c      	add	r4, sp, #176	; 0xb0
 800ac38:	e61c      	b.n	800a874 <_svfprintf_r+0x5bc>
 800ac3a:	aa1f      	add	r2, sp, #124	; 0x7c
 800ac3c:	4651      	mov	r1, sl
 800ac3e:	4658      	mov	r0, fp
 800ac40:	f001 fbb0 	bl	800c3a4 <__ssprint_r>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	f040 8298 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ac4a:	ac2c      	add	r4, sp, #176	; 0xb0
 800ac4c:	e622      	b.n	800a894 <_svfprintf_r+0x5dc>
 800ac4e:	2210      	movs	r2, #16
 800ac50:	6062      	str	r2, [r4, #4]
 800ac52:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac54:	3210      	adds	r2, #16
 800ac56:	9221      	str	r2, [sp, #132]	; 0x84
 800ac58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ac5a:	3201      	adds	r2, #1
 800ac5c:	2a07      	cmp	r2, #7
 800ac5e:	9220      	str	r2, [sp, #128]	; 0x80
 800ac60:	dc02      	bgt.n	800ac68 <_svfprintf_r+0x9b0>
 800ac62:	3408      	adds	r4, #8
 800ac64:	3b10      	subs	r3, #16
 800ac66:	e61d      	b.n	800a8a4 <_svfprintf_r+0x5ec>
 800ac68:	aa1f      	add	r2, sp, #124	; 0x7c
 800ac6a:	4651      	mov	r1, sl
 800ac6c:	4658      	mov	r0, fp
 800ac6e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac70:	f001 fb98 	bl	800c3a4 <__ssprint_r>
 800ac74:	2800      	cmp	r0, #0
 800ac76:	f040 8280 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ac7a:	ac2c      	add	r4, sp, #176	; 0xb0
 800ac7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac7e:	e7f1      	b.n	800ac64 <_svfprintf_r+0x9ac>
 800ac80:	aa1f      	add	r2, sp, #124	; 0x7c
 800ac82:	4651      	mov	r1, sl
 800ac84:	4658      	mov	r0, fp
 800ac86:	f001 fb8d 	bl	800c3a4 <__ssprint_r>
 800ac8a:	2800      	cmp	r0, #0
 800ac8c:	f040 8275 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ac90:	ac2c      	add	r4, sp, #176	; 0xb0
 800ac92:	e617      	b.n	800a8c4 <_svfprintf_r+0x60c>
 800ac94:	2310      	movs	r3, #16
 800ac96:	6063      	str	r3, [r4, #4]
 800ac98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac9a:	3310      	adds	r3, #16
 800ac9c:	9321      	str	r3, [sp, #132]	; 0x84
 800ac9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aca0:	3301      	adds	r3, #1
 800aca2:	2b07      	cmp	r3, #7
 800aca4:	9320      	str	r3, [sp, #128]	; 0x80
 800aca6:	dc02      	bgt.n	800acae <_svfprintf_r+0x9f6>
 800aca8:	3408      	adds	r4, #8
 800acaa:	3e10      	subs	r6, #16
 800acac:	e60e      	b.n	800a8cc <_svfprintf_r+0x614>
 800acae:	aa1f      	add	r2, sp, #124	; 0x7c
 800acb0:	4651      	mov	r1, sl
 800acb2:	4658      	mov	r0, fp
 800acb4:	f001 fb76 	bl	800c3a4 <__ssprint_r>
 800acb8:	2800      	cmp	r0, #0
 800acba:	f040 825e 	bne.w	800b17a <_svfprintf_r+0xec2>
 800acbe:	ac2c      	add	r4, sp, #176	; 0xb0
 800acc0:	e7f3      	b.n	800acaa <_svfprintf_r+0x9f2>
 800acc2:	aa1f      	add	r2, sp, #124	; 0x7c
 800acc4:	4651      	mov	r1, sl
 800acc6:	4658      	mov	r0, fp
 800acc8:	f001 fb6c 	bl	800c3a4 <__ssprint_r>
 800accc:	2800      	cmp	r0, #0
 800acce:	f040 8254 	bne.w	800b17a <_svfprintf_r+0xec2>
 800acd2:	ac2c      	add	r4, sp, #176	; 0xb0
 800acd4:	e60a      	b.n	800a8ec <_svfprintf_r+0x634>
 800acd6:	9b02      	ldr	r3, [sp, #8]
 800acd8:	2b65      	cmp	r3, #101	; 0x65
 800acda:	f340 81a9 	ble.w	800b030 <_svfprintf_r+0xd78>
 800acde:	2200      	movs	r2, #0
 800ace0:	2300      	movs	r3, #0
 800ace2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ace6:	f7f5 ff0b 	bl	8000b00 <__aeabi_dcmpeq>
 800acea:	2800      	cmp	r0, #0
 800acec:	d062      	beq.n	800adb4 <_svfprintf_r+0xafc>
 800acee:	4b2f      	ldr	r3, [pc, #188]	; (800adac <_svfprintf_r+0xaf4>)
 800acf0:	6023      	str	r3, [r4, #0]
 800acf2:	2301      	movs	r3, #1
 800acf4:	6063      	str	r3, [r4, #4]
 800acf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800acf8:	3301      	adds	r3, #1
 800acfa:	9321      	str	r3, [sp, #132]	; 0x84
 800acfc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800acfe:	3301      	adds	r3, #1
 800ad00:	2b07      	cmp	r3, #7
 800ad02:	9320      	str	r3, [sp, #128]	; 0x80
 800ad04:	dc25      	bgt.n	800ad52 <_svfprintf_r+0xa9a>
 800ad06:	3408      	adds	r4, #8
 800ad08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ad0a:	9a03      	ldr	r2, [sp, #12]
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	db02      	blt.n	800ad16 <_svfprintf_r+0xa5e>
 800ad10:	07ee      	lsls	r6, r5, #31
 800ad12:	f57f ae02 	bpl.w	800a91a <_svfprintf_r+0x662>
 800ad16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad18:	6023      	str	r3, [r4, #0]
 800ad1a:	9b08      	ldr	r3, [sp, #32]
 800ad1c:	6063      	str	r3, [r4, #4]
 800ad1e:	9a08      	ldr	r2, [sp, #32]
 800ad20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad22:	4413      	add	r3, r2
 800ad24:	9321      	str	r3, [sp, #132]	; 0x84
 800ad26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ad28:	3301      	adds	r3, #1
 800ad2a:	2b07      	cmp	r3, #7
 800ad2c:	9320      	str	r3, [sp, #128]	; 0x80
 800ad2e:	dc1a      	bgt.n	800ad66 <_svfprintf_r+0xaae>
 800ad30:	3408      	adds	r4, #8
 800ad32:	9b03      	ldr	r3, [sp, #12]
 800ad34:	1e5e      	subs	r6, r3, #1
 800ad36:	2e00      	cmp	r6, #0
 800ad38:	f77f adef 	ble.w	800a91a <_svfprintf_r+0x662>
 800ad3c:	4f1c      	ldr	r7, [pc, #112]	; (800adb0 <_svfprintf_r+0xaf8>)
 800ad3e:	f04f 0810 	mov.w	r8, #16
 800ad42:	2e10      	cmp	r6, #16
 800ad44:	6027      	str	r7, [r4, #0]
 800ad46:	dc18      	bgt.n	800ad7a <_svfprintf_r+0xac2>
 800ad48:	6066      	str	r6, [r4, #4]
 800ad4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad4c:	441e      	add	r6, r3
 800ad4e:	9621      	str	r6, [sp, #132]	; 0x84
 800ad50:	e5d4      	b.n	800a8fc <_svfprintf_r+0x644>
 800ad52:	aa1f      	add	r2, sp, #124	; 0x7c
 800ad54:	4651      	mov	r1, sl
 800ad56:	4658      	mov	r0, fp
 800ad58:	f001 fb24 	bl	800c3a4 <__ssprint_r>
 800ad5c:	2800      	cmp	r0, #0
 800ad5e:	f040 820c 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ad62:	ac2c      	add	r4, sp, #176	; 0xb0
 800ad64:	e7d0      	b.n	800ad08 <_svfprintf_r+0xa50>
 800ad66:	aa1f      	add	r2, sp, #124	; 0x7c
 800ad68:	4651      	mov	r1, sl
 800ad6a:	4658      	mov	r0, fp
 800ad6c:	f001 fb1a 	bl	800c3a4 <__ssprint_r>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	f040 8202 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ad76:	ac2c      	add	r4, sp, #176	; 0xb0
 800ad78:	e7db      	b.n	800ad32 <_svfprintf_r+0xa7a>
 800ad7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad7c:	f8c4 8004 	str.w	r8, [r4, #4]
 800ad80:	3310      	adds	r3, #16
 800ad82:	9321      	str	r3, [sp, #132]	; 0x84
 800ad84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ad86:	3301      	adds	r3, #1
 800ad88:	2b07      	cmp	r3, #7
 800ad8a:	9320      	str	r3, [sp, #128]	; 0x80
 800ad8c:	dc02      	bgt.n	800ad94 <_svfprintf_r+0xadc>
 800ad8e:	3408      	adds	r4, #8
 800ad90:	3e10      	subs	r6, #16
 800ad92:	e7d6      	b.n	800ad42 <_svfprintf_r+0xa8a>
 800ad94:	aa1f      	add	r2, sp, #124	; 0x7c
 800ad96:	4651      	mov	r1, sl
 800ad98:	4658      	mov	r0, fp
 800ad9a:	f001 fb03 	bl	800c3a4 <__ssprint_r>
 800ad9e:	2800      	cmp	r0, #0
 800ada0:	f040 81eb 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ada4:	ac2c      	add	r4, sp, #176	; 0xb0
 800ada6:	e7f3      	b.n	800ad90 <_svfprintf_r+0xad8>
 800ada8:	0800c739 	.word	0x0800c739
 800adac:	0800c74a 	.word	0x0800c74a
 800adb0:	0800c970 	.word	0x0800c970
 800adb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	dc7a      	bgt.n	800aeb0 <_svfprintf_r+0xbf8>
 800adba:	4b9b      	ldr	r3, [pc, #620]	; (800b028 <_svfprintf_r+0xd70>)
 800adbc:	6023      	str	r3, [r4, #0]
 800adbe:	2301      	movs	r3, #1
 800adc0:	6063      	str	r3, [r4, #4]
 800adc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adc4:	3301      	adds	r3, #1
 800adc6:	9321      	str	r3, [sp, #132]	; 0x84
 800adc8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800adca:	3301      	adds	r3, #1
 800adcc:	2b07      	cmp	r3, #7
 800adce:	9320      	str	r3, [sp, #128]	; 0x80
 800add0:	dc44      	bgt.n	800ae5c <_svfprintf_r+0xba4>
 800add2:	3408      	adds	r4, #8
 800add4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800add6:	b923      	cbnz	r3, 800ade2 <_svfprintf_r+0xb2a>
 800add8:	9b03      	ldr	r3, [sp, #12]
 800adda:	b913      	cbnz	r3, 800ade2 <_svfprintf_r+0xb2a>
 800addc:	07e8      	lsls	r0, r5, #31
 800adde:	f57f ad9c 	bpl.w	800a91a <_svfprintf_r+0x662>
 800ade2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ade4:	6023      	str	r3, [r4, #0]
 800ade6:	9b08      	ldr	r3, [sp, #32]
 800ade8:	6063      	str	r3, [r4, #4]
 800adea:	9a08      	ldr	r2, [sp, #32]
 800adec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adee:	4413      	add	r3, r2
 800adf0:	9321      	str	r3, [sp, #132]	; 0x84
 800adf2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800adf4:	3301      	adds	r3, #1
 800adf6:	2b07      	cmp	r3, #7
 800adf8:	9320      	str	r3, [sp, #128]	; 0x80
 800adfa:	dc39      	bgt.n	800ae70 <_svfprintf_r+0xbb8>
 800adfc:	f104 0308 	add.w	r3, r4, #8
 800ae00:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800ae02:	2e00      	cmp	r6, #0
 800ae04:	da19      	bge.n	800ae3a <_svfprintf_r+0xb82>
 800ae06:	4f89      	ldr	r7, [pc, #548]	; (800b02c <_svfprintf_r+0xd74>)
 800ae08:	4276      	negs	r6, r6
 800ae0a:	2410      	movs	r4, #16
 800ae0c:	2e10      	cmp	r6, #16
 800ae0e:	601f      	str	r7, [r3, #0]
 800ae10:	dc38      	bgt.n	800ae84 <_svfprintf_r+0xbcc>
 800ae12:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae14:	605e      	str	r6, [r3, #4]
 800ae16:	4416      	add	r6, r2
 800ae18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ae1a:	9621      	str	r6, [sp, #132]	; 0x84
 800ae1c:	3201      	adds	r2, #1
 800ae1e:	2a07      	cmp	r2, #7
 800ae20:	f103 0308 	add.w	r3, r3, #8
 800ae24:	9220      	str	r2, [sp, #128]	; 0x80
 800ae26:	dd08      	ble.n	800ae3a <_svfprintf_r+0xb82>
 800ae28:	aa1f      	add	r2, sp, #124	; 0x7c
 800ae2a:	4651      	mov	r1, sl
 800ae2c:	4658      	mov	r0, fp
 800ae2e:	f001 fab9 	bl	800c3a4 <__ssprint_r>
 800ae32:	2800      	cmp	r0, #0
 800ae34:	f040 81a1 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ae38:	ab2c      	add	r3, sp, #176	; 0xb0
 800ae3a:	9a03      	ldr	r2, [sp, #12]
 800ae3c:	605a      	str	r2, [r3, #4]
 800ae3e:	9903      	ldr	r1, [sp, #12]
 800ae40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae42:	f8c3 8000 	str.w	r8, [r3]
 800ae46:	440a      	add	r2, r1
 800ae48:	9221      	str	r2, [sp, #132]	; 0x84
 800ae4a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ae4c:	3201      	adds	r2, #1
 800ae4e:	2a07      	cmp	r2, #7
 800ae50:	9220      	str	r2, [sp, #128]	; 0x80
 800ae52:	f73f ad59 	bgt.w	800a908 <_svfprintf_r+0x650>
 800ae56:	f103 0408 	add.w	r4, r3, #8
 800ae5a:	e55e      	b.n	800a91a <_svfprintf_r+0x662>
 800ae5c:	aa1f      	add	r2, sp, #124	; 0x7c
 800ae5e:	4651      	mov	r1, sl
 800ae60:	4658      	mov	r0, fp
 800ae62:	f001 fa9f 	bl	800c3a4 <__ssprint_r>
 800ae66:	2800      	cmp	r0, #0
 800ae68:	f040 8187 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ae6c:	ac2c      	add	r4, sp, #176	; 0xb0
 800ae6e:	e7b1      	b.n	800add4 <_svfprintf_r+0xb1c>
 800ae70:	aa1f      	add	r2, sp, #124	; 0x7c
 800ae72:	4651      	mov	r1, sl
 800ae74:	4658      	mov	r0, fp
 800ae76:	f001 fa95 	bl	800c3a4 <__ssprint_r>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	f040 817d 	bne.w	800b17a <_svfprintf_r+0xec2>
 800ae80:	ab2c      	add	r3, sp, #176	; 0xb0
 800ae82:	e7bd      	b.n	800ae00 <_svfprintf_r+0xb48>
 800ae84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae86:	605c      	str	r4, [r3, #4]
 800ae88:	3210      	adds	r2, #16
 800ae8a:	9221      	str	r2, [sp, #132]	; 0x84
 800ae8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ae8e:	3201      	adds	r2, #1
 800ae90:	2a07      	cmp	r2, #7
 800ae92:	9220      	str	r2, [sp, #128]	; 0x80
 800ae94:	dc02      	bgt.n	800ae9c <_svfprintf_r+0xbe4>
 800ae96:	3308      	adds	r3, #8
 800ae98:	3e10      	subs	r6, #16
 800ae9a:	e7b7      	b.n	800ae0c <_svfprintf_r+0xb54>
 800ae9c:	aa1f      	add	r2, sp, #124	; 0x7c
 800ae9e:	4651      	mov	r1, sl
 800aea0:	4658      	mov	r0, fp
 800aea2:	f001 fa7f 	bl	800c3a4 <__ssprint_r>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	f040 8167 	bne.w	800b17a <_svfprintf_r+0xec2>
 800aeac:	ab2c      	add	r3, sp, #176	; 0xb0
 800aeae:	e7f3      	b.n	800ae98 <_svfprintf_r+0xbe0>
 800aeb0:	9b03      	ldr	r3, [sp, #12]
 800aeb2:	42bb      	cmp	r3, r7
 800aeb4:	bfa8      	it	ge
 800aeb6:	463b      	movge	r3, r7
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	461e      	mov	r6, r3
 800aebc:	dd0b      	ble.n	800aed6 <_svfprintf_r+0xc1e>
 800aebe:	6063      	str	r3, [r4, #4]
 800aec0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aec2:	f8c4 8000 	str.w	r8, [r4]
 800aec6:	4433      	add	r3, r6
 800aec8:	9321      	str	r3, [sp, #132]	; 0x84
 800aeca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aecc:	3301      	adds	r3, #1
 800aece:	2b07      	cmp	r3, #7
 800aed0:	9320      	str	r3, [sp, #128]	; 0x80
 800aed2:	dc5f      	bgt.n	800af94 <_svfprintf_r+0xcdc>
 800aed4:	3408      	adds	r4, #8
 800aed6:	2e00      	cmp	r6, #0
 800aed8:	bfac      	ite	ge
 800aeda:	1bbe      	subge	r6, r7, r6
 800aedc:	463e      	movlt	r6, r7
 800aede:	2e00      	cmp	r6, #0
 800aee0:	dd0f      	ble.n	800af02 <_svfprintf_r+0xc4a>
 800aee2:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800b02c <_svfprintf_r+0xd74>
 800aee6:	f8c4 9000 	str.w	r9, [r4]
 800aeea:	2e10      	cmp	r6, #16
 800aeec:	dc5c      	bgt.n	800afa8 <_svfprintf_r+0xcf0>
 800aeee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aef0:	6066      	str	r6, [r4, #4]
 800aef2:	441e      	add	r6, r3
 800aef4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aef6:	9621      	str	r6, [sp, #132]	; 0x84
 800aef8:	3301      	adds	r3, #1
 800aefa:	2b07      	cmp	r3, #7
 800aefc:	9320      	str	r3, [sp, #128]	; 0x80
 800aefe:	dc6a      	bgt.n	800afd6 <_svfprintf_r+0xd1e>
 800af00:	3408      	adds	r4, #8
 800af02:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af04:	9a03      	ldr	r2, [sp, #12]
 800af06:	4293      	cmp	r3, r2
 800af08:	db01      	blt.n	800af0e <_svfprintf_r+0xc56>
 800af0a:	07e9      	lsls	r1, r5, #31
 800af0c:	d50d      	bpl.n	800af2a <_svfprintf_r+0xc72>
 800af0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af10:	6023      	str	r3, [r4, #0]
 800af12:	9b08      	ldr	r3, [sp, #32]
 800af14:	6063      	str	r3, [r4, #4]
 800af16:	9a08      	ldr	r2, [sp, #32]
 800af18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af1a:	4413      	add	r3, r2
 800af1c:	9321      	str	r3, [sp, #132]	; 0x84
 800af1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af20:	3301      	adds	r3, #1
 800af22:	2b07      	cmp	r3, #7
 800af24:	9320      	str	r3, [sp, #128]	; 0x80
 800af26:	dc60      	bgt.n	800afea <_svfprintf_r+0xd32>
 800af28:	3408      	adds	r4, #8
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	9a03      	ldr	r2, [sp, #12]
 800af2e:	1bde      	subs	r6, r3, r7
 800af30:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af32:	1ad3      	subs	r3, r2, r3
 800af34:	429e      	cmp	r6, r3
 800af36:	bfa8      	it	ge
 800af38:	461e      	movge	r6, r3
 800af3a:	2e00      	cmp	r6, #0
 800af3c:	dd0b      	ble.n	800af56 <_svfprintf_r+0xc9e>
 800af3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af40:	6066      	str	r6, [r4, #4]
 800af42:	4433      	add	r3, r6
 800af44:	9321      	str	r3, [sp, #132]	; 0x84
 800af46:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af48:	3301      	adds	r3, #1
 800af4a:	4447      	add	r7, r8
 800af4c:	2b07      	cmp	r3, #7
 800af4e:	6027      	str	r7, [r4, #0]
 800af50:	9320      	str	r3, [sp, #128]	; 0x80
 800af52:	dc54      	bgt.n	800affe <_svfprintf_r+0xd46>
 800af54:	3408      	adds	r4, #8
 800af56:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af58:	9a03      	ldr	r2, [sp, #12]
 800af5a:	2e00      	cmp	r6, #0
 800af5c:	eba2 0303 	sub.w	r3, r2, r3
 800af60:	bfac      	ite	ge
 800af62:	1b9e      	subge	r6, r3, r6
 800af64:	461e      	movlt	r6, r3
 800af66:	2e00      	cmp	r6, #0
 800af68:	f77f acd7 	ble.w	800a91a <_svfprintf_r+0x662>
 800af6c:	4f2f      	ldr	r7, [pc, #188]	; (800b02c <_svfprintf_r+0xd74>)
 800af6e:	f04f 0810 	mov.w	r8, #16
 800af72:	2e10      	cmp	r6, #16
 800af74:	6027      	str	r7, [r4, #0]
 800af76:	f77f aee7 	ble.w	800ad48 <_svfprintf_r+0xa90>
 800af7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af7c:	f8c4 8004 	str.w	r8, [r4, #4]
 800af80:	3310      	adds	r3, #16
 800af82:	9321      	str	r3, [sp, #132]	; 0x84
 800af84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af86:	3301      	adds	r3, #1
 800af88:	2b07      	cmp	r3, #7
 800af8a:	9320      	str	r3, [sp, #128]	; 0x80
 800af8c:	dc41      	bgt.n	800b012 <_svfprintf_r+0xd5a>
 800af8e:	3408      	adds	r4, #8
 800af90:	3e10      	subs	r6, #16
 800af92:	e7ee      	b.n	800af72 <_svfprintf_r+0xcba>
 800af94:	aa1f      	add	r2, sp, #124	; 0x7c
 800af96:	4651      	mov	r1, sl
 800af98:	4658      	mov	r0, fp
 800af9a:	f001 fa03 	bl	800c3a4 <__ssprint_r>
 800af9e:	2800      	cmp	r0, #0
 800afa0:	f040 80eb 	bne.w	800b17a <_svfprintf_r+0xec2>
 800afa4:	ac2c      	add	r4, sp, #176	; 0xb0
 800afa6:	e796      	b.n	800aed6 <_svfprintf_r+0xc1e>
 800afa8:	2310      	movs	r3, #16
 800afaa:	6063      	str	r3, [r4, #4]
 800afac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afae:	3310      	adds	r3, #16
 800afb0:	9321      	str	r3, [sp, #132]	; 0x84
 800afb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800afb4:	3301      	adds	r3, #1
 800afb6:	2b07      	cmp	r3, #7
 800afb8:	9320      	str	r3, [sp, #128]	; 0x80
 800afba:	dc02      	bgt.n	800afc2 <_svfprintf_r+0xd0a>
 800afbc:	3408      	adds	r4, #8
 800afbe:	3e10      	subs	r6, #16
 800afc0:	e791      	b.n	800aee6 <_svfprintf_r+0xc2e>
 800afc2:	aa1f      	add	r2, sp, #124	; 0x7c
 800afc4:	4651      	mov	r1, sl
 800afc6:	4658      	mov	r0, fp
 800afc8:	f001 f9ec 	bl	800c3a4 <__ssprint_r>
 800afcc:	2800      	cmp	r0, #0
 800afce:	f040 80d4 	bne.w	800b17a <_svfprintf_r+0xec2>
 800afd2:	ac2c      	add	r4, sp, #176	; 0xb0
 800afd4:	e7f3      	b.n	800afbe <_svfprintf_r+0xd06>
 800afd6:	aa1f      	add	r2, sp, #124	; 0x7c
 800afd8:	4651      	mov	r1, sl
 800afda:	4658      	mov	r0, fp
 800afdc:	f001 f9e2 	bl	800c3a4 <__ssprint_r>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	f040 80ca 	bne.w	800b17a <_svfprintf_r+0xec2>
 800afe6:	ac2c      	add	r4, sp, #176	; 0xb0
 800afe8:	e78b      	b.n	800af02 <_svfprintf_r+0xc4a>
 800afea:	aa1f      	add	r2, sp, #124	; 0x7c
 800afec:	4651      	mov	r1, sl
 800afee:	4658      	mov	r0, fp
 800aff0:	f001 f9d8 	bl	800c3a4 <__ssprint_r>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	f040 80c0 	bne.w	800b17a <_svfprintf_r+0xec2>
 800affa:	ac2c      	add	r4, sp, #176	; 0xb0
 800affc:	e795      	b.n	800af2a <_svfprintf_r+0xc72>
 800affe:	aa1f      	add	r2, sp, #124	; 0x7c
 800b000:	4651      	mov	r1, sl
 800b002:	4658      	mov	r0, fp
 800b004:	f001 f9ce 	bl	800c3a4 <__ssprint_r>
 800b008:	2800      	cmp	r0, #0
 800b00a:	f040 80b6 	bne.w	800b17a <_svfprintf_r+0xec2>
 800b00e:	ac2c      	add	r4, sp, #176	; 0xb0
 800b010:	e7a1      	b.n	800af56 <_svfprintf_r+0xc9e>
 800b012:	aa1f      	add	r2, sp, #124	; 0x7c
 800b014:	4651      	mov	r1, sl
 800b016:	4658      	mov	r0, fp
 800b018:	f001 f9c4 	bl	800c3a4 <__ssprint_r>
 800b01c:	2800      	cmp	r0, #0
 800b01e:	f040 80ac 	bne.w	800b17a <_svfprintf_r+0xec2>
 800b022:	ac2c      	add	r4, sp, #176	; 0xb0
 800b024:	e7b4      	b.n	800af90 <_svfprintf_r+0xcd8>
 800b026:	bf00      	nop
 800b028:	0800c74a 	.word	0x0800c74a
 800b02c:	0800c970 	.word	0x0800c970
 800b030:	9b03      	ldr	r3, [sp, #12]
 800b032:	2b01      	cmp	r3, #1
 800b034:	dc01      	bgt.n	800b03a <_svfprintf_r+0xd82>
 800b036:	07ea      	lsls	r2, r5, #31
 800b038:	d576      	bpl.n	800b128 <_svfprintf_r+0xe70>
 800b03a:	2301      	movs	r3, #1
 800b03c:	6063      	str	r3, [r4, #4]
 800b03e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b040:	f8c4 8000 	str.w	r8, [r4]
 800b044:	3301      	adds	r3, #1
 800b046:	9321      	str	r3, [sp, #132]	; 0x84
 800b048:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b04a:	3301      	adds	r3, #1
 800b04c:	2b07      	cmp	r3, #7
 800b04e:	9320      	str	r3, [sp, #128]	; 0x80
 800b050:	dc36      	bgt.n	800b0c0 <_svfprintf_r+0xe08>
 800b052:	3408      	adds	r4, #8
 800b054:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	9b08      	ldr	r3, [sp, #32]
 800b05a:	6063      	str	r3, [r4, #4]
 800b05c:	9a08      	ldr	r2, [sp, #32]
 800b05e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b060:	4413      	add	r3, r2
 800b062:	9321      	str	r3, [sp, #132]	; 0x84
 800b064:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b066:	3301      	adds	r3, #1
 800b068:	2b07      	cmp	r3, #7
 800b06a:	9320      	str	r3, [sp, #128]	; 0x80
 800b06c:	dc31      	bgt.n	800b0d2 <_svfprintf_r+0xe1a>
 800b06e:	3408      	adds	r4, #8
 800b070:	2300      	movs	r3, #0
 800b072:	2200      	movs	r2, #0
 800b074:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b078:	f7f5 fd42 	bl	8000b00 <__aeabi_dcmpeq>
 800b07c:	9b03      	ldr	r3, [sp, #12]
 800b07e:	1e5e      	subs	r6, r3, #1
 800b080:	2800      	cmp	r0, #0
 800b082:	d12f      	bne.n	800b0e4 <_svfprintf_r+0xe2c>
 800b084:	f108 0301 	add.w	r3, r8, #1
 800b088:	e884 0048 	stmia.w	r4, {r3, r6}
 800b08c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b08e:	9a03      	ldr	r2, [sp, #12]
 800b090:	3b01      	subs	r3, #1
 800b092:	4413      	add	r3, r2
 800b094:	9321      	str	r3, [sp, #132]	; 0x84
 800b096:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b098:	3301      	adds	r3, #1
 800b09a:	2b07      	cmp	r3, #7
 800b09c:	9320      	str	r3, [sp, #128]	; 0x80
 800b09e:	dd4a      	ble.n	800b136 <_svfprintf_r+0xe7e>
 800b0a0:	aa1f      	add	r2, sp, #124	; 0x7c
 800b0a2:	4651      	mov	r1, sl
 800b0a4:	4658      	mov	r0, fp
 800b0a6:	f001 f97d 	bl	800c3a4 <__ssprint_r>
 800b0aa:	2800      	cmp	r0, #0
 800b0ac:	d165      	bne.n	800b17a <_svfprintf_r+0xec2>
 800b0ae:	ac2c      	add	r4, sp, #176	; 0xb0
 800b0b0:	ab1b      	add	r3, sp, #108	; 0x6c
 800b0b2:	6023      	str	r3, [r4, #0]
 800b0b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0b6:	6063      	str	r3, [r4, #4]
 800b0b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0bc:	4413      	add	r3, r2
 800b0be:	e41c      	b.n	800a8fa <_svfprintf_r+0x642>
 800b0c0:	aa1f      	add	r2, sp, #124	; 0x7c
 800b0c2:	4651      	mov	r1, sl
 800b0c4:	4658      	mov	r0, fp
 800b0c6:	f001 f96d 	bl	800c3a4 <__ssprint_r>
 800b0ca:	2800      	cmp	r0, #0
 800b0cc:	d155      	bne.n	800b17a <_svfprintf_r+0xec2>
 800b0ce:	ac2c      	add	r4, sp, #176	; 0xb0
 800b0d0:	e7c0      	b.n	800b054 <_svfprintf_r+0xd9c>
 800b0d2:	aa1f      	add	r2, sp, #124	; 0x7c
 800b0d4:	4651      	mov	r1, sl
 800b0d6:	4658      	mov	r0, fp
 800b0d8:	f001 f964 	bl	800c3a4 <__ssprint_r>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d14c      	bne.n	800b17a <_svfprintf_r+0xec2>
 800b0e0:	ac2c      	add	r4, sp, #176	; 0xb0
 800b0e2:	e7c5      	b.n	800b070 <_svfprintf_r+0xdb8>
 800b0e4:	2e00      	cmp	r6, #0
 800b0e6:	dde3      	ble.n	800b0b0 <_svfprintf_r+0xdf8>
 800b0e8:	4f59      	ldr	r7, [pc, #356]	; (800b250 <_svfprintf_r+0xf98>)
 800b0ea:	f04f 0810 	mov.w	r8, #16
 800b0ee:	2e10      	cmp	r6, #16
 800b0f0:	6027      	str	r7, [r4, #0]
 800b0f2:	dc04      	bgt.n	800b0fe <_svfprintf_r+0xe46>
 800b0f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0f6:	6066      	str	r6, [r4, #4]
 800b0f8:	441e      	add	r6, r3
 800b0fa:	9621      	str	r6, [sp, #132]	; 0x84
 800b0fc:	e7cb      	b.n	800b096 <_svfprintf_r+0xdde>
 800b0fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b100:	f8c4 8004 	str.w	r8, [r4, #4]
 800b104:	3310      	adds	r3, #16
 800b106:	9321      	str	r3, [sp, #132]	; 0x84
 800b108:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b10a:	3301      	adds	r3, #1
 800b10c:	2b07      	cmp	r3, #7
 800b10e:	9320      	str	r3, [sp, #128]	; 0x80
 800b110:	dc02      	bgt.n	800b118 <_svfprintf_r+0xe60>
 800b112:	3408      	adds	r4, #8
 800b114:	3e10      	subs	r6, #16
 800b116:	e7ea      	b.n	800b0ee <_svfprintf_r+0xe36>
 800b118:	aa1f      	add	r2, sp, #124	; 0x7c
 800b11a:	4651      	mov	r1, sl
 800b11c:	4658      	mov	r0, fp
 800b11e:	f001 f941 	bl	800c3a4 <__ssprint_r>
 800b122:	bb50      	cbnz	r0, 800b17a <_svfprintf_r+0xec2>
 800b124:	ac2c      	add	r4, sp, #176	; 0xb0
 800b126:	e7f5      	b.n	800b114 <_svfprintf_r+0xe5c>
 800b128:	2301      	movs	r3, #1
 800b12a:	6063      	str	r3, [r4, #4]
 800b12c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b12e:	f8c4 8000 	str.w	r8, [r4]
 800b132:	3301      	adds	r3, #1
 800b134:	e7ae      	b.n	800b094 <_svfprintf_r+0xddc>
 800b136:	3408      	adds	r4, #8
 800b138:	e7ba      	b.n	800b0b0 <_svfprintf_r+0xdf8>
 800b13a:	3408      	adds	r4, #8
 800b13c:	f7ff bbed 	b.w	800a91a <_svfprintf_r+0x662>
 800b140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b142:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b144:	1a9d      	subs	r5, r3, r2
 800b146:	2d00      	cmp	r5, #0
 800b148:	f77f abea 	ble.w	800a920 <_svfprintf_r+0x668>
 800b14c:	2610      	movs	r6, #16
 800b14e:	4b41      	ldr	r3, [pc, #260]	; (800b254 <_svfprintf_r+0xf9c>)
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	2d10      	cmp	r5, #16
 800b154:	dc1b      	bgt.n	800b18e <_svfprintf_r+0xed6>
 800b156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b158:	6065      	str	r5, [r4, #4]
 800b15a:	441d      	add	r5, r3
 800b15c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b15e:	9521      	str	r5, [sp, #132]	; 0x84
 800b160:	3301      	adds	r3, #1
 800b162:	2b07      	cmp	r3, #7
 800b164:	9320      	str	r3, [sp, #128]	; 0x80
 800b166:	f77f abdb 	ble.w	800a920 <_svfprintf_r+0x668>
 800b16a:	aa1f      	add	r2, sp, #124	; 0x7c
 800b16c:	4651      	mov	r1, sl
 800b16e:	4658      	mov	r0, fp
 800b170:	f001 f918 	bl	800c3a4 <__ssprint_r>
 800b174:	2800      	cmp	r0, #0
 800b176:	f43f abd3 	beq.w	800a920 <_svfprintf_r+0x668>
 800b17a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800b17e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b184:	bf18      	it	ne
 800b186:	f04f 33ff 	movne.w	r3, #4294967295
 800b18a:	f7ff b8b9 	b.w	800a300 <_svfprintf_r+0x48>
 800b18e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b190:	6066      	str	r6, [r4, #4]
 800b192:	3310      	adds	r3, #16
 800b194:	9321      	str	r3, [sp, #132]	; 0x84
 800b196:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b198:	3301      	adds	r3, #1
 800b19a:	2b07      	cmp	r3, #7
 800b19c:	9320      	str	r3, [sp, #128]	; 0x80
 800b19e:	dc02      	bgt.n	800b1a6 <_svfprintf_r+0xeee>
 800b1a0:	3408      	adds	r4, #8
 800b1a2:	3d10      	subs	r5, #16
 800b1a4:	e7d3      	b.n	800b14e <_svfprintf_r+0xe96>
 800b1a6:	aa1f      	add	r2, sp, #124	; 0x7c
 800b1a8:	4651      	mov	r1, sl
 800b1aa:	4658      	mov	r0, fp
 800b1ac:	f001 f8fa 	bl	800c3a4 <__ssprint_r>
 800b1b0:	2800      	cmp	r0, #0
 800b1b2:	d1e2      	bne.n	800b17a <_svfprintf_r+0xec2>
 800b1b4:	ac2c      	add	r4, sp, #176	; 0xb0
 800b1b6:	e7f4      	b.n	800b1a2 <_svfprintf_r+0xeea>
 800b1b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d0dd      	beq.n	800b17a <_svfprintf_r+0xec2>
 800b1be:	aa1f      	add	r2, sp, #124	; 0x7c
 800b1c0:	4651      	mov	r1, sl
 800b1c2:	4658      	mov	r0, fp
 800b1c4:	f001 f8ee 	bl	800c3a4 <__ssprint_r>
 800b1c8:	e7d7      	b.n	800b17a <_svfprintf_r+0xec2>
 800b1ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	f7f5 fcc7 	bl	8000b64 <__aeabi_dcmpun>
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	f43f aa44 	beq.w	800a664 <_svfprintf_r+0x3ac>
 800b1dc:	4b1e      	ldr	r3, [pc, #120]	; (800b258 <_svfprintf_r+0xfa0>)
 800b1de:	4a1f      	ldr	r2, [pc, #124]	; (800b25c <_svfprintf_r+0xfa4>)
 800b1e0:	f7ff ba34 	b.w	800a64c <_svfprintf_r+0x394>
 800b1e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b1e6:	eba3 0308 	sub.w	r3, r3, r8
 800b1ea:	9303      	str	r3, [sp, #12]
 800b1ec:	f7ff bab5 	b.w	800a75a <_svfprintf_r+0x4a2>
 800b1f0:	ea56 0207 	orrs.w	r2, r6, r7
 800b1f4:	950b      	str	r5, [sp, #44]	; 0x2c
 800b1f6:	f43f ac2b 	beq.w	800aa50 <_svfprintf_r+0x798>
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	f43f ac9d 	beq.w	800ab3a <_svfprintf_r+0x882>
 800b200:	2b02      	cmp	r3, #2
 800b202:	f43f acbd 	beq.w	800ab80 <_svfprintf_r+0x8c8>
 800b206:	ab2c      	add	r3, sp, #176	; 0xb0
 800b208:	08f1      	lsrs	r1, r6, #3
 800b20a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800b20e:	08f8      	lsrs	r0, r7, #3
 800b210:	f006 0207 	and.w	r2, r6, #7
 800b214:	4607      	mov	r7, r0
 800b216:	460e      	mov	r6, r1
 800b218:	3230      	adds	r2, #48	; 0x30
 800b21a:	ea56 0107 	orrs.w	r1, r6, r7
 800b21e:	f103 38ff 	add.w	r8, r3, #4294967295
 800b222:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b226:	f47f ac86 	bne.w	800ab36 <_svfprintf_r+0x87e>
 800b22a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b22c:	07c9      	lsls	r1, r1, #31
 800b22e:	d506      	bpl.n	800b23e <_svfprintf_r+0xf86>
 800b230:	2a30      	cmp	r2, #48	; 0x30
 800b232:	d004      	beq.n	800b23e <_svfprintf_r+0xf86>
 800b234:	2230      	movs	r2, #48	; 0x30
 800b236:	f808 2c01 	strb.w	r2, [r8, #-1]
 800b23a:	f1a3 0802 	sub.w	r8, r3, #2
 800b23e:	464e      	mov	r6, r9
 800b240:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800b244:	eba9 0908 	sub.w	r9, r9, r8
 800b248:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b24a:	2700      	movs	r7, #0
 800b24c:	f7ff bad1 	b.w	800a7f2 <_svfprintf_r+0x53a>
 800b250:	0800c970 	.word	0x0800c970
 800b254:	0800c960 	.word	0x0800c960
 800b258:	0800c720 	.word	0x0800c720
 800b25c:	0800c724 	.word	0x0800c724

0800b260 <__submore>:
 800b260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b264:	460c      	mov	r4, r1
 800b266:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b268:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b26c:	4299      	cmp	r1, r3
 800b26e:	d11e      	bne.n	800b2ae <__submore+0x4e>
 800b270:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b274:	f7fc ffdc 	bl	8008230 <_malloc_r>
 800b278:	b918      	cbnz	r0, 800b282 <__submore+0x22>
 800b27a:	f04f 30ff 	mov.w	r0, #4294967295
 800b27e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b286:	63a3      	str	r3, [r4, #56]	; 0x38
 800b288:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b28c:	6360      	str	r0, [r4, #52]	; 0x34
 800b28e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b292:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b296:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b29a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b29e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b2a2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b2a6:	6020      	str	r0, [r4, #0]
 800b2a8:	2000      	movs	r0, #0
 800b2aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2ae:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b2b0:	0077      	lsls	r7, r6, #1
 800b2b2:	463a      	mov	r2, r7
 800b2b4:	f000 fee4 	bl	800c080 <_realloc_r>
 800b2b8:	4605      	mov	r5, r0
 800b2ba:	2800      	cmp	r0, #0
 800b2bc:	d0dd      	beq.n	800b27a <__submore+0x1a>
 800b2be:	eb00 0806 	add.w	r8, r0, r6
 800b2c2:	4601      	mov	r1, r0
 800b2c4:	4632      	mov	r2, r6
 800b2c6:	4640      	mov	r0, r8
 800b2c8:	f7fd f9fe 	bl	80086c8 <memcpy>
 800b2cc:	f8c4 8000 	str.w	r8, [r4]
 800b2d0:	6365      	str	r5, [r4, #52]	; 0x34
 800b2d2:	63a7      	str	r7, [r4, #56]	; 0x38
 800b2d4:	e7e8      	b.n	800b2a8 <__submore+0x48>
	...

0800b2d8 <_ungetc_r>:
 800b2d8:	b570      	push	{r4, r5, r6, lr}
 800b2da:	460d      	mov	r5, r1
 800b2dc:	3101      	adds	r1, #1
 800b2de:	4606      	mov	r6, r0
 800b2e0:	4614      	mov	r4, r2
 800b2e2:	d103      	bne.n	800b2ec <_ungetc_r+0x14>
 800b2e4:	f04f 35ff 	mov.w	r5, #4294967295
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	bd70      	pop	{r4, r5, r6, pc}
 800b2ec:	b118      	cbz	r0, 800b2f6 <_ungetc_r+0x1e>
 800b2ee:	6983      	ldr	r3, [r0, #24]
 800b2f0:	b90b      	cbnz	r3, 800b2f6 <_ungetc_r+0x1e>
 800b2f2:	f7fc fc9f 	bl	8007c34 <__sinit>
 800b2f6:	4b45      	ldr	r3, [pc, #276]	; (800b40c <_ungetc_r+0x134>)
 800b2f8:	429c      	cmp	r4, r3
 800b2fa:	d127      	bne.n	800b34c <_ungetc_r+0x74>
 800b2fc:	6874      	ldr	r4, [r6, #4]
 800b2fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b300:	07da      	lsls	r2, r3, #31
 800b302:	d405      	bmi.n	800b310 <_ungetc_r+0x38>
 800b304:	89a3      	ldrh	r3, [r4, #12]
 800b306:	059b      	lsls	r3, r3, #22
 800b308:	d402      	bmi.n	800b310 <_ungetc_r+0x38>
 800b30a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b30c:	f7fc ff1a 	bl	8008144 <__retarget_lock_acquire_recursive>
 800b310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b314:	0498      	lsls	r0, r3, #18
 800b316:	d406      	bmi.n	800b326 <_ungetc_r+0x4e>
 800b318:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b31c:	81a3      	strh	r3, [r4, #12]
 800b31e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b320:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b324:	6663      	str	r3, [r4, #100]	; 0x64
 800b326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b32a:	f023 0320 	bic.w	r3, r3, #32
 800b32e:	81a3      	strh	r3, [r4, #12]
 800b330:	b29b      	uxth	r3, r3
 800b332:	0759      	lsls	r1, r3, #29
 800b334:	d42a      	bmi.n	800b38c <_ungetc_r+0xb4>
 800b336:	06da      	lsls	r2, r3, #27
 800b338:	d412      	bmi.n	800b360 <_ungetc_r+0x88>
 800b33a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b33c:	07d5      	lsls	r5, r2, #31
 800b33e:	d4d1      	bmi.n	800b2e4 <_ungetc_r+0xc>
 800b340:	0598      	lsls	r0, r3, #22
 800b342:	d4cf      	bmi.n	800b2e4 <_ungetc_r+0xc>
 800b344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b346:	f7fc fefe 	bl	8008146 <__retarget_lock_release_recursive>
 800b34a:	e7cb      	b.n	800b2e4 <_ungetc_r+0xc>
 800b34c:	4b30      	ldr	r3, [pc, #192]	; (800b410 <_ungetc_r+0x138>)
 800b34e:	429c      	cmp	r4, r3
 800b350:	d101      	bne.n	800b356 <_ungetc_r+0x7e>
 800b352:	68b4      	ldr	r4, [r6, #8]
 800b354:	e7d3      	b.n	800b2fe <_ungetc_r+0x26>
 800b356:	4b2f      	ldr	r3, [pc, #188]	; (800b414 <_ungetc_r+0x13c>)
 800b358:	429c      	cmp	r4, r3
 800b35a:	bf08      	it	eq
 800b35c:	68f4      	ldreq	r4, [r6, #12]
 800b35e:	e7ce      	b.n	800b2fe <_ungetc_r+0x26>
 800b360:	0719      	lsls	r1, r3, #28
 800b362:	d50f      	bpl.n	800b384 <_ungetc_r+0xac>
 800b364:	4621      	mov	r1, r4
 800b366:	4630      	mov	r0, r6
 800b368:	f7fc fbbe 	bl	8007ae8 <_fflush_r>
 800b36c:	b120      	cbz	r0, 800b378 <_ungetc_r+0xa0>
 800b36e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b370:	07da      	lsls	r2, r3, #31
 800b372:	d4b7      	bmi.n	800b2e4 <_ungetc_r+0xc>
 800b374:	89a3      	ldrh	r3, [r4, #12]
 800b376:	e7e3      	b.n	800b340 <_ungetc_r+0x68>
 800b378:	89a3      	ldrh	r3, [r4, #12]
 800b37a:	60a0      	str	r0, [r4, #8]
 800b37c:	f023 0308 	bic.w	r3, r3, #8
 800b380:	81a3      	strh	r3, [r4, #12]
 800b382:	61a0      	str	r0, [r4, #24]
 800b384:	89a3      	ldrh	r3, [r4, #12]
 800b386:	f043 0304 	orr.w	r3, r3, #4
 800b38a:	81a3      	strh	r3, [r4, #12]
 800b38c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b38e:	6862      	ldr	r2, [r4, #4]
 800b390:	b2ed      	uxtb	r5, r5
 800b392:	b1db      	cbz	r3, 800b3cc <_ungetc_r+0xf4>
 800b394:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b396:	429a      	cmp	r2, r3
 800b398:	db05      	blt.n	800b3a6 <_ungetc_r+0xce>
 800b39a:	4621      	mov	r1, r4
 800b39c:	4630      	mov	r0, r6
 800b39e:	f7ff ff5f 	bl	800b260 <__submore>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d1e3      	bne.n	800b36e <_ungetc_r+0x96>
 800b3a6:	6823      	ldr	r3, [r4, #0]
 800b3a8:	1e5a      	subs	r2, r3, #1
 800b3aa:	6022      	str	r2, [r4, #0]
 800b3ac:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b3b0:	6863      	ldr	r3, [r4, #4]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	6063      	str	r3, [r4, #4]
 800b3b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3b8:	f013 0f01 	tst.w	r3, #1
 800b3bc:	d194      	bne.n	800b2e8 <_ungetc_r+0x10>
 800b3be:	89a3      	ldrh	r3, [r4, #12]
 800b3c0:	059b      	lsls	r3, r3, #22
 800b3c2:	d491      	bmi.n	800b2e8 <_ungetc_r+0x10>
 800b3c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3c6:	f7fc febe 	bl	8008146 <__retarget_lock_release_recursive>
 800b3ca:	e78d      	b.n	800b2e8 <_ungetc_r+0x10>
 800b3cc:	6920      	ldr	r0, [r4, #16]
 800b3ce:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b3d0:	6823      	ldr	r3, [r4, #0]
 800b3d2:	b160      	cbz	r0, 800b3ee <_ungetc_r+0x116>
 800b3d4:	4298      	cmp	r0, r3
 800b3d6:	d20a      	bcs.n	800b3ee <_ungetc_r+0x116>
 800b3d8:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800b3dc:	42a8      	cmp	r0, r5
 800b3de:	d106      	bne.n	800b3ee <_ungetc_r+0x116>
 800b3e0:	3b01      	subs	r3, #1
 800b3e2:	3201      	adds	r2, #1
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	6062      	str	r2, [r4, #4]
 800b3e8:	f011 0f01 	tst.w	r1, #1
 800b3ec:	e7e6      	b.n	800b3bc <_ungetc_r+0xe4>
 800b3ee:	63e3      	str	r3, [r4, #60]	; 0x3c
 800b3f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3f4:	6363      	str	r3, [r4, #52]	; 0x34
 800b3f6:	2303      	movs	r3, #3
 800b3f8:	63a3      	str	r3, [r4, #56]	; 0x38
 800b3fa:	4623      	mov	r3, r4
 800b3fc:	6422      	str	r2, [r4, #64]	; 0x40
 800b3fe:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	2301      	movs	r3, #1
 800b406:	6063      	str	r3, [r4, #4]
 800b408:	e7ee      	b.n	800b3e8 <_ungetc_r+0x110>
 800b40a:	bf00      	nop
 800b40c:	0800c7c4 	.word	0x0800c7c4
 800b410:	0800c7e4 	.word	0x0800c7e4
 800b414:	0800c7a4 	.word	0x0800c7a4

0800b418 <__sprint_r>:
 800b418:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b41c:	6893      	ldr	r3, [r2, #8]
 800b41e:	4680      	mov	r8, r0
 800b420:	460f      	mov	r7, r1
 800b422:	4614      	mov	r4, r2
 800b424:	b91b      	cbnz	r3, 800b42e <__sprint_r+0x16>
 800b426:	6053      	str	r3, [r2, #4]
 800b428:	4618      	mov	r0, r3
 800b42a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b430:	049d      	lsls	r5, r3, #18
 800b432:	d523      	bpl.n	800b47c <__sprint_r+0x64>
 800b434:	6815      	ldr	r5, [r2, #0]
 800b436:	68a0      	ldr	r0, [r4, #8]
 800b438:	3508      	adds	r5, #8
 800b43a:	b920      	cbnz	r0, 800b446 <__sprint_r+0x2e>
 800b43c:	2300      	movs	r3, #0
 800b43e:	60a3      	str	r3, [r4, #8]
 800b440:	6063      	str	r3, [r4, #4]
 800b442:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b446:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800b44a:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800b44e:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b452:	f04f 0900 	mov.w	r9, #0
 800b456:	45ca      	cmp	sl, r9
 800b458:	dc05      	bgt.n	800b466 <__sprint_r+0x4e>
 800b45a:	68a3      	ldr	r3, [r4, #8]
 800b45c:	f026 0603 	bic.w	r6, r6, #3
 800b460:	1b9e      	subs	r6, r3, r6
 800b462:	60a6      	str	r6, [r4, #8]
 800b464:	e7e7      	b.n	800b436 <__sprint_r+0x1e>
 800b466:	463a      	mov	r2, r7
 800b468:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b46c:	4640      	mov	r0, r8
 800b46e:	f000 f912 	bl	800b696 <_fputwc_r>
 800b472:	1c43      	adds	r3, r0, #1
 800b474:	d0e2      	beq.n	800b43c <__sprint_r+0x24>
 800b476:	f109 0901 	add.w	r9, r9, #1
 800b47a:	e7ec      	b.n	800b456 <__sprint_r+0x3e>
 800b47c:	f000 f946 	bl	800b70c <__sfvwrite_r>
 800b480:	e7dc      	b.n	800b43c <__sprint_r+0x24>

0800b482 <__ascii_wctomb>:
 800b482:	b149      	cbz	r1, 800b498 <__ascii_wctomb+0x16>
 800b484:	2aff      	cmp	r2, #255	; 0xff
 800b486:	bf85      	ittet	hi
 800b488:	238a      	movhi	r3, #138	; 0x8a
 800b48a:	6003      	strhi	r3, [r0, #0]
 800b48c:	700a      	strbls	r2, [r1, #0]
 800b48e:	f04f 30ff 	movhi.w	r0, #4294967295
 800b492:	bf98      	it	ls
 800b494:	2001      	movls	r0, #1
 800b496:	4770      	bx	lr
 800b498:	4608      	mov	r0, r1
 800b49a:	4770      	bx	lr

0800b49c <_write_r>:
 800b49c:	b538      	push	{r3, r4, r5, lr}
 800b49e:	4c07      	ldr	r4, [pc, #28]	; (800b4bc <_write_r+0x20>)
 800b4a0:	4605      	mov	r5, r0
 800b4a2:	4608      	mov	r0, r1
 800b4a4:	4611      	mov	r1, r2
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	6022      	str	r2, [r4, #0]
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	f7f9 fae0 	bl	8004a70 <_write>
 800b4b0:	1c43      	adds	r3, r0, #1
 800b4b2:	d102      	bne.n	800b4ba <_write_r+0x1e>
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	b103      	cbz	r3, 800b4ba <_write_r+0x1e>
 800b4b8:	602b      	str	r3, [r5, #0]
 800b4ba:	bd38      	pop	{r3, r4, r5, pc}
 800b4bc:	2000093c 	.word	0x2000093c

0800b4c0 <_calloc_r>:
 800b4c0:	b510      	push	{r4, lr}
 800b4c2:	4351      	muls	r1, r2
 800b4c4:	f7fc feb4 	bl	8008230 <_malloc_r>
 800b4c8:	4604      	mov	r4, r0
 800b4ca:	b198      	cbz	r0, 800b4f4 <_calloc_r+0x34>
 800b4cc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b4d0:	f022 0203 	bic.w	r2, r2, #3
 800b4d4:	3a04      	subs	r2, #4
 800b4d6:	2a24      	cmp	r2, #36	; 0x24
 800b4d8:	d81b      	bhi.n	800b512 <_calloc_r+0x52>
 800b4da:	2a13      	cmp	r2, #19
 800b4dc:	d917      	bls.n	800b50e <_calloc_r+0x4e>
 800b4de:	2100      	movs	r1, #0
 800b4e0:	2a1b      	cmp	r2, #27
 800b4e2:	6001      	str	r1, [r0, #0]
 800b4e4:	6041      	str	r1, [r0, #4]
 800b4e6:	d807      	bhi.n	800b4f8 <_calloc_r+0x38>
 800b4e8:	f100 0308 	add.w	r3, r0, #8
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	601a      	str	r2, [r3, #0]
 800b4f0:	605a      	str	r2, [r3, #4]
 800b4f2:	609a      	str	r2, [r3, #8]
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	bd10      	pop	{r4, pc}
 800b4f8:	2a24      	cmp	r2, #36	; 0x24
 800b4fa:	6081      	str	r1, [r0, #8]
 800b4fc:	60c1      	str	r1, [r0, #12]
 800b4fe:	bf11      	iteee	ne
 800b500:	f100 0310 	addne.w	r3, r0, #16
 800b504:	6101      	streq	r1, [r0, #16]
 800b506:	f100 0318 	addeq.w	r3, r0, #24
 800b50a:	6141      	streq	r1, [r0, #20]
 800b50c:	e7ee      	b.n	800b4ec <_calloc_r+0x2c>
 800b50e:	4603      	mov	r3, r0
 800b510:	e7ec      	b.n	800b4ec <_calloc_r+0x2c>
 800b512:	2100      	movs	r1, #0
 800b514:	f7f9 fd1c 	bl	8004f50 <memset>
 800b518:	e7ec      	b.n	800b4f4 <_calloc_r+0x34>
	...

0800b51c <_close_r>:
 800b51c:	b538      	push	{r3, r4, r5, lr}
 800b51e:	4c06      	ldr	r4, [pc, #24]	; (800b538 <_close_r+0x1c>)
 800b520:	2300      	movs	r3, #0
 800b522:	4605      	mov	r5, r0
 800b524:	4608      	mov	r0, r1
 800b526:	6023      	str	r3, [r4, #0]
 800b528:	f7f9 faca 	bl	8004ac0 <_close>
 800b52c:	1c43      	adds	r3, r0, #1
 800b52e:	d102      	bne.n	800b536 <_close_r+0x1a>
 800b530:	6823      	ldr	r3, [r4, #0]
 800b532:	b103      	cbz	r3, 800b536 <_close_r+0x1a>
 800b534:	602b      	str	r3, [r5, #0]
 800b536:	bd38      	pop	{r3, r4, r5, pc}
 800b538:	2000093c 	.word	0x2000093c

0800b53c <_fclose_r>:
 800b53c:	b570      	push	{r4, r5, r6, lr}
 800b53e:	4605      	mov	r5, r0
 800b540:	460c      	mov	r4, r1
 800b542:	b911      	cbnz	r1, 800b54a <_fclose_r+0xe>
 800b544:	2600      	movs	r6, #0
 800b546:	4630      	mov	r0, r6
 800b548:	bd70      	pop	{r4, r5, r6, pc}
 800b54a:	b118      	cbz	r0, 800b554 <_fclose_r+0x18>
 800b54c:	6983      	ldr	r3, [r0, #24]
 800b54e:	b90b      	cbnz	r3, 800b554 <_fclose_r+0x18>
 800b550:	f7fc fb70 	bl	8007c34 <__sinit>
 800b554:	4b2c      	ldr	r3, [pc, #176]	; (800b608 <_fclose_r+0xcc>)
 800b556:	429c      	cmp	r4, r3
 800b558:	d114      	bne.n	800b584 <_fclose_r+0x48>
 800b55a:	686c      	ldr	r4, [r5, #4]
 800b55c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b55e:	07d8      	lsls	r0, r3, #31
 800b560:	d405      	bmi.n	800b56e <_fclose_r+0x32>
 800b562:	89a3      	ldrh	r3, [r4, #12]
 800b564:	0599      	lsls	r1, r3, #22
 800b566:	d402      	bmi.n	800b56e <_fclose_r+0x32>
 800b568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b56a:	f7fc fdeb 	bl	8008144 <__retarget_lock_acquire_recursive>
 800b56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b572:	b98b      	cbnz	r3, 800b598 <_fclose_r+0x5c>
 800b574:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800b576:	f016 0601 	ands.w	r6, r6, #1
 800b57a:	d1e3      	bne.n	800b544 <_fclose_r+0x8>
 800b57c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b57e:	f7fc fde2 	bl	8008146 <__retarget_lock_release_recursive>
 800b582:	e7e0      	b.n	800b546 <_fclose_r+0xa>
 800b584:	4b21      	ldr	r3, [pc, #132]	; (800b60c <_fclose_r+0xd0>)
 800b586:	429c      	cmp	r4, r3
 800b588:	d101      	bne.n	800b58e <_fclose_r+0x52>
 800b58a:	68ac      	ldr	r4, [r5, #8]
 800b58c:	e7e6      	b.n	800b55c <_fclose_r+0x20>
 800b58e:	4b20      	ldr	r3, [pc, #128]	; (800b610 <_fclose_r+0xd4>)
 800b590:	429c      	cmp	r4, r3
 800b592:	bf08      	it	eq
 800b594:	68ec      	ldreq	r4, [r5, #12]
 800b596:	e7e1      	b.n	800b55c <_fclose_r+0x20>
 800b598:	4621      	mov	r1, r4
 800b59a:	4628      	mov	r0, r5
 800b59c:	f7fc fa12 	bl	80079c4 <__sflush_r>
 800b5a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b5a2:	4606      	mov	r6, r0
 800b5a4:	b133      	cbz	r3, 800b5b4 <_fclose_r+0x78>
 800b5a6:	6a21      	ldr	r1, [r4, #32]
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	4798      	blx	r3
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	bfb8      	it	lt
 800b5b0:	f04f 36ff 	movlt.w	r6, #4294967295
 800b5b4:	89a3      	ldrh	r3, [r4, #12]
 800b5b6:	061a      	lsls	r2, r3, #24
 800b5b8:	d503      	bpl.n	800b5c2 <_fclose_r+0x86>
 800b5ba:	6921      	ldr	r1, [r4, #16]
 800b5bc:	4628      	mov	r0, r5
 800b5be:	f7fc fc8b 	bl	8007ed8 <_free_r>
 800b5c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5c4:	b141      	cbz	r1, 800b5d8 <_fclose_r+0x9c>
 800b5c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b5ca:	4299      	cmp	r1, r3
 800b5cc:	d002      	beq.n	800b5d4 <_fclose_r+0x98>
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	f7fc fc82 	bl	8007ed8 <_free_r>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	6363      	str	r3, [r4, #52]	; 0x34
 800b5d8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b5da:	b121      	cbz	r1, 800b5e6 <_fclose_r+0xaa>
 800b5dc:	4628      	mov	r0, r5
 800b5de:	f7fc fc7b 	bl	8007ed8 <_free_r>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	64a3      	str	r3, [r4, #72]	; 0x48
 800b5e6:	f7fc fb0d 	bl	8007c04 <__sfp_lock_acquire>
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	81a3      	strh	r3, [r4, #12]
 800b5ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5f0:	07db      	lsls	r3, r3, #31
 800b5f2:	d402      	bmi.n	800b5fa <_fclose_r+0xbe>
 800b5f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5f6:	f7fc fda6 	bl	8008146 <__retarget_lock_release_recursive>
 800b5fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5fc:	f7fc fda1 	bl	8008142 <__retarget_lock_close_recursive>
 800b600:	f7fc fb06 	bl	8007c10 <__sfp_lock_release>
 800b604:	e79f      	b.n	800b546 <_fclose_r+0xa>
 800b606:	bf00      	nop
 800b608:	0800c7c4 	.word	0x0800c7c4
 800b60c:	0800c7e4 	.word	0x0800c7e4
 800b610:	0800c7a4 	.word	0x0800c7a4

0800b614 <__fputwc>:
 800b614:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b618:	4680      	mov	r8, r0
 800b61a:	460e      	mov	r6, r1
 800b61c:	4614      	mov	r4, r2
 800b61e:	f7fc fd5f 	bl	80080e0 <__locale_mb_cur_max>
 800b622:	2801      	cmp	r0, #1
 800b624:	d11c      	bne.n	800b660 <__fputwc+0x4c>
 800b626:	1e73      	subs	r3, r6, #1
 800b628:	2bfe      	cmp	r3, #254	; 0xfe
 800b62a:	d819      	bhi.n	800b660 <__fputwc+0x4c>
 800b62c:	f88d 6004 	strb.w	r6, [sp, #4]
 800b630:	4605      	mov	r5, r0
 800b632:	2700      	movs	r7, #0
 800b634:	f10d 0904 	add.w	r9, sp, #4
 800b638:	42af      	cmp	r7, r5
 800b63a:	d020      	beq.n	800b67e <__fputwc+0x6a>
 800b63c:	68a3      	ldr	r3, [r4, #8]
 800b63e:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b642:	3b01      	subs	r3, #1
 800b644:	2b00      	cmp	r3, #0
 800b646:	60a3      	str	r3, [r4, #8]
 800b648:	da04      	bge.n	800b654 <__fputwc+0x40>
 800b64a:	69a2      	ldr	r2, [r4, #24]
 800b64c:	4293      	cmp	r3, r2
 800b64e:	db1a      	blt.n	800b686 <__fputwc+0x72>
 800b650:	290a      	cmp	r1, #10
 800b652:	d018      	beq.n	800b686 <__fputwc+0x72>
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	1c5a      	adds	r2, r3, #1
 800b658:	6022      	str	r2, [r4, #0]
 800b65a:	7019      	strb	r1, [r3, #0]
 800b65c:	3701      	adds	r7, #1
 800b65e:	e7eb      	b.n	800b638 <__fputwc+0x24>
 800b660:	4632      	mov	r2, r6
 800b662:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800b666:	a901      	add	r1, sp, #4
 800b668:	4640      	mov	r0, r8
 800b66a:	f000 ff73 	bl	800c554 <_wcrtomb_r>
 800b66e:	1c42      	adds	r2, r0, #1
 800b670:	4605      	mov	r5, r0
 800b672:	d1de      	bne.n	800b632 <__fputwc+0x1e>
 800b674:	89a3      	ldrh	r3, [r4, #12]
 800b676:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b67a:	81a3      	strh	r3, [r4, #12]
 800b67c:	4606      	mov	r6, r0
 800b67e:	4630      	mov	r0, r6
 800b680:	b003      	add	sp, #12
 800b682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b686:	4622      	mov	r2, r4
 800b688:	4640      	mov	r0, r8
 800b68a:	f000 ff05 	bl	800c498 <__swbuf_r>
 800b68e:	1c43      	adds	r3, r0, #1
 800b690:	d1e4      	bne.n	800b65c <__fputwc+0x48>
 800b692:	4606      	mov	r6, r0
 800b694:	e7f3      	b.n	800b67e <__fputwc+0x6a>

0800b696 <_fputwc_r>:
 800b696:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b698:	07db      	lsls	r3, r3, #31
 800b69a:	b570      	push	{r4, r5, r6, lr}
 800b69c:	4605      	mov	r5, r0
 800b69e:	460e      	mov	r6, r1
 800b6a0:	4614      	mov	r4, r2
 800b6a2:	d405      	bmi.n	800b6b0 <_fputwc_r+0x1a>
 800b6a4:	8993      	ldrh	r3, [r2, #12]
 800b6a6:	0598      	lsls	r0, r3, #22
 800b6a8:	d402      	bmi.n	800b6b0 <_fputwc_r+0x1a>
 800b6aa:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b6ac:	f7fc fd4a 	bl	8008144 <__retarget_lock_acquire_recursive>
 800b6b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6b4:	0499      	lsls	r1, r3, #18
 800b6b6:	d406      	bmi.n	800b6c6 <_fputwc_r+0x30>
 800b6b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b6bc:	81a3      	strh	r3, [r4, #12]
 800b6be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b6c4:	6663      	str	r3, [r4, #100]	; 0x64
 800b6c6:	4622      	mov	r2, r4
 800b6c8:	4628      	mov	r0, r5
 800b6ca:	4631      	mov	r1, r6
 800b6cc:	f7ff ffa2 	bl	800b614 <__fputwc>
 800b6d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6d2:	07da      	lsls	r2, r3, #31
 800b6d4:	4605      	mov	r5, r0
 800b6d6:	d405      	bmi.n	800b6e4 <_fputwc_r+0x4e>
 800b6d8:	89a3      	ldrh	r3, [r4, #12]
 800b6da:	059b      	lsls	r3, r3, #22
 800b6dc:	d402      	bmi.n	800b6e4 <_fputwc_r+0x4e>
 800b6de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6e0:	f7fc fd31 	bl	8008146 <__retarget_lock_release_recursive>
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	bd70      	pop	{r4, r5, r6, pc}

0800b6e8 <_fstat_r>:
 800b6e8:	b538      	push	{r3, r4, r5, lr}
 800b6ea:	4c07      	ldr	r4, [pc, #28]	; (800b708 <_fstat_r+0x20>)
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	4605      	mov	r5, r0
 800b6f0:	4608      	mov	r0, r1
 800b6f2:	4611      	mov	r1, r2
 800b6f4:	6023      	str	r3, [r4, #0]
 800b6f6:	f7f9 f9e6 	bl	8004ac6 <_fstat>
 800b6fa:	1c43      	adds	r3, r0, #1
 800b6fc:	d102      	bne.n	800b704 <_fstat_r+0x1c>
 800b6fe:	6823      	ldr	r3, [r4, #0]
 800b700:	b103      	cbz	r3, 800b704 <_fstat_r+0x1c>
 800b702:	602b      	str	r3, [r5, #0]
 800b704:	bd38      	pop	{r3, r4, r5, pc}
 800b706:	bf00      	nop
 800b708:	2000093c 	.word	0x2000093c

0800b70c <__sfvwrite_r>:
 800b70c:	6893      	ldr	r3, [r2, #8]
 800b70e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b712:	4607      	mov	r7, r0
 800b714:	460c      	mov	r4, r1
 800b716:	4690      	mov	r8, r2
 800b718:	b91b      	cbnz	r3, 800b722 <__sfvwrite_r+0x16>
 800b71a:	2000      	movs	r0, #0
 800b71c:	b003      	add	sp, #12
 800b71e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b722:	898b      	ldrh	r3, [r1, #12]
 800b724:	0718      	lsls	r0, r3, #28
 800b726:	d526      	bpl.n	800b776 <__sfvwrite_r+0x6a>
 800b728:	690b      	ldr	r3, [r1, #16]
 800b72a:	b323      	cbz	r3, 800b776 <__sfvwrite_r+0x6a>
 800b72c:	89a3      	ldrh	r3, [r4, #12]
 800b72e:	f8d8 6000 	ldr.w	r6, [r8]
 800b732:	f013 0902 	ands.w	r9, r3, #2
 800b736:	d02d      	beq.n	800b794 <__sfvwrite_r+0x88>
 800b738:	f04f 0a00 	mov.w	sl, #0
 800b73c:	f8df b264 	ldr.w	fp, [pc, #612]	; 800b9a4 <__sfvwrite_r+0x298>
 800b740:	46d1      	mov	r9, sl
 800b742:	f1b9 0f00 	cmp.w	r9, #0
 800b746:	d01f      	beq.n	800b788 <__sfvwrite_r+0x7c>
 800b748:	45d9      	cmp	r9, fp
 800b74a:	464b      	mov	r3, r9
 800b74c:	4652      	mov	r2, sl
 800b74e:	bf28      	it	cs
 800b750:	465b      	movcs	r3, fp
 800b752:	6a21      	ldr	r1, [r4, #32]
 800b754:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800b756:	4638      	mov	r0, r7
 800b758:	47a8      	blx	r5
 800b75a:	2800      	cmp	r0, #0
 800b75c:	f340 8089 	ble.w	800b872 <__sfvwrite_r+0x166>
 800b760:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b764:	4482      	add	sl, r0
 800b766:	eba9 0900 	sub.w	r9, r9, r0
 800b76a:	1a18      	subs	r0, r3, r0
 800b76c:	f8c8 0008 	str.w	r0, [r8, #8]
 800b770:	2800      	cmp	r0, #0
 800b772:	d1e6      	bne.n	800b742 <__sfvwrite_r+0x36>
 800b774:	e7d1      	b.n	800b71a <__sfvwrite_r+0xe>
 800b776:	4621      	mov	r1, r4
 800b778:	4638      	mov	r0, r7
 800b77a:	f7fb fa5b 	bl	8006c34 <__swsetup_r>
 800b77e:	2800      	cmp	r0, #0
 800b780:	d0d4      	beq.n	800b72c <__sfvwrite_r+0x20>
 800b782:	f04f 30ff 	mov.w	r0, #4294967295
 800b786:	e7c9      	b.n	800b71c <__sfvwrite_r+0x10>
 800b788:	f8d6 a000 	ldr.w	sl, [r6]
 800b78c:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800b790:	3608      	adds	r6, #8
 800b792:	e7d6      	b.n	800b742 <__sfvwrite_r+0x36>
 800b794:	f013 0301 	ands.w	r3, r3, #1
 800b798:	d043      	beq.n	800b822 <__sfvwrite_r+0x116>
 800b79a:	4648      	mov	r0, r9
 800b79c:	46ca      	mov	sl, r9
 800b79e:	46cb      	mov	fp, r9
 800b7a0:	f1bb 0f00 	cmp.w	fp, #0
 800b7a4:	f000 80d9 	beq.w	800b95a <__sfvwrite_r+0x24e>
 800b7a8:	b950      	cbnz	r0, 800b7c0 <__sfvwrite_r+0xb4>
 800b7aa:	465a      	mov	r2, fp
 800b7ac:	210a      	movs	r1, #10
 800b7ae:	4650      	mov	r0, sl
 800b7b0:	f7f4 fd2e 	bl	8000210 <memchr>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	f000 80d5 	beq.w	800b964 <__sfvwrite_r+0x258>
 800b7ba:	3001      	adds	r0, #1
 800b7bc:	eba0 090a 	sub.w	r9, r0, sl
 800b7c0:	6820      	ldr	r0, [r4, #0]
 800b7c2:	6921      	ldr	r1, [r4, #16]
 800b7c4:	6962      	ldr	r2, [r4, #20]
 800b7c6:	45d9      	cmp	r9, fp
 800b7c8:	464b      	mov	r3, r9
 800b7ca:	bf28      	it	cs
 800b7cc:	465b      	movcs	r3, fp
 800b7ce:	4288      	cmp	r0, r1
 800b7d0:	f240 80cb 	bls.w	800b96a <__sfvwrite_r+0x25e>
 800b7d4:	68a5      	ldr	r5, [r4, #8]
 800b7d6:	4415      	add	r5, r2
 800b7d8:	42ab      	cmp	r3, r5
 800b7da:	f340 80c6 	ble.w	800b96a <__sfvwrite_r+0x25e>
 800b7de:	4651      	mov	r1, sl
 800b7e0:	462a      	mov	r2, r5
 800b7e2:	f000 fc21 	bl	800c028 <memmove>
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	442b      	add	r3, r5
 800b7ea:	6023      	str	r3, [r4, #0]
 800b7ec:	4621      	mov	r1, r4
 800b7ee:	4638      	mov	r0, r7
 800b7f0:	f7fc f97a 	bl	8007ae8 <_fflush_r>
 800b7f4:	2800      	cmp	r0, #0
 800b7f6:	d13c      	bne.n	800b872 <__sfvwrite_r+0x166>
 800b7f8:	ebb9 0905 	subs.w	r9, r9, r5
 800b7fc:	f040 80cf 	bne.w	800b99e <__sfvwrite_r+0x292>
 800b800:	4621      	mov	r1, r4
 800b802:	4638      	mov	r0, r7
 800b804:	f7fc f970 	bl	8007ae8 <_fflush_r>
 800b808:	2800      	cmp	r0, #0
 800b80a:	d132      	bne.n	800b872 <__sfvwrite_r+0x166>
 800b80c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b810:	44aa      	add	sl, r5
 800b812:	ebab 0b05 	sub.w	fp, fp, r5
 800b816:	1b5d      	subs	r5, r3, r5
 800b818:	f8c8 5008 	str.w	r5, [r8, #8]
 800b81c:	2d00      	cmp	r5, #0
 800b81e:	d1bf      	bne.n	800b7a0 <__sfvwrite_r+0x94>
 800b820:	e77b      	b.n	800b71a <__sfvwrite_r+0xe>
 800b822:	4699      	mov	r9, r3
 800b824:	469a      	mov	sl, r3
 800b826:	f1ba 0f00 	cmp.w	sl, #0
 800b82a:	d027      	beq.n	800b87c <__sfvwrite_r+0x170>
 800b82c:	89a2      	ldrh	r2, [r4, #12]
 800b82e:	68a5      	ldr	r5, [r4, #8]
 800b830:	0591      	lsls	r1, r2, #22
 800b832:	d565      	bpl.n	800b900 <__sfvwrite_r+0x1f4>
 800b834:	45aa      	cmp	sl, r5
 800b836:	d33b      	bcc.n	800b8b0 <__sfvwrite_r+0x1a4>
 800b838:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b83c:	d036      	beq.n	800b8ac <__sfvwrite_r+0x1a0>
 800b83e:	6921      	ldr	r1, [r4, #16]
 800b840:	6823      	ldr	r3, [r4, #0]
 800b842:	1a5b      	subs	r3, r3, r1
 800b844:	9301      	str	r3, [sp, #4]
 800b846:	6963      	ldr	r3, [r4, #20]
 800b848:	2002      	movs	r0, #2
 800b84a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b84e:	fb93 fbf0 	sdiv	fp, r3, r0
 800b852:	9b01      	ldr	r3, [sp, #4]
 800b854:	1c58      	adds	r0, r3, #1
 800b856:	4450      	add	r0, sl
 800b858:	4583      	cmp	fp, r0
 800b85a:	bf38      	it	cc
 800b85c:	4683      	movcc	fp, r0
 800b85e:	0553      	lsls	r3, r2, #21
 800b860:	d53e      	bpl.n	800b8e0 <__sfvwrite_r+0x1d4>
 800b862:	4659      	mov	r1, fp
 800b864:	4638      	mov	r0, r7
 800b866:	f7fc fce3 	bl	8008230 <_malloc_r>
 800b86a:	4605      	mov	r5, r0
 800b86c:	b950      	cbnz	r0, 800b884 <__sfvwrite_r+0x178>
 800b86e:	230c      	movs	r3, #12
 800b870:	603b      	str	r3, [r7, #0]
 800b872:	89a3      	ldrh	r3, [r4, #12]
 800b874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b878:	81a3      	strh	r3, [r4, #12]
 800b87a:	e782      	b.n	800b782 <__sfvwrite_r+0x76>
 800b87c:	e896 0600 	ldmia.w	r6, {r9, sl}
 800b880:	3608      	adds	r6, #8
 800b882:	e7d0      	b.n	800b826 <__sfvwrite_r+0x11a>
 800b884:	9a01      	ldr	r2, [sp, #4]
 800b886:	6921      	ldr	r1, [r4, #16]
 800b888:	f7fc ff1e 	bl	80086c8 <memcpy>
 800b88c:	89a2      	ldrh	r2, [r4, #12]
 800b88e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b892:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b896:	81a2      	strh	r2, [r4, #12]
 800b898:	9b01      	ldr	r3, [sp, #4]
 800b89a:	6125      	str	r5, [r4, #16]
 800b89c:	441d      	add	r5, r3
 800b89e:	ebab 0303 	sub.w	r3, fp, r3
 800b8a2:	6025      	str	r5, [r4, #0]
 800b8a4:	f8c4 b014 	str.w	fp, [r4, #20]
 800b8a8:	4655      	mov	r5, sl
 800b8aa:	60a3      	str	r3, [r4, #8]
 800b8ac:	45aa      	cmp	sl, r5
 800b8ae:	d200      	bcs.n	800b8b2 <__sfvwrite_r+0x1a6>
 800b8b0:	4655      	mov	r5, sl
 800b8b2:	462a      	mov	r2, r5
 800b8b4:	4649      	mov	r1, r9
 800b8b6:	6820      	ldr	r0, [r4, #0]
 800b8b8:	f000 fbb6 	bl	800c028 <memmove>
 800b8bc:	68a3      	ldr	r3, [r4, #8]
 800b8be:	1b5b      	subs	r3, r3, r5
 800b8c0:	60a3      	str	r3, [r4, #8]
 800b8c2:	6823      	ldr	r3, [r4, #0]
 800b8c4:	441d      	add	r5, r3
 800b8c6:	6025      	str	r5, [r4, #0]
 800b8c8:	4655      	mov	r5, sl
 800b8ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b8ce:	44a9      	add	r9, r5
 800b8d0:	ebaa 0a05 	sub.w	sl, sl, r5
 800b8d4:	1b5d      	subs	r5, r3, r5
 800b8d6:	f8c8 5008 	str.w	r5, [r8, #8]
 800b8da:	2d00      	cmp	r5, #0
 800b8dc:	d1a3      	bne.n	800b826 <__sfvwrite_r+0x11a>
 800b8de:	e71c      	b.n	800b71a <__sfvwrite_r+0xe>
 800b8e0:	465a      	mov	r2, fp
 800b8e2:	4638      	mov	r0, r7
 800b8e4:	f000 fbcc 	bl	800c080 <_realloc_r>
 800b8e8:	4605      	mov	r5, r0
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	d1d4      	bne.n	800b898 <__sfvwrite_r+0x18c>
 800b8ee:	6921      	ldr	r1, [r4, #16]
 800b8f0:	4638      	mov	r0, r7
 800b8f2:	f7fc faf1 	bl	8007ed8 <_free_r>
 800b8f6:	89a3      	ldrh	r3, [r4, #12]
 800b8f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b8fc:	81a3      	strh	r3, [r4, #12]
 800b8fe:	e7b6      	b.n	800b86e <__sfvwrite_r+0x162>
 800b900:	6820      	ldr	r0, [r4, #0]
 800b902:	6923      	ldr	r3, [r4, #16]
 800b904:	4298      	cmp	r0, r3
 800b906:	d802      	bhi.n	800b90e <__sfvwrite_r+0x202>
 800b908:	6962      	ldr	r2, [r4, #20]
 800b90a:	4592      	cmp	sl, r2
 800b90c:	d215      	bcs.n	800b93a <__sfvwrite_r+0x22e>
 800b90e:	4555      	cmp	r5, sl
 800b910:	bf28      	it	cs
 800b912:	4655      	movcs	r5, sl
 800b914:	462a      	mov	r2, r5
 800b916:	4649      	mov	r1, r9
 800b918:	f000 fb86 	bl	800c028 <memmove>
 800b91c:	68a3      	ldr	r3, [r4, #8]
 800b91e:	6822      	ldr	r2, [r4, #0]
 800b920:	1b5b      	subs	r3, r3, r5
 800b922:	442a      	add	r2, r5
 800b924:	60a3      	str	r3, [r4, #8]
 800b926:	6022      	str	r2, [r4, #0]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d1ce      	bne.n	800b8ca <__sfvwrite_r+0x1be>
 800b92c:	4621      	mov	r1, r4
 800b92e:	4638      	mov	r0, r7
 800b930:	f7fc f8da 	bl	8007ae8 <_fflush_r>
 800b934:	2800      	cmp	r0, #0
 800b936:	d0c8      	beq.n	800b8ca <__sfvwrite_r+0x1be>
 800b938:	e79b      	b.n	800b872 <__sfvwrite_r+0x166>
 800b93a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b93e:	4553      	cmp	r3, sl
 800b940:	bf28      	it	cs
 800b942:	4653      	movcs	r3, sl
 800b944:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800b946:	fb93 f3f2 	sdiv	r3, r3, r2
 800b94a:	6a21      	ldr	r1, [r4, #32]
 800b94c:	4353      	muls	r3, r2
 800b94e:	4638      	mov	r0, r7
 800b950:	464a      	mov	r2, r9
 800b952:	47a8      	blx	r5
 800b954:	1e05      	subs	r5, r0, #0
 800b956:	dcb8      	bgt.n	800b8ca <__sfvwrite_r+0x1be>
 800b958:	e78b      	b.n	800b872 <__sfvwrite_r+0x166>
 800b95a:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800b95e:	2000      	movs	r0, #0
 800b960:	3608      	adds	r6, #8
 800b962:	e71d      	b.n	800b7a0 <__sfvwrite_r+0x94>
 800b964:	f10b 0901 	add.w	r9, fp, #1
 800b968:	e72a      	b.n	800b7c0 <__sfvwrite_r+0xb4>
 800b96a:	4293      	cmp	r3, r2
 800b96c:	db09      	blt.n	800b982 <__sfvwrite_r+0x276>
 800b96e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800b970:	6a21      	ldr	r1, [r4, #32]
 800b972:	4613      	mov	r3, r2
 800b974:	4638      	mov	r0, r7
 800b976:	4652      	mov	r2, sl
 800b978:	47a8      	blx	r5
 800b97a:	1e05      	subs	r5, r0, #0
 800b97c:	f73f af3c 	bgt.w	800b7f8 <__sfvwrite_r+0xec>
 800b980:	e777      	b.n	800b872 <__sfvwrite_r+0x166>
 800b982:	461a      	mov	r2, r3
 800b984:	4651      	mov	r1, sl
 800b986:	9301      	str	r3, [sp, #4]
 800b988:	f000 fb4e 	bl	800c028 <memmove>
 800b98c:	9b01      	ldr	r3, [sp, #4]
 800b98e:	68a2      	ldr	r2, [r4, #8]
 800b990:	1ad2      	subs	r2, r2, r3
 800b992:	60a2      	str	r2, [r4, #8]
 800b994:	6822      	ldr	r2, [r4, #0]
 800b996:	441a      	add	r2, r3
 800b998:	6022      	str	r2, [r4, #0]
 800b99a:	461d      	mov	r5, r3
 800b99c:	e72c      	b.n	800b7f8 <__sfvwrite_r+0xec>
 800b99e:	2001      	movs	r0, #1
 800b9a0:	e734      	b.n	800b80c <__sfvwrite_r+0x100>
 800b9a2:	bf00      	nop
 800b9a4:	7ffffc00 	.word	0x7ffffc00

0800b9a8 <rshift>:
 800b9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9aa:	6906      	ldr	r6, [r0, #16]
 800b9ac:	114b      	asrs	r3, r1, #5
 800b9ae:	42b3      	cmp	r3, r6
 800b9b0:	f100 0514 	add.w	r5, r0, #20
 800b9b4:	da2b      	bge.n	800ba0e <rshift+0x66>
 800b9b6:	f011 011f 	ands.w	r1, r1, #31
 800b9ba:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800b9be:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800b9c2:	d108      	bne.n	800b9d6 <rshift+0x2e>
 800b9c4:	4629      	mov	r1, r5
 800b9c6:	42b2      	cmp	r2, r6
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	d210      	bcs.n	800b9ee <rshift+0x46>
 800b9cc:	f852 3b04 	ldr.w	r3, [r2], #4
 800b9d0:	f841 3b04 	str.w	r3, [r1], #4
 800b9d4:	e7f7      	b.n	800b9c6 <rshift+0x1e>
 800b9d6:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800b9da:	f1c1 0e20 	rsb	lr, r1, #32
 800b9de:	3204      	adds	r2, #4
 800b9e0:	40cc      	lsrs	r4, r1
 800b9e2:	462b      	mov	r3, r5
 800b9e4:	42b2      	cmp	r2, r6
 800b9e6:	d308      	bcc.n	800b9fa <rshift+0x52>
 800b9e8:	601c      	str	r4, [r3, #0]
 800b9ea:	b104      	cbz	r4, 800b9ee <rshift+0x46>
 800b9ec:	3304      	adds	r3, #4
 800b9ee:	1b5b      	subs	r3, r3, r5
 800b9f0:	109b      	asrs	r3, r3, #2
 800b9f2:	6103      	str	r3, [r0, #16]
 800b9f4:	b903      	cbnz	r3, 800b9f8 <rshift+0x50>
 800b9f6:	6143      	str	r3, [r0, #20]
 800b9f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9fa:	6817      	ldr	r7, [r2, #0]
 800b9fc:	fa07 f70e 	lsl.w	r7, r7, lr
 800ba00:	433c      	orrs	r4, r7
 800ba02:	f843 4b04 	str.w	r4, [r3], #4
 800ba06:	f852 4b04 	ldr.w	r4, [r2], #4
 800ba0a:	40cc      	lsrs	r4, r1
 800ba0c:	e7ea      	b.n	800b9e4 <rshift+0x3c>
 800ba0e:	462b      	mov	r3, r5
 800ba10:	e7ed      	b.n	800b9ee <rshift+0x46>

0800ba12 <__hexdig_fun>:
 800ba12:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ba16:	2b09      	cmp	r3, #9
 800ba18:	d802      	bhi.n	800ba20 <__hexdig_fun+0xe>
 800ba1a:	3820      	subs	r0, #32
 800ba1c:	b2c0      	uxtb	r0, r0
 800ba1e:	4770      	bx	lr
 800ba20:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ba24:	2b05      	cmp	r3, #5
 800ba26:	d801      	bhi.n	800ba2c <__hexdig_fun+0x1a>
 800ba28:	3847      	subs	r0, #71	; 0x47
 800ba2a:	e7f7      	b.n	800ba1c <__hexdig_fun+0xa>
 800ba2c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ba30:	2b05      	cmp	r3, #5
 800ba32:	d801      	bhi.n	800ba38 <__hexdig_fun+0x26>
 800ba34:	3827      	subs	r0, #39	; 0x27
 800ba36:	e7f1      	b.n	800ba1c <__hexdig_fun+0xa>
 800ba38:	2000      	movs	r0, #0
 800ba3a:	4770      	bx	lr

0800ba3c <__gethex>:
 800ba3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba40:	b08b      	sub	sp, #44	; 0x2c
 800ba42:	468a      	mov	sl, r1
 800ba44:	9002      	str	r0, [sp, #8]
 800ba46:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ba48:	9306      	str	r3, [sp, #24]
 800ba4a:	4690      	mov	r8, r2
 800ba4c:	f7fc fb68 	bl	8008120 <__localeconv_l>
 800ba50:	6803      	ldr	r3, [r0, #0]
 800ba52:	9303      	str	r3, [sp, #12]
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7f4 fc2b 	bl	80002b0 <strlen>
 800ba5a:	9b03      	ldr	r3, [sp, #12]
 800ba5c:	9001      	str	r0, [sp, #4]
 800ba5e:	4403      	add	r3, r0
 800ba60:	f04f 0b00 	mov.w	fp, #0
 800ba64:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ba68:	9307      	str	r3, [sp, #28]
 800ba6a:	f8da 3000 	ldr.w	r3, [sl]
 800ba6e:	3302      	adds	r3, #2
 800ba70:	461f      	mov	r7, r3
 800ba72:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ba76:	2830      	cmp	r0, #48	; 0x30
 800ba78:	d06c      	beq.n	800bb54 <__gethex+0x118>
 800ba7a:	f7ff ffca 	bl	800ba12 <__hexdig_fun>
 800ba7e:	4604      	mov	r4, r0
 800ba80:	2800      	cmp	r0, #0
 800ba82:	d16a      	bne.n	800bb5a <__gethex+0x11e>
 800ba84:	9a01      	ldr	r2, [sp, #4]
 800ba86:	9903      	ldr	r1, [sp, #12]
 800ba88:	4638      	mov	r0, r7
 800ba8a:	f000 fc79 	bl	800c380 <strncmp>
 800ba8e:	2800      	cmp	r0, #0
 800ba90:	d166      	bne.n	800bb60 <__gethex+0x124>
 800ba92:	9b01      	ldr	r3, [sp, #4]
 800ba94:	5cf8      	ldrb	r0, [r7, r3]
 800ba96:	18fe      	adds	r6, r7, r3
 800ba98:	f7ff ffbb 	bl	800ba12 <__hexdig_fun>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	d062      	beq.n	800bb66 <__gethex+0x12a>
 800baa0:	4633      	mov	r3, r6
 800baa2:	7818      	ldrb	r0, [r3, #0]
 800baa4:	2830      	cmp	r0, #48	; 0x30
 800baa6:	461f      	mov	r7, r3
 800baa8:	f103 0301 	add.w	r3, r3, #1
 800baac:	d0f9      	beq.n	800baa2 <__gethex+0x66>
 800baae:	f7ff ffb0 	bl	800ba12 <__hexdig_fun>
 800bab2:	fab0 f580 	clz	r5, r0
 800bab6:	096d      	lsrs	r5, r5, #5
 800bab8:	4634      	mov	r4, r6
 800baba:	f04f 0b01 	mov.w	fp, #1
 800babe:	463a      	mov	r2, r7
 800bac0:	4616      	mov	r6, r2
 800bac2:	3201      	adds	r2, #1
 800bac4:	7830      	ldrb	r0, [r6, #0]
 800bac6:	f7ff ffa4 	bl	800ba12 <__hexdig_fun>
 800baca:	2800      	cmp	r0, #0
 800bacc:	d1f8      	bne.n	800bac0 <__gethex+0x84>
 800bace:	9a01      	ldr	r2, [sp, #4]
 800bad0:	9903      	ldr	r1, [sp, #12]
 800bad2:	4630      	mov	r0, r6
 800bad4:	f000 fc54 	bl	800c380 <strncmp>
 800bad8:	b950      	cbnz	r0, 800baf0 <__gethex+0xb4>
 800bada:	b954      	cbnz	r4, 800baf2 <__gethex+0xb6>
 800badc:	9b01      	ldr	r3, [sp, #4]
 800bade:	18f4      	adds	r4, r6, r3
 800bae0:	4622      	mov	r2, r4
 800bae2:	4616      	mov	r6, r2
 800bae4:	3201      	adds	r2, #1
 800bae6:	7830      	ldrb	r0, [r6, #0]
 800bae8:	f7ff ff93 	bl	800ba12 <__hexdig_fun>
 800baec:	2800      	cmp	r0, #0
 800baee:	d1f8      	bne.n	800bae2 <__gethex+0xa6>
 800baf0:	b10c      	cbz	r4, 800baf6 <__gethex+0xba>
 800baf2:	1ba4      	subs	r4, r4, r6
 800baf4:	00a4      	lsls	r4, r4, #2
 800baf6:	7833      	ldrb	r3, [r6, #0]
 800baf8:	2b50      	cmp	r3, #80	; 0x50
 800bafa:	d001      	beq.n	800bb00 <__gethex+0xc4>
 800bafc:	2b70      	cmp	r3, #112	; 0x70
 800bafe:	d140      	bne.n	800bb82 <__gethex+0x146>
 800bb00:	7873      	ldrb	r3, [r6, #1]
 800bb02:	2b2b      	cmp	r3, #43	; 0x2b
 800bb04:	d035      	beq.n	800bb72 <__gethex+0x136>
 800bb06:	2b2d      	cmp	r3, #45	; 0x2d
 800bb08:	d02f      	beq.n	800bb6a <__gethex+0x12e>
 800bb0a:	1c71      	adds	r1, r6, #1
 800bb0c:	f04f 0900 	mov.w	r9, #0
 800bb10:	7808      	ldrb	r0, [r1, #0]
 800bb12:	f7ff ff7e 	bl	800ba12 <__hexdig_fun>
 800bb16:	1e43      	subs	r3, r0, #1
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b18      	cmp	r3, #24
 800bb1c:	d831      	bhi.n	800bb82 <__gethex+0x146>
 800bb1e:	f1a0 0210 	sub.w	r2, r0, #16
 800bb22:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb26:	f7ff ff74 	bl	800ba12 <__hexdig_fun>
 800bb2a:	1e43      	subs	r3, r0, #1
 800bb2c:	b2db      	uxtb	r3, r3
 800bb2e:	2b18      	cmp	r3, #24
 800bb30:	d922      	bls.n	800bb78 <__gethex+0x13c>
 800bb32:	f1b9 0f00 	cmp.w	r9, #0
 800bb36:	d000      	beq.n	800bb3a <__gethex+0xfe>
 800bb38:	4252      	negs	r2, r2
 800bb3a:	4414      	add	r4, r2
 800bb3c:	f8ca 1000 	str.w	r1, [sl]
 800bb40:	b30d      	cbz	r5, 800bb86 <__gethex+0x14a>
 800bb42:	f1bb 0f00 	cmp.w	fp, #0
 800bb46:	bf14      	ite	ne
 800bb48:	2700      	movne	r7, #0
 800bb4a:	2706      	moveq	r7, #6
 800bb4c:	4638      	mov	r0, r7
 800bb4e:	b00b      	add	sp, #44	; 0x2c
 800bb50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb54:	f10b 0b01 	add.w	fp, fp, #1
 800bb58:	e78a      	b.n	800ba70 <__gethex+0x34>
 800bb5a:	2500      	movs	r5, #0
 800bb5c:	462c      	mov	r4, r5
 800bb5e:	e7ae      	b.n	800babe <__gethex+0x82>
 800bb60:	463e      	mov	r6, r7
 800bb62:	2501      	movs	r5, #1
 800bb64:	e7c7      	b.n	800baf6 <__gethex+0xba>
 800bb66:	4604      	mov	r4, r0
 800bb68:	e7fb      	b.n	800bb62 <__gethex+0x126>
 800bb6a:	f04f 0901 	mov.w	r9, #1
 800bb6e:	1cb1      	adds	r1, r6, #2
 800bb70:	e7ce      	b.n	800bb10 <__gethex+0xd4>
 800bb72:	f04f 0900 	mov.w	r9, #0
 800bb76:	e7fa      	b.n	800bb6e <__gethex+0x132>
 800bb78:	230a      	movs	r3, #10
 800bb7a:	fb03 0202 	mla	r2, r3, r2, r0
 800bb7e:	3a10      	subs	r2, #16
 800bb80:	e7cf      	b.n	800bb22 <__gethex+0xe6>
 800bb82:	4631      	mov	r1, r6
 800bb84:	e7da      	b.n	800bb3c <__gethex+0x100>
 800bb86:	1bf3      	subs	r3, r6, r7
 800bb88:	3b01      	subs	r3, #1
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	2b07      	cmp	r3, #7
 800bb8e:	dc49      	bgt.n	800bc24 <__gethex+0x1e8>
 800bb90:	9802      	ldr	r0, [sp, #8]
 800bb92:	f7fc fdb1 	bl	80086f8 <_Balloc>
 800bb96:	9b01      	ldr	r3, [sp, #4]
 800bb98:	f100 0914 	add.w	r9, r0, #20
 800bb9c:	f04f 0b00 	mov.w	fp, #0
 800bba0:	f1c3 0301 	rsb	r3, r3, #1
 800bba4:	4605      	mov	r5, r0
 800bba6:	f8cd 9010 	str.w	r9, [sp, #16]
 800bbaa:	46da      	mov	sl, fp
 800bbac:	9308      	str	r3, [sp, #32]
 800bbae:	42b7      	cmp	r7, r6
 800bbb0:	d33b      	bcc.n	800bc2a <__gethex+0x1ee>
 800bbb2:	9804      	ldr	r0, [sp, #16]
 800bbb4:	f840 ab04 	str.w	sl, [r0], #4
 800bbb8:	eba0 0009 	sub.w	r0, r0, r9
 800bbbc:	1080      	asrs	r0, r0, #2
 800bbbe:	6128      	str	r0, [r5, #16]
 800bbc0:	0147      	lsls	r7, r0, #5
 800bbc2:	4650      	mov	r0, sl
 800bbc4:	f7fc fe5c 	bl	8008880 <__hi0bits>
 800bbc8:	f8d8 6000 	ldr.w	r6, [r8]
 800bbcc:	1a3f      	subs	r7, r7, r0
 800bbce:	42b7      	cmp	r7, r6
 800bbd0:	dd64      	ble.n	800bc9c <__gethex+0x260>
 800bbd2:	1bbf      	subs	r7, r7, r6
 800bbd4:	4639      	mov	r1, r7
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	f7fd f959 	bl	8008e8e <__any_on>
 800bbdc:	4682      	mov	sl, r0
 800bbde:	b178      	cbz	r0, 800bc00 <__gethex+0x1c4>
 800bbe0:	1e7b      	subs	r3, r7, #1
 800bbe2:	1159      	asrs	r1, r3, #5
 800bbe4:	f003 021f 	and.w	r2, r3, #31
 800bbe8:	f04f 0a01 	mov.w	sl, #1
 800bbec:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bbf0:	fa0a f202 	lsl.w	r2, sl, r2
 800bbf4:	420a      	tst	r2, r1
 800bbf6:	d003      	beq.n	800bc00 <__gethex+0x1c4>
 800bbf8:	4553      	cmp	r3, sl
 800bbfa:	dc46      	bgt.n	800bc8a <__gethex+0x24e>
 800bbfc:	f04f 0a02 	mov.w	sl, #2
 800bc00:	4639      	mov	r1, r7
 800bc02:	4628      	mov	r0, r5
 800bc04:	f7ff fed0 	bl	800b9a8 <rshift>
 800bc08:	443c      	add	r4, r7
 800bc0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc0e:	429c      	cmp	r4, r3
 800bc10:	dd52      	ble.n	800bcb8 <__gethex+0x27c>
 800bc12:	4629      	mov	r1, r5
 800bc14:	9802      	ldr	r0, [sp, #8]
 800bc16:	f7fc fda3 	bl	8008760 <_Bfree>
 800bc1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	6013      	str	r3, [r2, #0]
 800bc20:	27a3      	movs	r7, #163	; 0xa3
 800bc22:	e793      	b.n	800bb4c <__gethex+0x110>
 800bc24:	3101      	adds	r1, #1
 800bc26:	105b      	asrs	r3, r3, #1
 800bc28:	e7b0      	b.n	800bb8c <__gethex+0x150>
 800bc2a:	1e73      	subs	r3, r6, #1
 800bc2c:	9305      	str	r3, [sp, #20]
 800bc2e:	9a07      	ldr	r2, [sp, #28]
 800bc30:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc34:	4293      	cmp	r3, r2
 800bc36:	d018      	beq.n	800bc6a <__gethex+0x22e>
 800bc38:	f1bb 0f20 	cmp.w	fp, #32
 800bc3c:	d107      	bne.n	800bc4e <__gethex+0x212>
 800bc3e:	9b04      	ldr	r3, [sp, #16]
 800bc40:	f8c3 a000 	str.w	sl, [r3]
 800bc44:	3304      	adds	r3, #4
 800bc46:	f04f 0a00 	mov.w	sl, #0
 800bc4a:	9304      	str	r3, [sp, #16]
 800bc4c:	46d3      	mov	fp, sl
 800bc4e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bc52:	f7ff fede 	bl	800ba12 <__hexdig_fun>
 800bc56:	f000 000f 	and.w	r0, r0, #15
 800bc5a:	fa00 f00b 	lsl.w	r0, r0, fp
 800bc5e:	ea4a 0a00 	orr.w	sl, sl, r0
 800bc62:	f10b 0b04 	add.w	fp, fp, #4
 800bc66:	9b05      	ldr	r3, [sp, #20]
 800bc68:	e00d      	b.n	800bc86 <__gethex+0x24a>
 800bc6a:	9b05      	ldr	r3, [sp, #20]
 800bc6c:	9a08      	ldr	r2, [sp, #32]
 800bc6e:	4413      	add	r3, r2
 800bc70:	429f      	cmp	r7, r3
 800bc72:	d8e1      	bhi.n	800bc38 <__gethex+0x1fc>
 800bc74:	4618      	mov	r0, r3
 800bc76:	9a01      	ldr	r2, [sp, #4]
 800bc78:	9903      	ldr	r1, [sp, #12]
 800bc7a:	9309      	str	r3, [sp, #36]	; 0x24
 800bc7c:	f000 fb80 	bl	800c380 <strncmp>
 800bc80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc82:	2800      	cmp	r0, #0
 800bc84:	d1d8      	bne.n	800bc38 <__gethex+0x1fc>
 800bc86:	461e      	mov	r6, r3
 800bc88:	e791      	b.n	800bbae <__gethex+0x172>
 800bc8a:	1eb9      	subs	r1, r7, #2
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	f7fd f8fe 	bl	8008e8e <__any_on>
 800bc92:	2800      	cmp	r0, #0
 800bc94:	d0b2      	beq.n	800bbfc <__gethex+0x1c0>
 800bc96:	f04f 0a03 	mov.w	sl, #3
 800bc9a:	e7b1      	b.n	800bc00 <__gethex+0x1c4>
 800bc9c:	da09      	bge.n	800bcb2 <__gethex+0x276>
 800bc9e:	1bf7      	subs	r7, r6, r7
 800bca0:	4629      	mov	r1, r5
 800bca2:	463a      	mov	r2, r7
 800bca4:	9802      	ldr	r0, [sp, #8]
 800bca6:	f7fc ff1d 	bl	8008ae4 <__lshift>
 800bcaa:	1be4      	subs	r4, r4, r7
 800bcac:	4605      	mov	r5, r0
 800bcae:	f100 0914 	add.w	r9, r0, #20
 800bcb2:	f04f 0a00 	mov.w	sl, #0
 800bcb6:	e7a8      	b.n	800bc0a <__gethex+0x1ce>
 800bcb8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bcbc:	4284      	cmp	r4, r0
 800bcbe:	da6a      	bge.n	800bd96 <__gethex+0x35a>
 800bcc0:	1b04      	subs	r4, r0, r4
 800bcc2:	42a6      	cmp	r6, r4
 800bcc4:	dc2e      	bgt.n	800bd24 <__gethex+0x2e8>
 800bcc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d022      	beq.n	800bd14 <__gethex+0x2d8>
 800bcce:	2b03      	cmp	r3, #3
 800bcd0:	d024      	beq.n	800bd1c <__gethex+0x2e0>
 800bcd2:	2b01      	cmp	r3, #1
 800bcd4:	d115      	bne.n	800bd02 <__gethex+0x2c6>
 800bcd6:	42a6      	cmp	r6, r4
 800bcd8:	d113      	bne.n	800bd02 <__gethex+0x2c6>
 800bcda:	2e01      	cmp	r6, #1
 800bcdc:	dc0b      	bgt.n	800bcf6 <__gethex+0x2ba>
 800bcde:	9a06      	ldr	r2, [sp, #24]
 800bce0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bce4:	6013      	str	r3, [r2, #0]
 800bce6:	2301      	movs	r3, #1
 800bce8:	612b      	str	r3, [r5, #16]
 800bcea:	f8c9 3000 	str.w	r3, [r9]
 800bcee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bcf0:	2762      	movs	r7, #98	; 0x62
 800bcf2:	601d      	str	r5, [r3, #0]
 800bcf4:	e72a      	b.n	800bb4c <__gethex+0x110>
 800bcf6:	1e71      	subs	r1, r6, #1
 800bcf8:	4628      	mov	r0, r5
 800bcfa:	f7fd f8c8 	bl	8008e8e <__any_on>
 800bcfe:	2800      	cmp	r0, #0
 800bd00:	d1ed      	bne.n	800bcde <__gethex+0x2a2>
 800bd02:	4629      	mov	r1, r5
 800bd04:	9802      	ldr	r0, [sp, #8]
 800bd06:	f7fc fd2b 	bl	8008760 <_Bfree>
 800bd0a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	6013      	str	r3, [r2, #0]
 800bd10:	2750      	movs	r7, #80	; 0x50
 800bd12:	e71b      	b.n	800bb4c <__gethex+0x110>
 800bd14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d0e1      	beq.n	800bcde <__gethex+0x2a2>
 800bd1a:	e7f2      	b.n	800bd02 <__gethex+0x2c6>
 800bd1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1dd      	bne.n	800bcde <__gethex+0x2a2>
 800bd22:	e7ee      	b.n	800bd02 <__gethex+0x2c6>
 800bd24:	1e67      	subs	r7, r4, #1
 800bd26:	f1ba 0f00 	cmp.w	sl, #0
 800bd2a:	d131      	bne.n	800bd90 <__gethex+0x354>
 800bd2c:	b127      	cbz	r7, 800bd38 <__gethex+0x2fc>
 800bd2e:	4639      	mov	r1, r7
 800bd30:	4628      	mov	r0, r5
 800bd32:	f7fd f8ac 	bl	8008e8e <__any_on>
 800bd36:	4682      	mov	sl, r0
 800bd38:	117a      	asrs	r2, r7, #5
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	f007 071f 	and.w	r7, r7, #31
 800bd40:	fa03 f707 	lsl.w	r7, r3, r7
 800bd44:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800bd48:	4621      	mov	r1, r4
 800bd4a:	421f      	tst	r7, r3
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	bf18      	it	ne
 800bd50:	f04a 0a02 	orrne.w	sl, sl, #2
 800bd54:	1b36      	subs	r6, r6, r4
 800bd56:	f7ff fe27 	bl	800b9a8 <rshift>
 800bd5a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800bd5e:	2702      	movs	r7, #2
 800bd60:	f1ba 0f00 	cmp.w	sl, #0
 800bd64:	d045      	beq.n	800bdf2 <__gethex+0x3b6>
 800bd66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd6a:	2b02      	cmp	r3, #2
 800bd6c:	d015      	beq.n	800bd9a <__gethex+0x35e>
 800bd6e:	2b03      	cmp	r3, #3
 800bd70:	d017      	beq.n	800bda2 <__gethex+0x366>
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d109      	bne.n	800bd8a <__gethex+0x34e>
 800bd76:	f01a 0f02 	tst.w	sl, #2
 800bd7a:	d006      	beq.n	800bd8a <__gethex+0x34e>
 800bd7c:	f8d9 3000 	ldr.w	r3, [r9]
 800bd80:	ea4a 0a03 	orr.w	sl, sl, r3
 800bd84:	f01a 0f01 	tst.w	sl, #1
 800bd88:	d10e      	bne.n	800bda8 <__gethex+0x36c>
 800bd8a:	f047 0710 	orr.w	r7, r7, #16
 800bd8e:	e030      	b.n	800bdf2 <__gethex+0x3b6>
 800bd90:	f04f 0a01 	mov.w	sl, #1
 800bd94:	e7d0      	b.n	800bd38 <__gethex+0x2fc>
 800bd96:	2701      	movs	r7, #1
 800bd98:	e7e2      	b.n	800bd60 <__gethex+0x324>
 800bd9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd9c:	f1c3 0301 	rsb	r3, r3, #1
 800bda0:	9315      	str	r3, [sp, #84]	; 0x54
 800bda2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d0f0      	beq.n	800bd8a <__gethex+0x34e>
 800bda8:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800bdac:	f105 0314 	add.w	r3, r5, #20
 800bdb0:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800bdb4:	eb03 010a 	add.w	r1, r3, sl
 800bdb8:	2000      	movs	r0, #0
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bdc0:	d01c      	beq.n	800bdfc <__gethex+0x3c0>
 800bdc2:	3201      	adds	r2, #1
 800bdc4:	601a      	str	r2, [r3, #0]
 800bdc6:	2f02      	cmp	r7, #2
 800bdc8:	f105 0314 	add.w	r3, r5, #20
 800bdcc:	d138      	bne.n	800be40 <__gethex+0x404>
 800bdce:	f8d8 2000 	ldr.w	r2, [r8]
 800bdd2:	3a01      	subs	r2, #1
 800bdd4:	4296      	cmp	r6, r2
 800bdd6:	d10a      	bne.n	800bdee <__gethex+0x3b2>
 800bdd8:	1171      	asrs	r1, r6, #5
 800bdda:	2201      	movs	r2, #1
 800bddc:	f006 061f 	and.w	r6, r6, #31
 800bde0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bde4:	fa02 f606 	lsl.w	r6, r2, r6
 800bde8:	421e      	tst	r6, r3
 800bdea:	bf18      	it	ne
 800bdec:	4617      	movne	r7, r2
 800bdee:	f047 0720 	orr.w	r7, r7, #32
 800bdf2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bdf4:	601d      	str	r5, [r3, #0]
 800bdf6:	9b06      	ldr	r3, [sp, #24]
 800bdf8:	601c      	str	r4, [r3, #0]
 800bdfa:	e6a7      	b.n	800bb4c <__gethex+0x110>
 800bdfc:	f843 0b04 	str.w	r0, [r3], #4
 800be00:	4299      	cmp	r1, r3
 800be02:	d8da      	bhi.n	800bdba <__gethex+0x37e>
 800be04:	68ab      	ldr	r3, [r5, #8]
 800be06:	4599      	cmp	r9, r3
 800be08:	db12      	blt.n	800be30 <__gethex+0x3f4>
 800be0a:	6869      	ldr	r1, [r5, #4]
 800be0c:	9802      	ldr	r0, [sp, #8]
 800be0e:	3101      	adds	r1, #1
 800be10:	f7fc fc72 	bl	80086f8 <_Balloc>
 800be14:	692a      	ldr	r2, [r5, #16]
 800be16:	3202      	adds	r2, #2
 800be18:	f105 010c 	add.w	r1, r5, #12
 800be1c:	4683      	mov	fp, r0
 800be1e:	0092      	lsls	r2, r2, #2
 800be20:	300c      	adds	r0, #12
 800be22:	f7fc fc51 	bl	80086c8 <memcpy>
 800be26:	4629      	mov	r1, r5
 800be28:	9802      	ldr	r0, [sp, #8]
 800be2a:	f7fc fc99 	bl	8008760 <_Bfree>
 800be2e:	465d      	mov	r5, fp
 800be30:	692b      	ldr	r3, [r5, #16]
 800be32:	1c5a      	adds	r2, r3, #1
 800be34:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800be38:	612a      	str	r2, [r5, #16]
 800be3a:	2201      	movs	r2, #1
 800be3c:	615a      	str	r2, [r3, #20]
 800be3e:	e7c2      	b.n	800bdc6 <__gethex+0x38a>
 800be40:	692a      	ldr	r2, [r5, #16]
 800be42:	4591      	cmp	r9, r2
 800be44:	da0b      	bge.n	800be5e <__gethex+0x422>
 800be46:	2101      	movs	r1, #1
 800be48:	4628      	mov	r0, r5
 800be4a:	f7ff fdad 	bl	800b9a8 <rshift>
 800be4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be52:	3401      	adds	r4, #1
 800be54:	429c      	cmp	r4, r3
 800be56:	f73f aedc 	bgt.w	800bc12 <__gethex+0x1d6>
 800be5a:	2701      	movs	r7, #1
 800be5c:	e7c7      	b.n	800bdee <__gethex+0x3b2>
 800be5e:	f016 061f 	ands.w	r6, r6, #31
 800be62:	d0fa      	beq.n	800be5a <__gethex+0x41e>
 800be64:	449a      	add	sl, r3
 800be66:	f1c6 0620 	rsb	r6, r6, #32
 800be6a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800be6e:	f7fc fd07 	bl	8008880 <__hi0bits>
 800be72:	42b0      	cmp	r0, r6
 800be74:	dbe7      	blt.n	800be46 <__gethex+0x40a>
 800be76:	e7f0      	b.n	800be5a <__gethex+0x41e>

0800be78 <L_shift>:
 800be78:	f1c2 0208 	rsb	r2, r2, #8
 800be7c:	0092      	lsls	r2, r2, #2
 800be7e:	b570      	push	{r4, r5, r6, lr}
 800be80:	f1c2 0620 	rsb	r6, r2, #32
 800be84:	6843      	ldr	r3, [r0, #4]
 800be86:	6804      	ldr	r4, [r0, #0]
 800be88:	fa03 f506 	lsl.w	r5, r3, r6
 800be8c:	432c      	orrs	r4, r5
 800be8e:	40d3      	lsrs	r3, r2
 800be90:	6004      	str	r4, [r0, #0]
 800be92:	f840 3f04 	str.w	r3, [r0, #4]!
 800be96:	4288      	cmp	r0, r1
 800be98:	d3f4      	bcc.n	800be84 <L_shift+0xc>
 800be9a:	bd70      	pop	{r4, r5, r6, pc}

0800be9c <__match>:
 800be9c:	b530      	push	{r4, r5, lr}
 800be9e:	6803      	ldr	r3, [r0, #0]
 800bea0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bea4:	3301      	adds	r3, #1
 800bea6:	b914      	cbnz	r4, 800beae <__match+0x12>
 800bea8:	6003      	str	r3, [r0, #0]
 800beaa:	2001      	movs	r0, #1
 800beac:	bd30      	pop	{r4, r5, pc}
 800beae:	781a      	ldrb	r2, [r3, #0]
 800beb0:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800beb4:	2d19      	cmp	r5, #25
 800beb6:	bf98      	it	ls
 800beb8:	3220      	addls	r2, #32
 800beba:	42a2      	cmp	r2, r4
 800bebc:	d0f0      	beq.n	800bea0 <__match+0x4>
 800bebe:	2000      	movs	r0, #0
 800bec0:	bd30      	pop	{r4, r5, pc}

0800bec2 <__hexnan>:
 800bec2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec6:	680b      	ldr	r3, [r1, #0]
 800bec8:	6801      	ldr	r1, [r0, #0]
 800beca:	115f      	asrs	r7, r3, #5
 800becc:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800bed0:	f013 031f 	ands.w	r3, r3, #31
 800bed4:	b087      	sub	sp, #28
 800bed6:	bf18      	it	ne
 800bed8:	3704      	addne	r7, #4
 800beda:	2500      	movs	r5, #0
 800bedc:	1f3e      	subs	r6, r7, #4
 800bede:	4682      	mov	sl, r0
 800bee0:	4690      	mov	r8, r2
 800bee2:	9302      	str	r3, [sp, #8]
 800bee4:	f847 5c04 	str.w	r5, [r7, #-4]
 800bee8:	46b1      	mov	r9, r6
 800beea:	4634      	mov	r4, r6
 800beec:	9501      	str	r5, [sp, #4]
 800beee:	46ab      	mov	fp, r5
 800bef0:	784a      	ldrb	r2, [r1, #1]
 800bef2:	1c4b      	adds	r3, r1, #1
 800bef4:	9303      	str	r3, [sp, #12]
 800bef6:	b342      	cbz	r2, 800bf4a <__hexnan+0x88>
 800bef8:	4610      	mov	r0, r2
 800befa:	9105      	str	r1, [sp, #20]
 800befc:	9204      	str	r2, [sp, #16]
 800befe:	f7ff fd88 	bl	800ba12 <__hexdig_fun>
 800bf02:	2800      	cmp	r0, #0
 800bf04:	d143      	bne.n	800bf8e <__hexnan+0xcc>
 800bf06:	9a04      	ldr	r2, [sp, #16]
 800bf08:	9905      	ldr	r1, [sp, #20]
 800bf0a:	2a20      	cmp	r2, #32
 800bf0c:	d818      	bhi.n	800bf40 <__hexnan+0x7e>
 800bf0e:	9b01      	ldr	r3, [sp, #4]
 800bf10:	459b      	cmp	fp, r3
 800bf12:	dd13      	ble.n	800bf3c <__hexnan+0x7a>
 800bf14:	454c      	cmp	r4, r9
 800bf16:	d206      	bcs.n	800bf26 <__hexnan+0x64>
 800bf18:	2d07      	cmp	r5, #7
 800bf1a:	dc04      	bgt.n	800bf26 <__hexnan+0x64>
 800bf1c:	462a      	mov	r2, r5
 800bf1e:	4649      	mov	r1, r9
 800bf20:	4620      	mov	r0, r4
 800bf22:	f7ff ffa9 	bl	800be78 <L_shift>
 800bf26:	4544      	cmp	r4, r8
 800bf28:	d944      	bls.n	800bfb4 <__hexnan+0xf2>
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	f1a4 0904 	sub.w	r9, r4, #4
 800bf30:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf34:	f8cd b004 	str.w	fp, [sp, #4]
 800bf38:	464c      	mov	r4, r9
 800bf3a:	461d      	mov	r5, r3
 800bf3c:	9903      	ldr	r1, [sp, #12]
 800bf3e:	e7d7      	b.n	800bef0 <__hexnan+0x2e>
 800bf40:	2a29      	cmp	r2, #41	; 0x29
 800bf42:	d14a      	bne.n	800bfda <__hexnan+0x118>
 800bf44:	3102      	adds	r1, #2
 800bf46:	f8ca 1000 	str.w	r1, [sl]
 800bf4a:	f1bb 0f00 	cmp.w	fp, #0
 800bf4e:	d044      	beq.n	800bfda <__hexnan+0x118>
 800bf50:	454c      	cmp	r4, r9
 800bf52:	d206      	bcs.n	800bf62 <__hexnan+0xa0>
 800bf54:	2d07      	cmp	r5, #7
 800bf56:	dc04      	bgt.n	800bf62 <__hexnan+0xa0>
 800bf58:	462a      	mov	r2, r5
 800bf5a:	4649      	mov	r1, r9
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	f7ff ff8b 	bl	800be78 <L_shift>
 800bf62:	4544      	cmp	r4, r8
 800bf64:	d928      	bls.n	800bfb8 <__hexnan+0xf6>
 800bf66:	4643      	mov	r3, r8
 800bf68:	f854 2b04 	ldr.w	r2, [r4], #4
 800bf6c:	f843 2b04 	str.w	r2, [r3], #4
 800bf70:	42a6      	cmp	r6, r4
 800bf72:	d2f9      	bcs.n	800bf68 <__hexnan+0xa6>
 800bf74:	2200      	movs	r2, #0
 800bf76:	f843 2b04 	str.w	r2, [r3], #4
 800bf7a:	429e      	cmp	r6, r3
 800bf7c:	d2fb      	bcs.n	800bf76 <__hexnan+0xb4>
 800bf7e:	6833      	ldr	r3, [r6, #0]
 800bf80:	b91b      	cbnz	r3, 800bf8a <__hexnan+0xc8>
 800bf82:	4546      	cmp	r6, r8
 800bf84:	d127      	bne.n	800bfd6 <__hexnan+0x114>
 800bf86:	2301      	movs	r3, #1
 800bf88:	6033      	str	r3, [r6, #0]
 800bf8a:	2005      	movs	r0, #5
 800bf8c:	e026      	b.n	800bfdc <__hexnan+0x11a>
 800bf8e:	3501      	adds	r5, #1
 800bf90:	2d08      	cmp	r5, #8
 800bf92:	f10b 0b01 	add.w	fp, fp, #1
 800bf96:	dd06      	ble.n	800bfa6 <__hexnan+0xe4>
 800bf98:	4544      	cmp	r4, r8
 800bf9a:	d9cf      	bls.n	800bf3c <__hexnan+0x7a>
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bfa2:	2501      	movs	r5, #1
 800bfa4:	3c04      	subs	r4, #4
 800bfa6:	6822      	ldr	r2, [r4, #0]
 800bfa8:	f000 000f 	and.w	r0, r0, #15
 800bfac:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bfb0:	6020      	str	r0, [r4, #0]
 800bfb2:	e7c3      	b.n	800bf3c <__hexnan+0x7a>
 800bfb4:	2508      	movs	r5, #8
 800bfb6:	e7c1      	b.n	800bf3c <__hexnan+0x7a>
 800bfb8:	9b02      	ldr	r3, [sp, #8]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d0df      	beq.n	800bf7e <__hexnan+0xbc>
 800bfbe:	f04f 32ff 	mov.w	r2, #4294967295
 800bfc2:	f1c3 0320 	rsb	r3, r3, #32
 800bfc6:	fa22 f303 	lsr.w	r3, r2, r3
 800bfca:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800bfce:	401a      	ands	r2, r3
 800bfd0:	f847 2c04 	str.w	r2, [r7, #-4]
 800bfd4:	e7d3      	b.n	800bf7e <__hexnan+0xbc>
 800bfd6:	3e04      	subs	r6, #4
 800bfd8:	e7d1      	b.n	800bf7e <__hexnan+0xbc>
 800bfda:	2004      	movs	r0, #4
 800bfdc:	b007      	add	sp, #28
 800bfde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800bfe4 <_isatty_r>:
 800bfe4:	b538      	push	{r3, r4, r5, lr}
 800bfe6:	4c06      	ldr	r4, [pc, #24]	; (800c000 <_isatty_r+0x1c>)
 800bfe8:	2300      	movs	r3, #0
 800bfea:	4605      	mov	r5, r0
 800bfec:	4608      	mov	r0, r1
 800bfee:	6023      	str	r3, [r4, #0]
 800bff0:	f7f8 fd6e 	bl	8004ad0 <_isatty>
 800bff4:	1c43      	adds	r3, r0, #1
 800bff6:	d102      	bne.n	800bffe <_isatty_r+0x1a>
 800bff8:	6823      	ldr	r3, [r4, #0]
 800bffa:	b103      	cbz	r3, 800bffe <_isatty_r+0x1a>
 800bffc:	602b      	str	r3, [r5, #0]
 800bffe:	bd38      	pop	{r3, r4, r5, pc}
 800c000:	2000093c 	.word	0x2000093c

0800c004 <_lseek_r>:
 800c004:	b538      	push	{r3, r4, r5, lr}
 800c006:	4c07      	ldr	r4, [pc, #28]	; (800c024 <_lseek_r+0x20>)
 800c008:	4605      	mov	r5, r0
 800c00a:	4608      	mov	r0, r1
 800c00c:	4611      	mov	r1, r2
 800c00e:	2200      	movs	r2, #0
 800c010:	6022      	str	r2, [r4, #0]
 800c012:	461a      	mov	r2, r3
 800c014:	f7f8 fd5e 	bl	8004ad4 <_lseek>
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	d102      	bne.n	800c022 <_lseek_r+0x1e>
 800c01c:	6823      	ldr	r3, [r4, #0]
 800c01e:	b103      	cbz	r3, 800c022 <_lseek_r+0x1e>
 800c020:	602b      	str	r3, [r5, #0]
 800c022:	bd38      	pop	{r3, r4, r5, pc}
 800c024:	2000093c 	.word	0x2000093c

0800c028 <memmove>:
 800c028:	4288      	cmp	r0, r1
 800c02a:	b510      	push	{r4, lr}
 800c02c:	eb01 0302 	add.w	r3, r1, r2
 800c030:	d803      	bhi.n	800c03a <memmove+0x12>
 800c032:	1e42      	subs	r2, r0, #1
 800c034:	4299      	cmp	r1, r3
 800c036:	d10c      	bne.n	800c052 <memmove+0x2a>
 800c038:	bd10      	pop	{r4, pc}
 800c03a:	4298      	cmp	r0, r3
 800c03c:	d2f9      	bcs.n	800c032 <memmove+0xa>
 800c03e:	1881      	adds	r1, r0, r2
 800c040:	1ad2      	subs	r2, r2, r3
 800c042:	42d3      	cmn	r3, r2
 800c044:	d100      	bne.n	800c048 <memmove+0x20>
 800c046:	bd10      	pop	{r4, pc}
 800c048:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c04c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c050:	e7f7      	b.n	800c042 <memmove+0x1a>
 800c052:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c056:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c05a:	e7eb      	b.n	800c034 <memmove+0xc>

0800c05c <_read_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4c07      	ldr	r4, [pc, #28]	; (800c07c <_read_r+0x20>)
 800c060:	4605      	mov	r5, r0
 800c062:	4608      	mov	r0, r1
 800c064:	4611      	mov	r1, r2
 800c066:	2200      	movs	r2, #0
 800c068:	6022      	str	r2, [r4, #0]
 800c06a:	461a      	mov	r2, r3
 800c06c:	f7f8 fcf0 	bl	8004a50 <_read>
 800c070:	1c43      	adds	r3, r0, #1
 800c072:	d102      	bne.n	800c07a <_read_r+0x1e>
 800c074:	6823      	ldr	r3, [r4, #0]
 800c076:	b103      	cbz	r3, 800c07a <_read_r+0x1e>
 800c078:	602b      	str	r3, [r5, #0]
 800c07a:	bd38      	pop	{r3, r4, r5, pc}
 800c07c:	2000093c 	.word	0x2000093c

0800c080 <_realloc_r>:
 800c080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c084:	4682      	mov	sl, r0
 800c086:	460c      	mov	r4, r1
 800c088:	b929      	cbnz	r1, 800c096 <_realloc_r+0x16>
 800c08a:	4611      	mov	r1, r2
 800c08c:	b003      	add	sp, #12
 800c08e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c092:	f7fc b8cd 	b.w	8008230 <_malloc_r>
 800c096:	9201      	str	r2, [sp, #4]
 800c098:	f7fc fb22 	bl	80086e0 <__malloc_lock>
 800c09c:	9a01      	ldr	r2, [sp, #4]
 800c09e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c0a2:	f102 080b 	add.w	r8, r2, #11
 800c0a6:	f1b8 0f16 	cmp.w	r8, #22
 800c0aa:	f1a4 0908 	sub.w	r9, r4, #8
 800c0ae:	f025 0603 	bic.w	r6, r5, #3
 800c0b2:	d90a      	bls.n	800c0ca <_realloc_r+0x4a>
 800c0b4:	f038 0807 	bics.w	r8, r8, #7
 800c0b8:	d509      	bpl.n	800c0ce <_realloc_r+0x4e>
 800c0ba:	230c      	movs	r3, #12
 800c0bc:	f8ca 3000 	str.w	r3, [sl]
 800c0c0:	2700      	movs	r7, #0
 800c0c2:	4638      	mov	r0, r7
 800c0c4:	b003      	add	sp, #12
 800c0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ca:	f04f 0810 	mov.w	r8, #16
 800c0ce:	4590      	cmp	r8, r2
 800c0d0:	d3f3      	bcc.n	800c0ba <_realloc_r+0x3a>
 800c0d2:	45b0      	cmp	r8, r6
 800c0d4:	f340 8145 	ble.w	800c362 <_realloc_r+0x2e2>
 800c0d8:	4ba8      	ldr	r3, [pc, #672]	; (800c37c <_realloc_r+0x2fc>)
 800c0da:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800c0de:	eb09 0106 	add.w	r1, r9, r6
 800c0e2:	4571      	cmp	r1, lr
 800c0e4:	469b      	mov	fp, r3
 800c0e6:	684b      	ldr	r3, [r1, #4]
 800c0e8:	d005      	beq.n	800c0f6 <_realloc_r+0x76>
 800c0ea:	f023 0001 	bic.w	r0, r3, #1
 800c0ee:	4408      	add	r0, r1
 800c0f0:	6840      	ldr	r0, [r0, #4]
 800c0f2:	07c7      	lsls	r7, r0, #31
 800c0f4:	d447      	bmi.n	800c186 <_realloc_r+0x106>
 800c0f6:	f023 0303 	bic.w	r3, r3, #3
 800c0fa:	4571      	cmp	r1, lr
 800c0fc:	eb06 0703 	add.w	r7, r6, r3
 800c100:	d119      	bne.n	800c136 <_realloc_r+0xb6>
 800c102:	f108 0010 	add.w	r0, r8, #16
 800c106:	4287      	cmp	r7, r0
 800c108:	db3f      	blt.n	800c18a <_realloc_r+0x10a>
 800c10a:	eb09 0308 	add.w	r3, r9, r8
 800c10e:	eba7 0708 	sub.w	r7, r7, r8
 800c112:	f047 0701 	orr.w	r7, r7, #1
 800c116:	f8cb 3008 	str.w	r3, [fp, #8]
 800c11a:	605f      	str	r7, [r3, #4]
 800c11c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c120:	f003 0301 	and.w	r3, r3, #1
 800c124:	ea43 0308 	orr.w	r3, r3, r8
 800c128:	f844 3c04 	str.w	r3, [r4, #-4]
 800c12c:	4650      	mov	r0, sl
 800c12e:	f7fc fadd 	bl	80086ec <__malloc_unlock>
 800c132:	4627      	mov	r7, r4
 800c134:	e7c5      	b.n	800c0c2 <_realloc_r+0x42>
 800c136:	45b8      	cmp	r8, r7
 800c138:	dc27      	bgt.n	800c18a <_realloc_r+0x10a>
 800c13a:	68cb      	ldr	r3, [r1, #12]
 800c13c:	688a      	ldr	r2, [r1, #8]
 800c13e:	60d3      	str	r3, [r2, #12]
 800c140:	609a      	str	r2, [r3, #8]
 800c142:	eba7 0008 	sub.w	r0, r7, r8
 800c146:	280f      	cmp	r0, #15
 800c148:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c14c:	eb09 0207 	add.w	r2, r9, r7
 800c150:	f240 8109 	bls.w	800c366 <_realloc_r+0x2e6>
 800c154:	eb09 0108 	add.w	r1, r9, r8
 800c158:	f003 0301 	and.w	r3, r3, #1
 800c15c:	ea43 0308 	orr.w	r3, r3, r8
 800c160:	f040 0001 	orr.w	r0, r0, #1
 800c164:	f8c9 3004 	str.w	r3, [r9, #4]
 800c168:	6048      	str	r0, [r1, #4]
 800c16a:	6853      	ldr	r3, [r2, #4]
 800c16c:	f043 0301 	orr.w	r3, r3, #1
 800c170:	6053      	str	r3, [r2, #4]
 800c172:	3108      	adds	r1, #8
 800c174:	4650      	mov	r0, sl
 800c176:	f7fb feaf 	bl	8007ed8 <_free_r>
 800c17a:	4650      	mov	r0, sl
 800c17c:	f7fc fab6 	bl	80086ec <__malloc_unlock>
 800c180:	f109 0708 	add.w	r7, r9, #8
 800c184:	e79d      	b.n	800c0c2 <_realloc_r+0x42>
 800c186:	2300      	movs	r3, #0
 800c188:	4619      	mov	r1, r3
 800c18a:	07e8      	lsls	r0, r5, #31
 800c18c:	f100 8084 	bmi.w	800c298 <_realloc_r+0x218>
 800c190:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c194:	eba9 0505 	sub.w	r5, r9, r5
 800c198:	6868      	ldr	r0, [r5, #4]
 800c19a:	f020 0003 	bic.w	r0, r0, #3
 800c19e:	4430      	add	r0, r6
 800c1a0:	2900      	cmp	r1, #0
 800c1a2:	d076      	beq.n	800c292 <_realloc_r+0x212>
 800c1a4:	4571      	cmp	r1, lr
 800c1a6:	d150      	bne.n	800c24a <_realloc_r+0x1ca>
 800c1a8:	4403      	add	r3, r0
 800c1aa:	f108 0110 	add.w	r1, r8, #16
 800c1ae:	428b      	cmp	r3, r1
 800c1b0:	db6f      	blt.n	800c292 <_realloc_r+0x212>
 800c1b2:	462f      	mov	r7, r5
 800c1b4:	68ea      	ldr	r2, [r5, #12]
 800c1b6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c1ba:	60ca      	str	r2, [r1, #12]
 800c1bc:	6091      	str	r1, [r2, #8]
 800c1be:	1f32      	subs	r2, r6, #4
 800c1c0:	2a24      	cmp	r2, #36	; 0x24
 800c1c2:	d83b      	bhi.n	800c23c <_realloc_r+0x1bc>
 800c1c4:	2a13      	cmp	r2, #19
 800c1c6:	d936      	bls.n	800c236 <_realloc_r+0x1b6>
 800c1c8:	6821      	ldr	r1, [r4, #0]
 800c1ca:	60a9      	str	r1, [r5, #8]
 800c1cc:	6861      	ldr	r1, [r4, #4]
 800c1ce:	60e9      	str	r1, [r5, #12]
 800c1d0:	2a1b      	cmp	r2, #27
 800c1d2:	d81c      	bhi.n	800c20e <_realloc_r+0x18e>
 800c1d4:	f105 0210 	add.w	r2, r5, #16
 800c1d8:	f104 0108 	add.w	r1, r4, #8
 800c1dc:	6808      	ldr	r0, [r1, #0]
 800c1de:	6010      	str	r0, [r2, #0]
 800c1e0:	6848      	ldr	r0, [r1, #4]
 800c1e2:	6050      	str	r0, [r2, #4]
 800c1e4:	6889      	ldr	r1, [r1, #8]
 800c1e6:	6091      	str	r1, [r2, #8]
 800c1e8:	eb05 0208 	add.w	r2, r5, r8
 800c1ec:	eba3 0308 	sub.w	r3, r3, r8
 800c1f0:	f043 0301 	orr.w	r3, r3, #1
 800c1f4:	f8cb 2008 	str.w	r2, [fp, #8]
 800c1f8:	6053      	str	r3, [r2, #4]
 800c1fa:	686b      	ldr	r3, [r5, #4]
 800c1fc:	f003 0301 	and.w	r3, r3, #1
 800c200:	ea43 0308 	orr.w	r3, r3, r8
 800c204:	606b      	str	r3, [r5, #4]
 800c206:	4650      	mov	r0, sl
 800c208:	f7fc fa70 	bl	80086ec <__malloc_unlock>
 800c20c:	e759      	b.n	800c0c2 <_realloc_r+0x42>
 800c20e:	68a1      	ldr	r1, [r4, #8]
 800c210:	6129      	str	r1, [r5, #16]
 800c212:	68e1      	ldr	r1, [r4, #12]
 800c214:	6169      	str	r1, [r5, #20]
 800c216:	2a24      	cmp	r2, #36	; 0x24
 800c218:	bf01      	itttt	eq
 800c21a:	6922      	ldreq	r2, [r4, #16]
 800c21c:	61aa      	streq	r2, [r5, #24]
 800c21e:	6960      	ldreq	r0, [r4, #20]
 800c220:	61e8      	streq	r0, [r5, #28]
 800c222:	bf19      	ittee	ne
 800c224:	f105 0218 	addne.w	r2, r5, #24
 800c228:	f104 0110 	addne.w	r1, r4, #16
 800c22c:	f105 0220 	addeq.w	r2, r5, #32
 800c230:	f104 0118 	addeq.w	r1, r4, #24
 800c234:	e7d2      	b.n	800c1dc <_realloc_r+0x15c>
 800c236:	463a      	mov	r2, r7
 800c238:	4621      	mov	r1, r4
 800c23a:	e7cf      	b.n	800c1dc <_realloc_r+0x15c>
 800c23c:	4621      	mov	r1, r4
 800c23e:	4638      	mov	r0, r7
 800c240:	9301      	str	r3, [sp, #4]
 800c242:	f7ff fef1 	bl	800c028 <memmove>
 800c246:	9b01      	ldr	r3, [sp, #4]
 800c248:	e7ce      	b.n	800c1e8 <_realloc_r+0x168>
 800c24a:	18c7      	adds	r7, r0, r3
 800c24c:	45b8      	cmp	r8, r7
 800c24e:	dc20      	bgt.n	800c292 <_realloc_r+0x212>
 800c250:	68cb      	ldr	r3, [r1, #12]
 800c252:	688a      	ldr	r2, [r1, #8]
 800c254:	60d3      	str	r3, [r2, #12]
 800c256:	609a      	str	r2, [r3, #8]
 800c258:	4628      	mov	r0, r5
 800c25a:	68eb      	ldr	r3, [r5, #12]
 800c25c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c260:	60d3      	str	r3, [r2, #12]
 800c262:	609a      	str	r2, [r3, #8]
 800c264:	1f32      	subs	r2, r6, #4
 800c266:	2a24      	cmp	r2, #36	; 0x24
 800c268:	d842      	bhi.n	800c2f0 <_realloc_r+0x270>
 800c26a:	2a13      	cmp	r2, #19
 800c26c:	d93e      	bls.n	800c2ec <_realloc_r+0x26c>
 800c26e:	6823      	ldr	r3, [r4, #0]
 800c270:	60ab      	str	r3, [r5, #8]
 800c272:	6863      	ldr	r3, [r4, #4]
 800c274:	60eb      	str	r3, [r5, #12]
 800c276:	2a1b      	cmp	r2, #27
 800c278:	d824      	bhi.n	800c2c4 <_realloc_r+0x244>
 800c27a:	f105 0010 	add.w	r0, r5, #16
 800c27e:	f104 0308 	add.w	r3, r4, #8
 800c282:	681a      	ldr	r2, [r3, #0]
 800c284:	6002      	str	r2, [r0, #0]
 800c286:	685a      	ldr	r2, [r3, #4]
 800c288:	6042      	str	r2, [r0, #4]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	6083      	str	r3, [r0, #8]
 800c28e:	46a9      	mov	r9, r5
 800c290:	e757      	b.n	800c142 <_realloc_r+0xc2>
 800c292:	4580      	cmp	r8, r0
 800c294:	4607      	mov	r7, r0
 800c296:	dddf      	ble.n	800c258 <_realloc_r+0x1d8>
 800c298:	4611      	mov	r1, r2
 800c29a:	4650      	mov	r0, sl
 800c29c:	f7fb ffc8 	bl	8008230 <_malloc_r>
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	d0af      	beq.n	800c206 <_realloc_r+0x186>
 800c2a6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c2aa:	f023 0301 	bic.w	r3, r3, #1
 800c2ae:	f1a0 0208 	sub.w	r2, r0, #8
 800c2b2:	444b      	add	r3, r9
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d11f      	bne.n	800c2f8 <_realloc_r+0x278>
 800c2b8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c2bc:	f027 0703 	bic.w	r7, r7, #3
 800c2c0:	4437      	add	r7, r6
 800c2c2:	e73e      	b.n	800c142 <_realloc_r+0xc2>
 800c2c4:	68a3      	ldr	r3, [r4, #8]
 800c2c6:	612b      	str	r3, [r5, #16]
 800c2c8:	68e3      	ldr	r3, [r4, #12]
 800c2ca:	616b      	str	r3, [r5, #20]
 800c2cc:	2a24      	cmp	r2, #36	; 0x24
 800c2ce:	bf01      	itttt	eq
 800c2d0:	6923      	ldreq	r3, [r4, #16]
 800c2d2:	61ab      	streq	r3, [r5, #24]
 800c2d4:	6962      	ldreq	r2, [r4, #20]
 800c2d6:	61ea      	streq	r2, [r5, #28]
 800c2d8:	bf19      	ittee	ne
 800c2da:	f105 0018 	addne.w	r0, r5, #24
 800c2de:	f104 0310 	addne.w	r3, r4, #16
 800c2e2:	f105 0020 	addeq.w	r0, r5, #32
 800c2e6:	f104 0318 	addeq.w	r3, r4, #24
 800c2ea:	e7ca      	b.n	800c282 <_realloc_r+0x202>
 800c2ec:	4623      	mov	r3, r4
 800c2ee:	e7c8      	b.n	800c282 <_realloc_r+0x202>
 800c2f0:	4621      	mov	r1, r4
 800c2f2:	f7ff fe99 	bl	800c028 <memmove>
 800c2f6:	e7ca      	b.n	800c28e <_realloc_r+0x20e>
 800c2f8:	1f32      	subs	r2, r6, #4
 800c2fa:	2a24      	cmp	r2, #36	; 0x24
 800c2fc:	d82d      	bhi.n	800c35a <_realloc_r+0x2da>
 800c2fe:	2a13      	cmp	r2, #19
 800c300:	d928      	bls.n	800c354 <_realloc_r+0x2d4>
 800c302:	6823      	ldr	r3, [r4, #0]
 800c304:	6003      	str	r3, [r0, #0]
 800c306:	6863      	ldr	r3, [r4, #4]
 800c308:	6043      	str	r3, [r0, #4]
 800c30a:	2a1b      	cmp	r2, #27
 800c30c:	d80e      	bhi.n	800c32c <_realloc_r+0x2ac>
 800c30e:	f100 0308 	add.w	r3, r0, #8
 800c312:	f104 0208 	add.w	r2, r4, #8
 800c316:	6811      	ldr	r1, [r2, #0]
 800c318:	6019      	str	r1, [r3, #0]
 800c31a:	6851      	ldr	r1, [r2, #4]
 800c31c:	6059      	str	r1, [r3, #4]
 800c31e:	6892      	ldr	r2, [r2, #8]
 800c320:	609a      	str	r2, [r3, #8]
 800c322:	4621      	mov	r1, r4
 800c324:	4650      	mov	r0, sl
 800c326:	f7fb fdd7 	bl	8007ed8 <_free_r>
 800c32a:	e76c      	b.n	800c206 <_realloc_r+0x186>
 800c32c:	68a3      	ldr	r3, [r4, #8]
 800c32e:	6083      	str	r3, [r0, #8]
 800c330:	68e3      	ldr	r3, [r4, #12]
 800c332:	60c3      	str	r3, [r0, #12]
 800c334:	2a24      	cmp	r2, #36	; 0x24
 800c336:	bf01      	itttt	eq
 800c338:	6923      	ldreq	r3, [r4, #16]
 800c33a:	6103      	streq	r3, [r0, #16]
 800c33c:	6961      	ldreq	r1, [r4, #20]
 800c33e:	6141      	streq	r1, [r0, #20]
 800c340:	bf19      	ittee	ne
 800c342:	f100 0310 	addne.w	r3, r0, #16
 800c346:	f104 0210 	addne.w	r2, r4, #16
 800c34a:	f100 0318 	addeq.w	r3, r0, #24
 800c34e:	f104 0218 	addeq.w	r2, r4, #24
 800c352:	e7e0      	b.n	800c316 <_realloc_r+0x296>
 800c354:	4603      	mov	r3, r0
 800c356:	4622      	mov	r2, r4
 800c358:	e7dd      	b.n	800c316 <_realloc_r+0x296>
 800c35a:	4621      	mov	r1, r4
 800c35c:	f7ff fe64 	bl	800c028 <memmove>
 800c360:	e7df      	b.n	800c322 <_realloc_r+0x2a2>
 800c362:	4637      	mov	r7, r6
 800c364:	e6ed      	b.n	800c142 <_realloc_r+0xc2>
 800c366:	f003 0301 	and.w	r3, r3, #1
 800c36a:	431f      	orrs	r7, r3
 800c36c:	f8c9 7004 	str.w	r7, [r9, #4]
 800c370:	6853      	ldr	r3, [r2, #4]
 800c372:	f043 0301 	orr.w	r3, r3, #1
 800c376:	6053      	str	r3, [r2, #4]
 800c378:	e6ff      	b.n	800c17a <_realloc_r+0xfa>
 800c37a:	bf00      	nop
 800c37c:	2000026c 	.word	0x2000026c

0800c380 <strncmp>:
 800c380:	b510      	push	{r4, lr}
 800c382:	b16a      	cbz	r2, 800c3a0 <strncmp+0x20>
 800c384:	3901      	subs	r1, #1
 800c386:	1884      	adds	r4, r0, r2
 800c388:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c38c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c390:	4293      	cmp	r3, r2
 800c392:	d103      	bne.n	800c39c <strncmp+0x1c>
 800c394:	42a0      	cmp	r0, r4
 800c396:	d001      	beq.n	800c39c <strncmp+0x1c>
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d1f5      	bne.n	800c388 <strncmp+0x8>
 800c39c:	1a98      	subs	r0, r3, r2
 800c39e:	bd10      	pop	{r4, pc}
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	bd10      	pop	{r4, pc}

0800c3a4 <__ssprint_r>:
 800c3a4:	6893      	ldr	r3, [r2, #8]
 800c3a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3aa:	4681      	mov	r9, r0
 800c3ac:	460c      	mov	r4, r1
 800c3ae:	4617      	mov	r7, r2
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d060      	beq.n	800c476 <__ssprint_r+0xd2>
 800c3b4:	f04f 0b00 	mov.w	fp, #0
 800c3b8:	f8d2 a000 	ldr.w	sl, [r2]
 800c3bc:	465e      	mov	r6, fp
 800c3be:	b356      	cbz	r6, 800c416 <__ssprint_r+0x72>
 800c3c0:	68a3      	ldr	r3, [r4, #8]
 800c3c2:	429e      	cmp	r6, r3
 800c3c4:	d344      	bcc.n	800c450 <__ssprint_r+0xac>
 800c3c6:	89a2      	ldrh	r2, [r4, #12]
 800c3c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c3cc:	d03e      	beq.n	800c44c <__ssprint_r+0xa8>
 800c3ce:	6825      	ldr	r5, [r4, #0]
 800c3d0:	6921      	ldr	r1, [r4, #16]
 800c3d2:	eba5 0801 	sub.w	r8, r5, r1
 800c3d6:	6965      	ldr	r5, [r4, #20]
 800c3d8:	2302      	movs	r3, #2
 800c3da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3de:	fb95 f5f3 	sdiv	r5, r5, r3
 800c3e2:	f108 0301 	add.w	r3, r8, #1
 800c3e6:	4433      	add	r3, r6
 800c3e8:	429d      	cmp	r5, r3
 800c3ea:	bf38      	it	cc
 800c3ec:	461d      	movcc	r5, r3
 800c3ee:	0553      	lsls	r3, r2, #21
 800c3f0:	d546      	bpl.n	800c480 <__ssprint_r+0xdc>
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	4648      	mov	r0, r9
 800c3f6:	f7fb ff1b 	bl	8008230 <_malloc_r>
 800c3fa:	b998      	cbnz	r0, 800c424 <__ssprint_r+0x80>
 800c3fc:	230c      	movs	r3, #12
 800c3fe:	f8c9 3000 	str.w	r3, [r9]
 800c402:	89a3      	ldrh	r3, [r4, #12]
 800c404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c408:	81a3      	strh	r3, [r4, #12]
 800c40a:	2300      	movs	r3, #0
 800c40c:	60bb      	str	r3, [r7, #8]
 800c40e:	607b      	str	r3, [r7, #4]
 800c410:	f04f 30ff 	mov.w	r0, #4294967295
 800c414:	e031      	b.n	800c47a <__ssprint_r+0xd6>
 800c416:	f8da b000 	ldr.w	fp, [sl]
 800c41a:	f8da 6004 	ldr.w	r6, [sl, #4]
 800c41e:	f10a 0a08 	add.w	sl, sl, #8
 800c422:	e7cc      	b.n	800c3be <__ssprint_r+0x1a>
 800c424:	4642      	mov	r2, r8
 800c426:	6921      	ldr	r1, [r4, #16]
 800c428:	9001      	str	r0, [sp, #4]
 800c42a:	f7fc f94d 	bl	80086c8 <memcpy>
 800c42e:	89a2      	ldrh	r2, [r4, #12]
 800c430:	9b01      	ldr	r3, [sp, #4]
 800c432:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c436:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c43a:	81a2      	strh	r2, [r4, #12]
 800c43c:	6123      	str	r3, [r4, #16]
 800c43e:	6165      	str	r5, [r4, #20]
 800c440:	4443      	add	r3, r8
 800c442:	eba5 0508 	sub.w	r5, r5, r8
 800c446:	6023      	str	r3, [r4, #0]
 800c448:	60a5      	str	r5, [r4, #8]
 800c44a:	4633      	mov	r3, r6
 800c44c:	429e      	cmp	r6, r3
 800c44e:	d200      	bcs.n	800c452 <__ssprint_r+0xae>
 800c450:	4633      	mov	r3, r6
 800c452:	461a      	mov	r2, r3
 800c454:	4659      	mov	r1, fp
 800c456:	6820      	ldr	r0, [r4, #0]
 800c458:	9301      	str	r3, [sp, #4]
 800c45a:	f7ff fde5 	bl	800c028 <memmove>
 800c45e:	68a2      	ldr	r2, [r4, #8]
 800c460:	9b01      	ldr	r3, [sp, #4]
 800c462:	1ad2      	subs	r2, r2, r3
 800c464:	60a2      	str	r2, [r4, #8]
 800c466:	6822      	ldr	r2, [r4, #0]
 800c468:	4413      	add	r3, r2
 800c46a:	6023      	str	r3, [r4, #0]
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	1b9e      	subs	r6, r3, r6
 800c470:	60be      	str	r6, [r7, #8]
 800c472:	2e00      	cmp	r6, #0
 800c474:	d1cf      	bne.n	800c416 <__ssprint_r+0x72>
 800c476:	2000      	movs	r0, #0
 800c478:	6078      	str	r0, [r7, #4]
 800c47a:	b003      	add	sp, #12
 800c47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c480:	462a      	mov	r2, r5
 800c482:	4648      	mov	r0, r9
 800c484:	f7ff fdfc 	bl	800c080 <_realloc_r>
 800c488:	4603      	mov	r3, r0
 800c48a:	2800      	cmp	r0, #0
 800c48c:	d1d6      	bne.n	800c43c <__ssprint_r+0x98>
 800c48e:	6921      	ldr	r1, [r4, #16]
 800c490:	4648      	mov	r0, r9
 800c492:	f7fb fd21 	bl	8007ed8 <_free_r>
 800c496:	e7b1      	b.n	800c3fc <__ssprint_r+0x58>

0800c498 <__swbuf_r>:
 800c498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c49a:	460e      	mov	r6, r1
 800c49c:	4614      	mov	r4, r2
 800c49e:	4605      	mov	r5, r0
 800c4a0:	b118      	cbz	r0, 800c4aa <__swbuf_r+0x12>
 800c4a2:	6983      	ldr	r3, [r0, #24]
 800c4a4:	b90b      	cbnz	r3, 800c4aa <__swbuf_r+0x12>
 800c4a6:	f7fb fbc5 	bl	8007c34 <__sinit>
 800c4aa:	4b27      	ldr	r3, [pc, #156]	; (800c548 <__swbuf_r+0xb0>)
 800c4ac:	429c      	cmp	r4, r3
 800c4ae:	d12f      	bne.n	800c510 <__swbuf_r+0x78>
 800c4b0:	686c      	ldr	r4, [r5, #4]
 800c4b2:	69a3      	ldr	r3, [r4, #24]
 800c4b4:	60a3      	str	r3, [r4, #8]
 800c4b6:	89a3      	ldrh	r3, [r4, #12]
 800c4b8:	0719      	lsls	r1, r3, #28
 800c4ba:	d533      	bpl.n	800c524 <__swbuf_r+0x8c>
 800c4bc:	6923      	ldr	r3, [r4, #16]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d030      	beq.n	800c524 <__swbuf_r+0x8c>
 800c4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4c6:	b2f6      	uxtb	r6, r6
 800c4c8:	049a      	lsls	r2, r3, #18
 800c4ca:	4637      	mov	r7, r6
 800c4cc:	d534      	bpl.n	800c538 <__swbuf_r+0xa0>
 800c4ce:	6923      	ldr	r3, [r4, #16]
 800c4d0:	6820      	ldr	r0, [r4, #0]
 800c4d2:	1ac0      	subs	r0, r0, r3
 800c4d4:	6963      	ldr	r3, [r4, #20]
 800c4d6:	4298      	cmp	r0, r3
 800c4d8:	db04      	blt.n	800c4e4 <__swbuf_r+0x4c>
 800c4da:	4621      	mov	r1, r4
 800c4dc:	4628      	mov	r0, r5
 800c4de:	f7fb fb03 	bl	8007ae8 <_fflush_r>
 800c4e2:	bb28      	cbnz	r0, 800c530 <__swbuf_r+0x98>
 800c4e4:	68a3      	ldr	r3, [r4, #8]
 800c4e6:	3b01      	subs	r3, #1
 800c4e8:	60a3      	str	r3, [r4, #8]
 800c4ea:	6823      	ldr	r3, [r4, #0]
 800c4ec:	1c5a      	adds	r2, r3, #1
 800c4ee:	6022      	str	r2, [r4, #0]
 800c4f0:	701e      	strb	r6, [r3, #0]
 800c4f2:	6963      	ldr	r3, [r4, #20]
 800c4f4:	3001      	adds	r0, #1
 800c4f6:	4298      	cmp	r0, r3
 800c4f8:	d004      	beq.n	800c504 <__swbuf_r+0x6c>
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	07db      	lsls	r3, r3, #31
 800c4fe:	d519      	bpl.n	800c534 <__swbuf_r+0x9c>
 800c500:	2e0a      	cmp	r6, #10
 800c502:	d117      	bne.n	800c534 <__swbuf_r+0x9c>
 800c504:	4621      	mov	r1, r4
 800c506:	4628      	mov	r0, r5
 800c508:	f7fb faee 	bl	8007ae8 <_fflush_r>
 800c50c:	b190      	cbz	r0, 800c534 <__swbuf_r+0x9c>
 800c50e:	e00f      	b.n	800c530 <__swbuf_r+0x98>
 800c510:	4b0e      	ldr	r3, [pc, #56]	; (800c54c <__swbuf_r+0xb4>)
 800c512:	429c      	cmp	r4, r3
 800c514:	d101      	bne.n	800c51a <__swbuf_r+0x82>
 800c516:	68ac      	ldr	r4, [r5, #8]
 800c518:	e7cb      	b.n	800c4b2 <__swbuf_r+0x1a>
 800c51a:	4b0d      	ldr	r3, [pc, #52]	; (800c550 <__swbuf_r+0xb8>)
 800c51c:	429c      	cmp	r4, r3
 800c51e:	bf08      	it	eq
 800c520:	68ec      	ldreq	r4, [r5, #12]
 800c522:	e7c6      	b.n	800c4b2 <__swbuf_r+0x1a>
 800c524:	4621      	mov	r1, r4
 800c526:	4628      	mov	r0, r5
 800c528:	f7fa fb84 	bl	8006c34 <__swsetup_r>
 800c52c:	2800      	cmp	r0, #0
 800c52e:	d0c8      	beq.n	800c4c2 <__swbuf_r+0x2a>
 800c530:	f04f 37ff 	mov.w	r7, #4294967295
 800c534:	4638      	mov	r0, r7
 800c536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c538:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c53c:	81a3      	strh	r3, [r4, #12]
 800c53e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c540:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c544:	6663      	str	r3, [r4, #100]	; 0x64
 800c546:	e7c2      	b.n	800c4ce <__swbuf_r+0x36>
 800c548:	0800c7c4 	.word	0x0800c7c4
 800c54c:	0800c7e4 	.word	0x0800c7e4
 800c550:	0800c7a4 	.word	0x0800c7a4

0800c554 <_wcrtomb_r>:
 800c554:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c556:	4605      	mov	r5, r0
 800c558:	b085      	sub	sp, #20
 800c55a:	461e      	mov	r6, r3
 800c55c:	460f      	mov	r7, r1
 800c55e:	4c0f      	ldr	r4, [pc, #60]	; (800c59c <_wcrtomb_r+0x48>)
 800c560:	b991      	cbnz	r1, 800c588 <_wcrtomb_r+0x34>
 800c562:	6822      	ldr	r2, [r4, #0]
 800c564:	490e      	ldr	r1, [pc, #56]	; (800c5a0 <_wcrtomb_r+0x4c>)
 800c566:	6a12      	ldr	r2, [r2, #32]
 800c568:	2a00      	cmp	r2, #0
 800c56a:	bf08      	it	eq
 800c56c:	460a      	moveq	r2, r1
 800c56e:	a901      	add	r1, sp, #4
 800c570:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800c574:	463a      	mov	r2, r7
 800c576:	47a0      	blx	r4
 800c578:	1c43      	adds	r3, r0, #1
 800c57a:	bf01      	itttt	eq
 800c57c:	2300      	moveq	r3, #0
 800c57e:	6033      	streq	r3, [r6, #0]
 800c580:	238a      	moveq	r3, #138	; 0x8a
 800c582:	602b      	streq	r3, [r5, #0]
 800c584:	b005      	add	sp, #20
 800c586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c588:	6824      	ldr	r4, [r4, #0]
 800c58a:	4f05      	ldr	r7, [pc, #20]	; (800c5a0 <_wcrtomb_r+0x4c>)
 800c58c:	6a24      	ldr	r4, [r4, #32]
 800c58e:	2c00      	cmp	r4, #0
 800c590:	bf08      	it	eq
 800c592:	463c      	moveq	r4, r7
 800c594:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800c598:	e7ed      	b.n	800c576 <_wcrtomb_r+0x22>
 800c59a:	bf00      	nop
 800c59c:	2000000c 	.word	0x2000000c
 800c5a0:	20000100 	.word	0x20000100

0800c5a4 <abort>:
 800c5a4:	b508      	push	{r3, lr}
 800c5a6:	2006      	movs	r0, #6
 800c5a8:	f000 f82c 	bl	800c604 <raise>
 800c5ac:	2001      	movs	r0, #1
 800c5ae:	f7f8 fa49 	bl	8004a44 <_exit>

0800c5b2 <_raise_r>:
 800c5b2:	291f      	cmp	r1, #31
 800c5b4:	b538      	push	{r3, r4, r5, lr}
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	460d      	mov	r5, r1
 800c5ba:	d904      	bls.n	800c5c6 <_raise_r+0x14>
 800c5bc:	2316      	movs	r3, #22
 800c5be:	6003      	str	r3, [r0, #0]
 800c5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c4:	bd38      	pop	{r3, r4, r5, pc}
 800c5c6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c5c8:	b112      	cbz	r2, 800c5d0 <_raise_r+0x1e>
 800c5ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5ce:	b94b      	cbnz	r3, 800c5e4 <_raise_r+0x32>
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	f000 f831 	bl	800c638 <_getpid_r>
 800c5d6:	462a      	mov	r2, r5
 800c5d8:	4601      	mov	r1, r0
 800c5da:	4620      	mov	r0, r4
 800c5dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5e0:	f000 b818 	b.w	800c614 <_kill_r>
 800c5e4:	2b01      	cmp	r3, #1
 800c5e6:	d00a      	beq.n	800c5fe <_raise_r+0x4c>
 800c5e8:	1c59      	adds	r1, r3, #1
 800c5ea:	d103      	bne.n	800c5f4 <_raise_r+0x42>
 800c5ec:	2316      	movs	r3, #22
 800c5ee:	6003      	str	r3, [r0, #0]
 800c5f0:	2001      	movs	r0, #1
 800c5f2:	bd38      	pop	{r3, r4, r5, pc}
 800c5f4:	2400      	movs	r4, #0
 800c5f6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c5fa:	4628      	mov	r0, r5
 800c5fc:	4798      	blx	r3
 800c5fe:	2000      	movs	r0, #0
 800c600:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c604 <raise>:
 800c604:	4b02      	ldr	r3, [pc, #8]	; (800c610 <raise+0xc>)
 800c606:	4601      	mov	r1, r0
 800c608:	6818      	ldr	r0, [r3, #0]
 800c60a:	f7ff bfd2 	b.w	800c5b2 <_raise_r>
 800c60e:	bf00      	nop
 800c610:	2000000c 	.word	0x2000000c

0800c614 <_kill_r>:
 800c614:	b538      	push	{r3, r4, r5, lr}
 800c616:	4c07      	ldr	r4, [pc, #28]	; (800c634 <_kill_r+0x20>)
 800c618:	2300      	movs	r3, #0
 800c61a:	4605      	mov	r5, r0
 800c61c:	4608      	mov	r0, r1
 800c61e:	4611      	mov	r1, r2
 800c620:	6023      	str	r3, [r4, #0]
 800c622:	f7f8 fa07 	bl	8004a34 <_kill>
 800c626:	1c43      	adds	r3, r0, #1
 800c628:	d102      	bne.n	800c630 <_kill_r+0x1c>
 800c62a:	6823      	ldr	r3, [r4, #0]
 800c62c:	b103      	cbz	r3, 800c630 <_kill_r+0x1c>
 800c62e:	602b      	str	r3, [r5, #0]
 800c630:	bd38      	pop	{r3, r4, r5, pc}
 800c632:	bf00      	nop
 800c634:	2000093c 	.word	0x2000093c

0800c638 <_getpid_r>:
 800c638:	f7f8 b9fa 	b.w	8004a30 <_getpid>

0800c63c <_init>:
 800c63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c63e:	bf00      	nop
 800c640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c642:	bc08      	pop	{r3}
 800c644:	469e      	mov	lr, r3
 800c646:	4770      	bx	lr

0800c648 <_fini>:
 800c648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c64a:	bf00      	nop
 800c64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c64e:	bc08      	pop	{r3}
 800c650:	469e      	mov	lr, r3
 800c652:	4770      	bx	lr
