{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:15:55 2014 " "Info: Processing started: Tue Mar 11 21:15:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SteperMotorVHDL -c SteperMotorVHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SteperMotorVHDL -c SteperMotorVHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } } { "c:/altera/70/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/70/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\compteur:count\[15\] register \\compteur:count\[11\] 277.85 MHz 3.599 ns Internal " "Info: Clock \"clk\" has Internal fmax of 277.85 MHz between source register \"\\compteur:count\[15\]\" and destination register \"\\compteur:count\[11\]\" (period= 3.599 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.374 ns + Longest register register " "Info: + Longest register to register delay is 3.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\compteur:count\[15\] 1 REG LCFF_X64_Y9_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y9_N5; Fanout = 3; REG Node = '\\compteur:count\[15\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { \compteur:count[15] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.398 ns) 0.922 ns led_anode~505 2 COMB LCCOMB_X63_Y9_N10 2 " "Info: 2: + IC(0.524 ns) + CELL(0.398 ns) = 0.922 ns; Loc. = LCCOMB_X63_Y9_N10; Fanout = 2; COMB Node = 'led_anode~505'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { \compteur:count[15] led_anode~505 } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.326 ns gpio\[0\]~363 3 COMB LCCOMB_X63_Y9_N14 1 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 1.326 ns; Loc. = LCCOMB_X63_Y9_N14; Fanout = 1; COMB Node = 'gpio\[0\]~363'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { led_anode~505 gpio[0]~363 } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 1.853 ns gpio\[0\]~365 4 COMB LCCOMB_X63_Y9_N2 1 " "Info: 4: + IC(0.256 ns) + CELL(0.271 ns) = 1.853 ns; Loc. = LCCOMB_X63_Y9_N2; Fanout = 1; COMB Node = 'gpio\[0\]~365'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { gpio[0]~363 gpio[0]~365 } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.248 ns gpio\[0\]~369 5 COMB LCCOMB_X63_Y9_N0 31 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 2.248 ns; Loc. = LCCOMB_X63_Y9_N0; Fanout = 31; COMB Node = 'gpio\[0\]~369'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { gpio[0]~365 gpio[0]~369 } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.510 ns) 3.374 ns \\compteur:count\[11\] 6 REG LCFF_X64_Y10_N29 4 " "Info: 6: + IC(0.616 ns) + CELL(0.510 ns) = 3.374 ns; Loc. = LCFF_X64_Y10_N29; Fanout = 4; REG Node = '\\compteur:count\[11\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { gpio[0]~369 \compteur:count[11] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 43.84 % ) " "Info: Total cell delay = 1.479 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.895 ns ( 56.16 % ) " "Info: Total interconnect delay = 1.895 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { \compteur:count[15] led_anode~505 gpio[0]~363 gpio[0]~365 gpio[0]~369 \compteur:count[11] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.374 ns" { \compteur:count[15] led_anode~505 gpio[0]~363 gpio[0]~365 gpio[0]~369 \compteur:count[11] } { 0.000ns 0.524ns 0.254ns 0.256ns 0.245ns 0.616ns } { 0.000ns 0.398ns 0.150ns 0.271ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.617 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 33 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.617 ns \\compteur:count\[11\] 3 REG LCFF_X64_Y10_N29 4 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X64_Y10_N29; Fanout = 4; REG Node = '\\compteur:count\[11\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk~clkctrl \compteur:count[11] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.93 % ) " "Info: Total cell delay = 1.516 ns ( 57.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 42.07 % ) " "Info: Total interconnect delay = 1.101 ns ( 42.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { clk clk~clkctrl \compteur:count[11] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { clk clk~combout clk~clkctrl \compteur:count[11] } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 33 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns \\compteur:count\[15\] 3 REG LCFF_X64_Y9_N5 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X64_Y9_N5; Fanout = 3; REG Node = '\\compteur:count\[15\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl \compteur:count[15] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl \compteur:count[15] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk clk~combout clk~clkctrl \compteur:count[15] } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { clk clk~clkctrl \compteur:count[11] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { clk clk~combout clk~clkctrl \compteur:count[11] } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl \compteur:count[15] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk clk~combout clk~clkctrl \compteur:count[15] } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { \compteur:count[15] led_anode~505 gpio[0]~363 gpio[0]~365 gpio[0]~369 \compteur:count[11] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.374 ns" { \compteur:count[15] led_anode~505 gpio[0]~363 gpio[0]~365 gpio[0]~369 \compteur:count[11] } { 0.000ns 0.524ns 0.254ns 0.256ns 0.245ns 0.616ns } { 0.000ns 0.398ns 0.150ns 0.271ns 0.150ns 0.510ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { clk clk~clkctrl \compteur:count[11] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { clk clk~combout clk~clkctrl \compteur:count[11] } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl \compteur:count[15] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk clk~combout clk~clkctrl \compteur:count[15] } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gpio\[1\] gpio\[1\]~reg0 8.049 ns register " "Info: tco from clock \"clk\" to destination pin \"gpio\[1\]\" through register \"gpio\[1\]~reg0\" is 8.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.628 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 33 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns gpio\[1\]~reg0 3 REG LCFF_X63_Y9_N31 2 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X63_Y9_N31; Fanout = 2; REG Node = 'gpio\[1\]~reg0'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl gpio[1]~reg0 } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl gpio[1]~reg0 } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk clk~combout clk~clkctrl gpio[1]~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.171 ns + Longest register pin " "Info: + Longest register to pin delay is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio\[1\]~reg0 1 REG LCFF_X63_Y9_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y9_N31; Fanout = 2; REG Node = 'gpio\[1\]~reg0'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio[1]~reg0 } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.585 ns) + CELL(2.586 ns) 5.171 ns gpio\[1\] 2 PIN PIN_E26 0 " "Info: 2: + IC(2.585 ns) + CELL(2.586 ns) = 5.171 ns; Loc. = PIN_E26; Fanout = 0; PIN Node = 'gpio\[1\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { gpio[1]~reg0 gpio[1] } "NODE_NAME" } } { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 50.01 % ) " "Info: Total cell delay = 2.586 ns ( 50.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.585 ns ( 49.99 % ) " "Info: Total interconnect delay = 2.585 ns ( 49.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { gpio[1]~reg0 gpio[1] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { gpio[1]~reg0 gpio[1] } { 0.000ns 2.585ns } { 0.000ns 2.586ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl gpio[1]~reg0 } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk clk~combout clk~clkctrl gpio[1]~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { gpio[1]~reg0 gpio[1] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { gpio[1]~reg0 gpio[1] } { 0.000ns 2.585ns } { 0.000ns 2.586ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "103 " "Info: Allocated 103 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:15:55 2014 " "Info: Processing ended: Tue Mar 11 21:15:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
