A fast algorithm for minimizing FPGA combinational and sequential modules