

================================================================
== Vitis HLS Report for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'
================================================================
* Date:           Thu Aug  3 21:15:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.746 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  12.000 ns|  12.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_DUP_STREAM  |        1|        1|         2|          1|          1|     1|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       75|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_142                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_147                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_phi_mux_e_phi_fu_77_p4  |   9|          2|    1|          2|
    |e_reg_74                   |   9|          2|    1|          2|
    |end_nblk_strm14_blk_n      |   9|          2|    1|          2|
    |end_nblk_strm25_blk_n      |   9|          2|    1|          2|
    |end_nblk_strm3_blk_n       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  63|         14|    7|         14|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |e_reg_74                 |  1|   0|    1|          0|
    |tmp_3_reg_85             |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  dup_strm<128u>_Pipeline_LOOP_DUP_STREAM|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  dup_strm<128u>_Pipeline_LOOP_DUP_STREAM|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  dup_strm<128u>_Pipeline_LOOP_DUP_STREAM|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  dup_strm<128u>_Pipeline_LOOP_DUP_STREAM|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  dup_strm<128u>_Pipeline_LOOP_DUP_STREAM|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  dup_strm<128u>_Pipeline_LOOP_DUP_STREAM|  return value|
|end_nblk_strm3_dout             |   in|    1|     ap_fifo|                           end_nblk_strm3|       pointer|
|end_nblk_strm3_num_data_valid   |   in|    6|     ap_fifo|                           end_nblk_strm3|       pointer|
|end_nblk_strm3_fifo_cap         |   in|    6|     ap_fifo|                           end_nblk_strm3|       pointer|
|end_nblk_strm3_empty_n          |   in|    1|     ap_fifo|                           end_nblk_strm3|       pointer|
|end_nblk_strm3_read             |  out|    1|     ap_fifo|                           end_nblk_strm3|       pointer|
|end_nblk_strm14_din             |  out|    1|     ap_fifo|                          end_nblk_strm14|       pointer|
|end_nblk_strm14_num_data_valid  |   in|    6|     ap_fifo|                          end_nblk_strm14|       pointer|
|end_nblk_strm14_fifo_cap        |   in|    6|     ap_fifo|                          end_nblk_strm14|       pointer|
|end_nblk_strm14_full_n          |   in|    1|     ap_fifo|                          end_nblk_strm14|       pointer|
|end_nblk_strm14_write           |  out|    1|     ap_fifo|                          end_nblk_strm14|       pointer|
|end_nblk_strm25_din             |  out|    1|     ap_fifo|                          end_nblk_strm25|       pointer|
|end_nblk_strm25_num_data_valid  |   in|    6|     ap_fifo|                          end_nblk_strm25|       pointer|
|end_nblk_strm25_fifo_cap        |   in|    6|     ap_fifo|                          end_nblk_strm25|       pointer|
|end_nblk_strm25_full_n          |   in|    1|     ap_fifo|                          end_nblk_strm25|       pointer|
|end_nblk_strm25_write           |  out|    1|     ap_fifo|                          end_nblk_strm25|       pointer|
|tmp                             |   in|    1|     ap_none|                                      tmp|        scalar|
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+

