{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565796561827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565796561840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 16:29:21 2019 " "Processing started: Wed Aug 14 16:29:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565796561840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796561840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796561840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565796563637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_bhm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_bhm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_bhm-v1 " "Found design unit 1: spi_bhm-v1" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610408 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_bhm " "Found entity 1: spi_bhm" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdc_synchroniser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cdc_synchroniser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_synchroniser " "Found entity 1: cdc_synchroniser" {  } { { "cdc_synchroniser.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/cdc_synchroniser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610415 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lcd_controller.vhd " "Can't analyze file -- file lcd_controller.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1565796610420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_pll-SYN " "Found design unit 1: spi_pll-SYN" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610423 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL " "Found entity 1: spi_PLL" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spi_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_test " "Found entity 1: spi_test" {  } { { "spi_test.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-v1 " "Found design unit 1: spi_master-v1" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610432 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitncycles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waitncycles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waitncycles-rtl " "Found design unit 1: waitncycles-rtl" {  } { { "waitNcycles.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/waitNcycles.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610439 ""} { "Info" "ISGN_ENTITY_NAME" "1 waitncycles " "Found entity 1: waitncycles" {  } { { "waitNcycles.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/waitNcycles.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-behaviour " "Found design unit 1: CLK_DIV-behaviour" {  } { { "CLK_DIV.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/CLK_DIV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610447 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "CLK_DIV.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/CLK_DIV.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_cycle_measurement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_cycle_measurement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_cycle_measurement-v1 " "Found design unit 1: T_cycle_measurement-v1" {  } { { "T_cycle_measurement.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/T_cycle_measurement.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610454 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_cycle_measurement " "Found entity 1: T_cycle_measurement" {  } { { "T_cycle_measurement.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/T_cycle_measurement.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wait_n_seconds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wait_n_seconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wait_N_seconds-behaviour " "Found design unit 1: wait_N_seconds-behaviour" {  } { { "wait_N_seconds.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/wait_N_seconds.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610460 ""} { "Info" "ISGN_ENTITY_NAME" "1 wait_N_seconds " "Found entity 1: wait_N_seconds" {  } { { "wait_N_seconds.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/wait_N_seconds.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_test " "Elaborating entity \"spi_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565796610609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL spi_PLL:inst14 " "Elaborating entity \"spi_PLL\" for hierarchy \"spi_PLL:inst14\"" {  } { { "spi_test.bdf" "inst14" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { -112 832 968 -32 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796610662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_PLL:inst14\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "altpll_component" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796610868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_PLL:inst14\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796610878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_PLL:inst14\|altpll:altpll_component " "Instantiated megafunction \"spi_PLL:inst14\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565796610879 ""}  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565796610879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL_altpll " "Found entity 1: spi_PLL_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/db/spi_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565796610976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796610976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL_altpll spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated " "Elaborating entity \"spi_PLL_altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796610976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_bhm spi_bhm:inst3 " "Elaborating entity \"spi_bhm\" for hierarchy \"spi_bhm:inst3\"" {  } { { "spi_test.bdf" "inst3" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 96 560 776 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796610991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_cycle_measurement T_cycle_measurement:inst8 " "Elaborating entity \"T_cycle_measurement\" for hierarchy \"T_cycle_measurement:inst8\"" {  } { { "spi_test.bdf" "inst8" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 528 1224 1496 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796611004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst1 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst1\"" {  } { { "spi_test.bdf" "inst1" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 56 1192 1472 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796611015 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CS_enable Spi_master.vhd(35) " "VHDL Signal Declaration warning at Spi_master.vhd(35): used explicit default value for signal \"CS_enable\" because signal was never assigned a value" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_enable Spi_master.vhd(55) " "VHDL Process Statement warning at Spi_master.vhd(55): signal \"CS_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_pulse Spi_master.vhd(56) " "VHDL Process Statement warning at Spi_master.vhd(56): signal \"sclk_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_BUFFER Spi_master.vhd(38) " "VHDL Process Statement warning at Spi_master.vhd(38): inferring latch(es) for signal or variable \"TX_BUFFER\", which holds its previous value in one or more paths through the process" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RX Spi_master.vhd(38) " "VHDL Process Statement warning at Spi_master.vhd(38): inferring latch(es) for signal or variable \"RX\", which holds its previous value in one or more paths through the process" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS Spi_master.vhd(38) " "VHDL Process Statement warning at Spi_master.vhd(38): inferring latch(es) for signal or variable \"CS\", which holds its previous value in one or more paths through the process" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SCLK Spi_master.vhd(38) " "VHDL Process Statement warning at Spi_master.vhd(38): inferring latch(es) for signal or variable \"SCLK\", which holds its previous value in one or more paths through the process" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCLK Spi_master.vhd(38) " "Inferred latch for \"SCLK\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[0\] Spi_master.vhd(38) " "Inferred latch for \"RX\[0\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[1\] Spi_master.vhd(38) " "Inferred latch for \"RX\[1\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[2\] Spi_master.vhd(38) " "Inferred latch for \"RX\[2\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611028 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[3\] Spi_master.vhd(38) " "Inferred latch for \"RX\[3\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[4\] Spi_master.vhd(38) " "Inferred latch for \"RX\[4\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[5\] Spi_master.vhd(38) " "Inferred latch for \"RX\[5\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[6\] Spi_master.vhd(38) " "Inferred latch for \"RX\[6\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[7\] Spi_master.vhd(38) " "Inferred latch for \"RX\[7\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[8\] Spi_master.vhd(38) " "Inferred latch for \"RX\[8\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[9\] Spi_master.vhd(38) " "Inferred latch for \"RX\[9\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[10\] Spi_master.vhd(38) " "Inferred latch for \"RX\[10\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[11\] Spi_master.vhd(38) " "Inferred latch for \"RX\[11\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[12\] Spi_master.vhd(38) " "Inferred latch for \"RX\[12\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[13\] Spi_master.vhd(38) " "Inferred latch for \"RX\[13\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[14\] Spi_master.vhd(38) " "Inferred latch for \"RX\[14\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX\[15\] Spi_master.vhd(38) " "Inferred latch for \"RX\[15\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[0\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[0\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[1\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[1\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[2\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[2\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[3\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[3\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[4\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[4\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611029 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[5\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[5\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[6\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[6\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[7\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[7\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[8\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[8\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[9\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[9\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[10\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[10\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[11\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[11\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[12\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[12\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[13\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[13\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[14\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[14\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_BUFFER\[15\] Spi_master.vhd(38) " "Inferred latch for \"TX_BUFFER\[15\]\" at Spi_master.vhd(38)" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611030 "|spi_test|spi_master:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wait_N_seconds wait_N_seconds:inst2 " "Elaborating entity \"wait_N_seconds\" for hierarchy \"wait_N_seconds:inst2\"" {  } { { "spi_test.bdf" "inst2" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 312 1208 1384 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796611031 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "READY wait_N_seconds.vhd(28) " "VHDL Process Statement warning at wait_N_seconds.vhd(28): inferring latch(es) for signal or variable \"READY\", which holds its previous value in one or more paths through the process" {  } { { "wait_N_seconds.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/wait_N_seconds.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1565796611043 "|spi_test|wait_N_seconds:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READY wait_N_seconds.vhd(28) " "Inferred latch for \"READY\" at wait_N_seconds.vhd(28)" {  } { { "wait_N_seconds.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/wait_N_seconds.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796611043 "|spi_test|wait_N_seconds:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_synchroniser cdc_synchroniser:inst5 " "Elaborating entity \"cdc_synchroniser\" for hierarchy \"cdc_synchroniser:inst5\"" {  } { { "spi_test.bdf" "inst5" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 304 600 728 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796611044 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[2\]~0 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[2\]~0\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[1\]~1 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[1\]~1\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[0\]~2 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[0\]~2\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[3\]~3 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[3\]~3\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[4\]~4 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[4\]~4\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[5\]~5 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[5\]~5\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[6\]~6 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[6\]~6\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[7\]~7 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[7\]~7\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[8\]~8 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[8\]~8\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[9\]~9 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[9\]~9\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[10\]~10 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[10\]~10\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[11\]~11 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[11\]~11\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[12\]~12 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[12\]~12\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[13\]~13 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[13\]~13\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[14\]~14 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[14\]~14\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565796611554 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1565796611554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|TX_BUFFER\[2\] " "Latch spi_master:inst1\|TX_BUFFER\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst " "Ports D and ENA on the latch are fed by the same signal inst" {  } { { "spi_test.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 200 168 232 248 "inst" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612133 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|TX_BUFFER\[1\] " "Latch spi_master:inst1\|TX_BUFFER\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst " "Ports D and ENA on the latch are fed by the same signal inst" {  } { { "spi_test.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 200 168 232 248 "inst" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612133 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|TX_BUFFER\[0\] " "Latch spi_master:inst1\|TX_BUFFER\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst " "Ports D and ENA on the latch are fed by the same signal inst" {  } { { "spi_test.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 200 168 232 248 "inst" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612133 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|TX_BUFFER\[3\] " "Latch spi_master:inst1\|TX_BUFFER\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst " "Ports D and ENA on the latch are fed by the same signal inst" {  } { { "spi_test.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_test.bdf" { { 200 168 232 248 "inst" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[11\] " "Latch spi_master:inst1\|RX\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[10\] " "Latch spi_master:inst1\|RX\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[9\] " "Latch spi_master:inst1\|RX\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[8\] " "Latch spi_master:inst1\|RX\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[7\] " "Latch spi_master:inst1\|RX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[6\] " "Latch spi_master:inst1\|RX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612134 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[5\] " "Latch spi_master:inst1\|RX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612135 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[4\] " "Latch spi_master:inst1\|RX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612135 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[3\] " "Latch spi_master:inst1\|RX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612135 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[2\] " "Latch spi_master:inst1\|RX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612135 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[1\] " "Latch spi_master:inst1\|RX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612135 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_master:inst1\|RX\[0\] " "Latch spi_master:inst1\|RX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_master:inst1\|tx_count\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_master:inst1\|tx_count\[0\]" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565796612136 ""}  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565796612136 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Spi_master.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/Spi_master.vhd" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565796612139 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565796612139 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[15\] spi_bhm:inst3\|sregout\[15\]~_emulated spi_bhm:inst3\|sregout\[15\]~17 " "Register \"spi_bhm:inst3\|sregout\[15\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[15\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[15\]~17\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[14\] spi_bhm:inst3\|sregout\[14\]~_emulated spi_bhm:inst3\|sregout\[14\]~21 " "Register \"spi_bhm:inst3\|sregout\[14\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[14\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[14\]~21\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[13\] spi_bhm:inst3\|sregout\[13\]~_emulated spi_bhm:inst3\|sregout\[13\]~25 " "Register \"spi_bhm:inst3\|sregout\[13\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[13\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[13\]~25\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[12\] spi_bhm:inst3\|sregout\[12\]~_emulated spi_bhm:inst3\|sregout\[12\]~29 " "Register \"spi_bhm:inst3\|sregout\[12\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[12\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[12\]~29\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[11\] spi_bhm:inst3\|sregout\[11\]~_emulated spi_bhm:inst3\|sregout\[11\]~33 " "Register \"spi_bhm:inst3\|sregout\[11\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[11\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[11\]~33\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[10\] spi_bhm:inst3\|sregout\[10\]~_emulated spi_bhm:inst3\|sregout\[10\]~37 " "Register \"spi_bhm:inst3\|sregout\[10\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[10\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[10\]~37\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[9\] spi_bhm:inst3\|sregout\[9\]~_emulated spi_bhm:inst3\|sregout\[9\]~41 " "Register \"spi_bhm:inst3\|sregout\[9\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[9\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[9\]~41\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[8\] spi_bhm:inst3\|sregout\[8\]~_emulated spi_bhm:inst3\|sregout\[8\]~45 " "Register \"spi_bhm:inst3\|sregout\[8\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[8\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[8\]~45\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[7\] spi_bhm:inst3\|sregout\[7\]~_emulated spi_bhm:inst3\|sregout\[7\]~49 " "Register \"spi_bhm:inst3\|sregout\[7\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[7\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[7\]~49\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[6\] spi_bhm:inst3\|sregout\[6\]~_emulated spi_bhm:inst3\|sregout\[6\]~53 " "Register \"spi_bhm:inst3\|sregout\[6\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[6\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[6\]~53\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[5\] spi_bhm:inst3\|sregout\[5\]~_emulated spi_bhm:inst3\|sregout\[5\]~57 " "Register \"spi_bhm:inst3\|sregout\[5\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[5\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[5\]~57\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[4\] spi_bhm:inst3\|sregout\[4\]~_emulated spi_bhm:inst3\|sregout\[4\]~61 " "Register \"spi_bhm:inst3\|sregout\[4\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[4\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[4\]~61\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[3\] spi_bhm:inst3\|sregout\[3\]~_emulated spi_bhm:inst3\|sregout\[3\]~65 " "Register \"spi_bhm:inst3\|sregout\[3\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[3\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[3\]~65\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[2\] spi_bhm:inst3\|sregout\[2\]~_emulated spi_bhm:inst3\|sregout\[2\]~69 " "Register \"spi_bhm:inst3\|sregout\[2\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[2\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[2\]~69\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[1\] spi_bhm:inst3\|sregout\[1\]~_emulated spi_bhm:inst3\|sregout\[1\]~73 " "Register \"spi_bhm:inst3\|sregout\[1\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[1\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[1\]~73\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[0\] spi_bhm:inst3\|sregout\[0\]~_emulated spi_bhm:inst3\|sregout\[0\]~77 " "Register \"spi_bhm:inst3\|sregout\[0\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[0\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[0\]~77\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565796612140 "|spi_test|spi_bhm:inst3|sregout[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1565796612140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565796612445 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_bhm:inst3\|sregout\[15\]~en Low " "Register spi_bhm:inst3\|sregout\[15\]~en will power up to Low" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/Frequency_counter/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565796612609 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1565796612609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565796613077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565796613474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565796613474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "517 " "Implemented 517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565796613793 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565796613793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "492 " "Implemented 492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565796613793 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565796613793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565796613793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565796613849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 16:30:13 2019 " "Processing ended: Wed Aug 14 16:30:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565796613849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565796613849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565796613849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565796613849 ""}
