<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ac.uk</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>design_1_wrapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>FIXED_IO_ps_signal_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FIXED_IO_ps_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_processing_system7_5_5__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_interconnect_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_util_ds_buf_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_util_vector_logic_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_protocol_converter_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_processing_system7_5_5__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_interconnect_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_util_ds_buf_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_util_vector_logic_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_protocol_converter_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>DDR_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">14</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_ba</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">2</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_cas_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_ck_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_ck_p</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_cke</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_cs_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_dm</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_dq</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_dqs_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_dqs_p</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_odt</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_ras_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DDR_we_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIXED_IO_ddr_vrn</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIXED_IO_ddr_vrp</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIXED_IO_mio</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">53</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIXED_IO_ps_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIXED_IO_ps_porb</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIXED_IO_ps_srstb</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>apins_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">7</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>apins_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">7</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bin_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">7</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bin_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">7</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bpins</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkReturn_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkReturn_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_out3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_out4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_pat</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_pat_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_pwm_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_dac_tri_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">10</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_modes_tri_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">4</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_rtl_tri_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">15</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_high_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_high_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_low_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_low_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">0</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sys_clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>git-pat_testharness/constraints/pat_testharness-constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/design_1_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_auto_pc_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_protocol_converter_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_register_slice_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_register_slice_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_header.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_xbar_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_register_slice_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_register_slice_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_header.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_3_0/synth/design_1_xlslice_3_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_3_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_3_0/design_1_xlslice_3_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_1_0/util_vector_logic_v2_0/hdl/util_vector_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_vector_logic_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_2_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/synth/design_1_axi_gpio_1_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_4</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_4</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_4</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_0_0/util_vector_logic_v2_0/hdl/util_vector_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_vector_logic_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/synth/design_1_axi_gpio_1_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/hdl/design_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_clk_wiz_0_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_late.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_clk_wiz_0_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_clk_wiz_0_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_clk_wiz.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_axi_clk_config.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_clk_wiz_drp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_3_axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_3_slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_3_address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_soft_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_family.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_conv_funs_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_mmcm_pll_drp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_clk_wiz_0_3</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_4/synth/design_1_util_ds_buf_0_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_4/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_4/design_1_util_ds_buf_0_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_1_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_0_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_3/synth/design_1_util_ds_buf_0_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_3/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/synth/design_1_axi_gpio_1_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_2</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_2</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_2</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_2/synth/design_1_util_ds_buf_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_2/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_1/synth/design_1_util_ds_buf_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_1/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_rst_processing_system7_0_100M_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_rst_processing_system7_0_100M_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_rst_processing_system7_0_100M_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/synth/design_1_axi_gpio_1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_1</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_1</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_1</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_1_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_0_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc</spirit:name>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_0_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc</spirit:name>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_axi_gpio_0_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_trace_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_atc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_w_atc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_b_atc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_aw_atc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc</spirit:name>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1_processing_system7_0_0</spirit:userFileType>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/hdl/pwm_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pat_testharness-pwm/pat_testharness-pwm.srcs/sources_1/imports/hdl/design_1_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bd76a569</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_processing_system7_5_5__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="processing_system7" xilinx:version="5.5">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_gpio" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_interconnect_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_interconnect" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="proc_sys_reset" xilinx:version="5.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_util_ds_buf_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="util_ds_buf" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlslice" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_util_vector_logic_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="util_vector_logic" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_crossbar" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_protocol_converter_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_protocol_converter" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_crossbar_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_data_fifo_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_register_slice_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_register_slice_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>axi_infrastructure_v1_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_header.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>generic_baseblocks_v2_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_3_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_3_0/design_1_xlslice_3_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_1_0/util_vector_logic_v2_0/hdl/util_vector_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_vector_logic_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_2_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/sim/design_1_axi_gpio_1_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_0_0/util_vector_logic_v2_0/hdl/util_vector_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_vector_logic_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/sim/design_1_axi_gpio_1_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/hdl/design_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_clk_wiz.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_axi_clk_config.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_clk_wiz_drp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_3_axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_3_slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_3_address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_soft_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_family.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_3_conv_funs_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3_mmcm_pll_drp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/mmcm_pll_drp_func.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_clk_wiz_0_3/design_1_clk_wiz_0_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_4/sim/design_1_util_ds_buf_0_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_4/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_4/design_1_util_ds_buf_0_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_1_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_0_0/work/xlslice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_3/sim/design_1_util_ds_buf_0_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_3/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/sim/design_1_axi_gpio_1_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_2/sim/design_1_util_ds_buf_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_2/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_1/sim/design_1_util_ds_buf_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_1/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf_v2_00_a/hdl/vhdl/util_ds_buf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>util_ds_buf_v2_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/sim/design_1_rst_processing_system7_0_100M_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_sys_reset_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/sim/design_1_axi_gpio_1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_gpio_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>interrupt_control_v3_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/ps7_init.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_hp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_acp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_gp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_unused_ports.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_apis.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_clock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_params.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_local_params.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>git-pat_testharness/src/design_1/hdl/pwm_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pat_testharness-pwm/pat_testharness-pwm.srcs/sources_1/imports/hdl/design_1_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_processing_system7_5_5__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="processing_system7" xilinx:version="5.5">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_gpio" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_interconnect_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_interconnect" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="proc_sys_reset" xilinx:version="5.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_util_ds_buf_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="util_ds_buf" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlslice" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_util_vector_logic_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="util_vector_logic" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_crossbar_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_crossbar" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_protocol_converter_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_protocol_converter" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/design_1_wrapper_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>design_1_wrapper_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/BaseIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>design_1_wrapper_v1_0</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2014-12-03T18:21:15Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2014.4</xilinx:xilinxVersion>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
