<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base" kind="struct" language="C++" prot="public">
    <compoundname>haldls::vx::detail::BackendContainerBase</compoundname>
    <includes refid="traits_8h" local="no">traits.h</includes>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1_1generate__lookup__table" prot="public">haldls::vx::detail::BackendContainerBase::generate_lookup_table</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1_1generate__lookup__table_3_01hate_1_1te1ddf0d1d9a864170954b85b89e25ba9" prot="public">haldls::vx::detail::BackendContainerBase::generate_lookup_table&lt; hate::type_list&lt; Ts... &gt; &gt;</innerclass>
    <templateparamlist>
      <param>
        <type>typename ContainerT</type>
      </param>
      <param>
        <type>typename DefaultBackendContainer</type>
      </param>
      <param>
        <type>typename...</type>
        <declname>AdditionalBackendContainer</declname>
        <defname>AdditionalBackendContainer</defname>
      </param>
    </templateparamlist>
      <sectiondef kind="public-type">
      <memberdef kind="typedef" id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a0ce19b126f0707a46388d8a43b4d66f6" prot="public" static="no">
        <type>hate::type_list&lt; DefaultBackendContainer, AdditionalBackendContainer... &gt;</type>
        <definition>typedef hate::type_list&lt;DefaultBackendContainer, AdditionalBackendContainer...&gt; haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::container_list</definition>
        <argsstring></argsstring>
        <name>container_list</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="78" column="25" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a6066da96aa3ca413a91288481788d2c6" prot="public" static="no">
        <type>DefaultBackendContainer</type>
        <definition>typedef DefaultBackendContainer haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::default_container</definition>
        <argsstring></argsstring>
        <name>default_container</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="79" column="33" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-static-attrib">
      <memberdef kind="variable" id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a9a06e2df6b18ca52d880cb1d0be8a2c2" prot="public" static="yes" constexpr="yes" mutable="no">
        <type>constexpr static auto</type>
        <definition>constexpr static auto haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::backend_index_lookup_table</definition>
        <argsstring></argsstring>
        <name>backend_index_lookup_table</name>
        <initializer>=
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1_1generate__lookup__table" kindref="compound">generate_lookup_table</ref>&lt;<ref refid="namespacehaldls_1_1vx_1a98186b2568b381869c84a3ac98cb623b" kindref="member">BackendContainerList</ref>&gt;::backend_index_lookup_table</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="121" column="23" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a1e494cfb7b9a55ea2d49b2c97f3853ab" prot="public" static="yes" constexpr="yes" mutable="no">
        <type>constexpr static <ref refid="namespacehaldls_1_1vx_1a090837f0a96d7d15d40eeef01be6711c" kindref="member">Backend</ref></type>
        <definition>constexpr static Backend haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::default_backend</definition>
        <argsstring></argsstring>
        <name>default_backend</name>
        <initializer>=
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" kindref="compound">backend_from_backend_container_type</ref>&lt;DefaultBackendContainer&gt;::backend</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="81" column="26" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a0213d1386527b2c90fb1f6659755faf4" prot="public" static="yes" constexpr="yes" mutable="no">
        <type>constexpr static std::array&lt; <ref refid="namespacehaldls_1_1vx_1a090837f0a96d7d15d40eeef01be6711c" kindref="member">Backend</ref>, sizeof...(AdditionalBackendContainer)+1 &gt;</type>
        <definition>constexpr static std::array&lt;Backend, sizeof...(AdditionalBackendContainer) + 1&gt; haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::valid_backends</definition>
        <argsstring></argsstring>
        <name>valid_backends</name>
        <initializer>{
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" kindref="compound">backend_from_backend_container_type</ref>&lt;DefaultBackendContainer&gt;::backend,
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" kindref="compound">backend_from_backend_container_type</ref>&lt;AdditionalBackendContainer&gt;::backend...}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="84" column="29" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-static-func">
      <memberdef kind="function" id="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1aa7b2eb863381605f835de21c5b6da57b" prot="public" static="yes" constexpr="yes" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>constexpr static bool</type>
        <definition>constexpr static bool haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::valid</definition>
        <argsstring>(Backend backend)</argsstring>
        <name>valid</name>
        <param>
          <type><ref refid="namespacehaldls_1_1vx_1a090837f0a96d7d15d40eeef01be6711c" kindref="member">Backend</ref></type>
          <declname>backend</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="124" column="23" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="124" bodyend="124"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Backend container trait base. </para>
    </briefdescription>
    <detaileddescription>
<para>Each container has to support at least one backend container. Multiple supported backends allow specifying a default backend which is used if no backend is given at a PlaybackProgramBuilder::read/write instruction. <parameterlist kind="templateparam"><parameteritem>
<parameternamelist>
<parametername>ContainerT</parametername>
</parameternamelist>
<parameterdescription>
<para>Container for which to generate backend traits for </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DefaultBackendContainer</parametername>
</parameternamelist>
<parameterdescription>
<para>Default backend to use if no is given </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>AdditionalBackendContainer</parametername>
</parameternamelist>
<parameterdescription>
<para>Additionally supported backends </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
    </detaileddescription>
    <inheritancegraph>
      <node id="186">
        <label>haldls::vx::detail::BackendContainerBase&lt; PhyStatus, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PhyStatus, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="156">
        <label>haldls::vx::detail::BackendContainerBase&lt; ResetJTAGTap, fisch::vx::word_access_type::ResetJTAGTap &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ResetJTAGTap, fisch::vx::word_access_type::ResetJTAGTap &gt;</edgelabel>
        </childnode>
      </node>
      <node id="24">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonPhyConfigChip, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CommonPhyConfigChip, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="110">
        <label>haldls::vx::detail::BackendContainerBase&lt; VectorGeneratorControl, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; VectorGeneratorControl, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="74">
        <label>haldls::vx::detail::BackendContainerBase&lt; ResetChip, fisch::vx::word_access_type::ResetChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ResetChip, fisch::vx::word_access_type::ResetChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="163">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CapMemBlock&lt; Coordinates &gt; &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_3_01_coordinates_01_4_01_4"/>
        <childnode refid="162" relation="public-inheritance">
        </childnode>
      </node>
      <node id="39">
        <label>haldls::vx::detail::BackendContainerTrait&lt; MADCConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4"/>
        <childnode refid="38" relation="public-inheritance">
        </childnode>
      </node>
      <node id="192">
        <label>haldls::vx::detail::BackendContainerBase&lt; MADCControl, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; MADCControl, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="173">
        <label>haldls::vx::detail::BackendContainerTrait&lt; EventRecordingConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4"/>
        <childnode refid="172" relation="public-inheritance">
        </childnode>
      </node>
      <node id="178">
        <label>haldls::vx::detail::BackendContainerBase&lt; PollingOmnibusBlock, fisch::vx::word_access_type::PollingOmnibusBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PollingOmnibusBlock, fisch::vx::word_access_type::PollingOmnibusBlock &gt;</edgelabel>
        </childnode>
      </node>
      <node id="157">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ResetJTAGTap &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4"/>
        <childnode refid="156" relation="public-inheritance">
        </childnode>
      </node>
      <node id="135">
        <label>haldls::vx::detail::BackendContainerTrait&lt; VectorGeneratorNotificationAddress &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_notification_address_01_4"/>
        <childnode refid="134" relation="public-inheritance">
        </childnode>
      </node>
      <node id="18">
        <label>haldls::vx::detail::BackendContainerBase&lt; ColumnCorrelationQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ColumnCorrelationQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="195">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCSampleQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_sample_quad_01_4"/>
        <childnode refid="194" relation="public-inheritance">
        </childnode>
      </node>
      <node id="68">
        <label>haldls::vx::detail::BackendContainerBase&lt; VectorGeneratorTrigger, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; VectorGeneratorTrigger, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="98">
        <label>haldls::vx::detail::BackendContainerBase&lt; v2::PLLClockOutputBlock, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v2::PLLClockOutputBlock, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="132">
        <label>haldls::vx::detail::BackendContainerBase&lt; v2::NeuronResetQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v2::NeuronResetQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="179">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PollingOmnibusBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_01_4"/>
        <childnode refid="178" relation="public-inheritance">
        </childnode>
      </node>
      <node id="109">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v2::NeuronConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_config_01_4"/>
        <childnode refid="108" relation="public-inheritance">
        </childnode>
      </node>
      <node id="56">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikeCounterRead, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SpikeCounterRead, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="87">
        <label>haldls::vx::detail::BackendContainerTrait&lt; VectorGeneratorLUTEntry &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_l_u_t_entry_01_4"/>
        <childnode refid="86" relation="public-inheritance">
        </childnode>
      </node>
      <node id="122">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarOutputEventCounter, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CrossbarOutputEventCounter, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="30">
        <label>haldls::vx::detail::BackendContainerBase&lt; SystimeSyncBase, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SystimeSyncBase, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="51">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ADPLL &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4"/>
        <childnode refid="50" relation="public-inheritance">
        </childnode>
      </node>
      <node id="118">
        <label>haldls::vx::detail::BackendContainerBase&lt; INA219Status, fisch::vx::word_access_type::I2CINA219RoRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; INA219Status, fisch::vx::word_access_type::I2CINA219RoRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="94">
        <label>haldls::vx::detail::BackendContainerBase&lt; PadMultiplexerConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PadMultiplexerConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="23">
        <label>haldls::vx::detail::BackendContainerTrait&lt; FPGADeviceDNA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4"/>
        <childnode refid="22" relation="public-inheritance">
        </childnode>
      </node>
      <node id="32">
        <label>haldls::vx::detail::BackendContainerBase&lt; SystimeSync, fisch::vx::word_access_type::SystimeSync &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SystimeSync, fisch::vx::word_access_type::SystimeSync &gt;</edgelabel>
        </childnode>
      </node>
      <node id="104">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarInputDropCounter, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CrossbarInputDropCounter, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="117">
        <label>haldls::vx::detail::BackendContainerTrait&lt; InstructionTimeoutConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_instruction_timeout_config_01_4"/>
        <childnode refid="116" relation="public-inheritance">
        </childnode>
      </node>
      <node id="168">
        <label>haldls::vx::detail::BackendContainerBase&lt; PollingOmnibusBlockConfig, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PollingOmnibusBlockConfig, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="27">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CapMemCell&lt; Coordinates &gt; &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_cell_3_01_coordinates_01_4_01_4"/>
        <childnode refid="26" relation="public-inheritance">
        </childnode>
      </node>
      <node id="20">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronBackendSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; NeuronBackendSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="9">
        <label>haldls::vx::detail::BackendContainerTrait&lt; BackgroundSpikeSource &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4"/>
        <childnode refid="8" relation="public-inheritance">
        </childnode>
      </node>
      <node id="155">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4"/>
        <childnode refid="154" relation="public-inheritance">
        </childnode>
      </node>
      <node id="95">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PadMultiplexerConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4"/>
        <childnode refid="94" relation="public-inheritance">
        </childnode>
      </node>
      <node id="78">
        <label>haldls::vx::detail::BackendContainerBase&lt; JTAGIdCode, fisch::vx::word_access_type::JTAGIdCode &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; JTAGIdCode, fisch::vx::word_access_type::JTAGIdCode &gt;</edgelabel>
        </childnode>
      </node>
      <node id="128">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonSynramConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CommonSynramConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="162">
        <label>haldls::vx::detail::BackendContainerBase&lt; CapMemBlock&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CapMemBlock&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="159">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUMemory &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_01_4"/>
        <childnode refid="158" relation="public-inheritance">
        </childnode>
      </node>
      <node id="167">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseLabelQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_label_quad_01_4"/>
        <childnode refid="166" relation="public-inheritance">
        </childnode>
      </node>
      <node id="150">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarOutputConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CrossbarOutputConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="170">
        <label>haldls::vx::detail::BackendContainerBase&lt; HicannARQStatus, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; HicannARQStatus, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="62">
        <label>haldls::vx::detail::BackendContainerBase&lt; CapMemBlockConfig&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CapMemBlockConfig&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="2">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUMemoryBlock, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PPUMemoryBlock, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="146">
        <label>haldls::vx::detail::BackendContainerBase&lt; PerfTest, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PerfTest, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="108">
        <label>haldls::vx::detail::BackendContainerBase&lt; v2::NeuronConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v2::NeuronConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="58">
        <label>haldls::vx::detail::BackendContainerBase&lt; ExternalPPUMemoryByte, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ExternalPPUMemoryByte, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="84">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonSTPConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CommonSTPConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="42">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonPhyConfigFPGA, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CommonPhyConfigFPGA, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="4">
        <label>haldls::vx::detail::BackendContainerBase&lt; JTAGClockScaler, fisch::vx::word_access_type::JTAGClockScaler &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; JTAGClockScaler, fisch::vx::word_access_type::JTAGClockScaler &gt;</edgelabel>
        </childnode>
      </node>
      <node id="191">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NullPayloadReadable &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4"/>
        <childnode refid="190" relation="public-inheritance">
        </childnode>
      </node>
      <node id="10">
        <label>haldls::vx::detail::BackendContainerBase&lt; v3::ReferenceGeneratorConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v3::ReferenceGeneratorConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="5">
        <label>haldls::vx::detail::BackendContainerTrait&lt; JTAGClockScaler &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4"/>
        <childnode refid="4" relation="public-inheritance">
        </childnode>
      </node>
      <node id="177">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseBiasSelection &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4"/>
        <childnode refid="176" relation="public-inheritance">
        </childnode>
      </node>
      <node id="81">
        <label>haldls::vx::detail::BackendContainerTrait&lt; INA219Config &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4"/>
        <childnode refid="80" relation="public-inheritance">
        </childnode>
      </node>
      <node id="82">
        <label>haldls::vx::detail::BackendContainerBase&lt; ExternalPPUMemoryQuad, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ExternalPPUMemoryQuad, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="22">
        <label>haldls::vx::detail::BackendContainerBase&lt; FPGADeviceDNA, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; FPGADeviceDNA, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="96">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCChannelConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CADCChannelConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="73">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikePack1ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack1_to_chip_01_4"/>
        <childnode refid="72" relation="public-inheritance">
        </childnode>
      </node>
      <node id="13">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseWeightQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_weight_quad_01_4"/>
        <childnode refid="12" relation="public-inheritance">
        </childnode>
      </node>
      <node id="40">
        <label>haldls::vx::detail::BackendContainerBase&lt; DAC6573ChannelConfig, fisch::vx::word_access_type::I2CDAC6573RwRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; DAC6573ChannelConfig, fisch::vx::word_access_type::I2CDAC6573RwRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="64">
        <label>haldls::vx::detail::BackendContainerBase&lt; ContainerT, ContainerT &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ContainerT, ContainerT &gt;</edgelabel>
        </childnode>
      </node>
      <node id="144">
        <label>haldls::vx::detail::BackendContainerBase&lt; Timer, fisch::vx::word_access_type::Timer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; Timer, fisch::vx::word_access_type::Timer &gt;</edgelabel>
        </childnode>
      </node>
      <node id="59">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ExternalPPUMemoryByte &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4"/>
        <childnode refid="58" relation="public-inheritance">
        </childnode>
      </node>
      <node id="105">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarInputDropCounter &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4"/>
        <childnode refid="104" relation="public-inheritance">
        </childnode>
      </node>
      <node id="76">
        <label>haldls::vx::detail::BackendContainerBase&lt; PhyConfigChip, fisch::vx::word_access_type::JTAGPhyRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PhyConfigChip, fisch::vx::word_access_type::JTAGPhyRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="138">
        <label>haldls::vx::detail::BackendContainerBase&lt; AD5252ChannelConfigPersistent, fisch::vx::word_access_type::I2CAD5252RwRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; AD5252ChannelConfigPersistent, fisch::vx::word_access_type::I2CAD5252RwRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="97">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCChannelConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_01_4"/>
        <childnode refid="96" relation="public-inheritance">
        </childnode>
      </node>
      <node id="165">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCOffsetSRAMTimingConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4"/>
        <childnode refid="164" relation="public-inheritance">
        </childnode>
      </node>
      <node id="147">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PerfTest &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4"/>
        <childnode refid="146" relation="public-inheritance">
        </childnode>
      </node>
      <node id="106">
        <label>haldls::vx::detail::BackendContainerBase&lt; v3::NeuronResetQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v3::NeuronResetQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="116">
        <label>haldls::vx::detail::BackendContainerBase&lt; InstructionTimeoutConfig, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; InstructionTimeoutConfig, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="142">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUStatusRegister, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PPUStatusRegister, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="25">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonPhyConfigChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4"/>
        <childnode refid="24" relation="public-inheritance">
        </childnode>
      </node>
      <node id="19">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ColumnCorrelationQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_correlation_quad_01_4"/>
        <childnode refid="18" relation="public-inheritance">
        </childnode>
      </node>
      <node id="57">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikeCounterRead &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4"/>
        <childnode refid="56" relation="public-inheritance">
        </childnode>
      </node>
      <node id="131">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v3::NeuronConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_config_01_4"/>
        <childnode refid="130" relation="public-inheritance">
        </childnode>
      </node>
      <node id="125">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarNode &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4"/>
        <childnode refid="124" relation="public-inheritance">
        </childnode>
      </node>
      <node id="114">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronBackendConfig&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; NeuronBackendConfig&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="47">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ColumnCurrentQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_current_quad_01_4"/>
        <childnode refid="46" relation="public-inheritance">
        </childnode>
      </node>
      <node id="197">
        <label>haldls::vx::detail::BackendContainerTrait&lt; AD5252ChannelConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_01_4"/>
        <childnode refid="196" relation="public-inheritance">
        </childnode>
      </node>
      <node id="172">
        <label>haldls::vx::detail::BackendContainerBase&lt; EventRecordingConfig, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; EventRecordingConfig, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="193">
        <label>haldls::vx::detail::BackendContainerTrait&lt; MADCControl &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4"/>
        <childnode refid="192" relation="public-inheritance">
        </childnode>
      </node>
      <node id="149">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PLLSelfTestStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4"/>
        <childnode refid="148" relation="public-inheritance">
        </childnode>
      </node>
      <node id="75">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ResetChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4"/>
        <childnode refid="74" relation="public-inheritance">
        </childnode>
      </node>
      <node id="55">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseCorrelationCalibQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_correlation_calib_quad_01_4"/>
        <childnode refid="54" relation="public-inheritance">
        </childnode>
      </node>
      <node id="53">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseDriverSRAMTimingConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_s_r_a_m_timing_config_01_4"/>
        <childnode refid="52" relation="public-inheritance">
        </childnode>
      </node>
      <node id="61">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonCorrelationConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4"/>
        <childnode refid="60" relation="public-inheritance">
        </childnode>
      </node>
      <node id="83">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ExternalPPUMemoryQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_quad_01_4"/>
        <childnode refid="82" relation="public-inheritance">
        </childnode>
      </node>
      <node id="151">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarOutputConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4"/>
        <childnode refid="150" relation="public-inheritance">
        </childnode>
      </node>
      <node id="34">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikeCounterReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SpikeCounterReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="107">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v3::NeuronResetQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_reset_quad_01_4"/>
        <childnode refid="106" relation="public-inheritance">
        </childnode>
      </node>
      <node id="60">
        <label>haldls::vx::detail::BackendContainerBase&lt; haldls::vx::CommonCorrelationConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; haldls::vx::CommonCorrelationConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="16">
        <label>haldls::vx::detail::BackendContainerBase&lt; PLLSelfTest, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PLLSelfTest, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="126">
        <label>haldls::vx::detail::BackendContainerBase&lt; CorrelationReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CorrelationReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="11">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v3::ReferenceGeneratorConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_reference_generator_config_01_4"/>
        <childnode refid="10" relation="public-inheritance">
        </childnode>
      </node>
      <node id="171">
        <label>haldls::vx::detail::BackendContainerTrait&lt; HicannARQStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4"/>
        <childnode refid="170" relation="public-inheritance">
        </childnode>
      </node>
      <node id="52">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseDriverSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseDriverSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="17">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PLLSelfTest &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4"/>
        <childnode refid="16" relation="public-inheritance">
        </childnode>
      </node>
      <node id="133">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v2::NeuronResetQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_reset_quad_01_4"/>
        <childnode refid="132" relation="public-inheritance">
        </childnode>
      </node>
      <node id="37">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronReset &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4"/>
        <childnode refid="36" relation="public-inheritance">
        </childnode>
      </node>
      <node id="101">
        <label>haldls::vx::detail::BackendContainerTrait&lt; VectorGeneratorFIFOWord &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_f_i_f_o_word_01_4"/>
        <childnode refid="100" relation="public-inheritance">
        </childnode>
      </node>
      <node id="130">
        <label>haldls::vx::detail::BackendContainerBase&lt; v3::NeuronConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v3::NeuronConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="48">
        <label>haldls::vx::detail::BackendContainerBase&lt; BlockPostPulse, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; BlockPostPulse, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="28">
        <label>haldls::vx::detail::BackendContainerBase&lt; v2::ReferenceGeneratorConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v2::ReferenceGeneratorConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="66">
        <label>haldls::vx::detail::BackendContainerBase&lt; v3::PLLClockOutputBlock, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; v3::PLLClockOutputBlock, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="137">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikePack2ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack2_to_chip_01_4"/>
        <childnode refid="136" relation="public-inheritance">
        </childnode>
      </node>
      <node id="189">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PADIEvent &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4"/>
        <childnode refid="188" relation="public-inheritance">
        </childnode>
      </node>
      <node id="129">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonSynramConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4"/>
        <childnode refid="128" relation="public-inheritance">
        </childnode>
      </node>
      <node id="35">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikeCounterReset &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4"/>
        <childnode refid="34" relation="public-inheritance">
        </childnode>
      </node>
      <node id="164">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCOffsetSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CADCOffsetSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="63">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CapMemBlockConfig&lt; Coordinates &gt; &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_config_3_01_coordinates_01_4_01_4"/>
        <childnode refid="62" relation="public-inheritance">
        </childnode>
      </node>
      <node id="12">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseWeightQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseWeightQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="134">
        <label>haldls::vx::detail::BackendContainerBase&lt; VectorGeneratorNotificationAddress, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; VectorGeneratorNotificationAddress, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="99">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v2::PLLClockOutputBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_p_l_l_clock_output_block_01_4"/>
        <childnode refid="98" relation="public-inheritance">
        </childnode>
      </node>
      <node id="38">
        <label>haldls::vx::detail::BackendContainerBase&lt; MADCConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; MADCConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="100">
        <label>haldls::vx::detail::BackendContainerBase&lt; VectorGeneratorFIFOWord, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; VectorGeneratorFIFOWord, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="70">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikePack3ToChip, fisch::vx::word_access_type::SpikePack3ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SpikePack3ToChip, fisch::vx::word_access_type::SpikePack3ToChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="91">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_quad_01_4"/>
        <childnode refid="90" relation="public-inheritance">
        </childnode>
      </node>
      <node id="21">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronBackendSRAMTimingConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4"/>
        <childnode refid="20" relation="public-inheritance">
        </childnode>
      </node>
      <node id="181">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUMemoryWord &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_word_01_4"/>
        <childnode refid="180" relation="public-inheritance">
        </childnode>
      </node>
      <node id="185">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ReadoutSourceSelection &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4"/>
        <childnode refid="184" relation="public-inheritance">
        </childnode>
      </node>
      <node id="121">
        <label>haldls::vx::detail::BackendContainerTrait&lt; DACChannel &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4"/>
        <childnode refid="120" relation="public-inheritance">
        </childnode>
      </node>
      <node id="140">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseDriverConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseDriverConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="182">
        <label>haldls::vx::detail::BackendContainerBase&lt; DACControl, fisch::vx::word_access_type::SPIDACControlRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; DACControl, fisch::vx::word_access_type::SPIDACControlRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="120">
        <label>haldls::vx::detail::BackendContainerBase&lt; DACChannel, fisch::vx::word_access_type::SPIDACDataRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; DACChannel, fisch::vx::word_access_type::SPIDACDataRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="123">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarOutputEventCounter &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4"/>
        <childnode refid="122" relation="public-inheritance">
        </childnode>
      </node>
      <node id="190">
        <label>haldls::vx::detail::BackendContainerBase&lt; NullPayloadReadable, fisch::vx::word_access_type::NullPayloadReadable &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; NullPayloadReadable, fisch::vx::word_access_type::NullPayloadReadable &gt;</edgelabel>
        </childnode>
      </node>
      <node id="148">
        <label>haldls::vx::detail::BackendContainerBase&lt; PLLSelfTestStatus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PLLSelfTestStatus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="85">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonSTPConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4"/>
        <childnode refid="84" relation="public-inheritance">
        </childnode>
      </node>
      <node id="26">
        <label>haldls::vx::detail::BackendContainerBase&lt; CapMemCell&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CapMemCell&lt; Coordinates &gt;, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="1">
        <label>haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
      </node>
      <node id="86">
        <label>haldls::vx::detail::BackendContainerBase&lt; VectorGeneratorLUTEntry, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; VectorGeneratorLUTEntry, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="158">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUMemory, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PPUMemory, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="44">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonNeuronBackendConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CommonNeuronBackendConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="92">
        <label>haldls::vx::detail::BackendContainerBase&lt; PhyConfigFPGA, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PhyConfigFPGA, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="29">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v2::ReferenceGeneratorConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_reference_generator_config_01_4"/>
        <childnode refid="28" relation="public-inheritance">
        </childnode>
      </node>
      <node id="71">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikePack3ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack3_to_chip_01_4"/>
        <childnode refid="70" relation="public-inheritance">
        </childnode>
      </node>
      <node id="169">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PollingOmnibusBlockConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_config_01_4"/>
        <childnode refid="168" relation="public-inheritance">
        </childnode>
      </node>
      <node id="111">
        <label>haldls::vx::detail::BackendContainerTrait&lt; VectorGeneratorControl &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_control_01_4"/>
        <childnode refid="110" relation="public-inheritance">
        </childnode>
      </node>
      <node id="49">
        <label>haldls::vx::detail::BackendContainerTrait&lt; BlockPostPulse &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4"/>
        <childnode refid="48" relation="public-inheritance">
        </childnode>
      </node>
      <node id="180">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUMemoryWord, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PPUMemoryWord, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="113">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PerfTestStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4"/>
        <childnode refid="112" relation="public-inheritance">
        </childnode>
      </node>
      <node id="103">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronSRAMTimingConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4"/>
        <childnode refid="102" relation="public-inheritance">
        </childnode>
      </node>
      <node id="153">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonPADIBusConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4"/>
        <childnode refid="152" relation="public-inheritance">
        </childnode>
      </node>
      <node id="8">
        <label>haldls::vx::detail::BackendContainerBase&lt; BackgroundSpikeSource, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; BackgroundSpikeSource, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="115">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronBackendConfig&lt; Coordinates &gt; &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_3_01_coordinates_01_4_01_4"/>
        <childnode refid="114" relation="public-inheritance">
        </childnode>
      </node>
      <node id="119">
        <label>haldls::vx::detail::BackendContainerTrait&lt; INA219Status &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4"/>
        <childnode refid="118" relation="public-inheritance">
        </childnode>
      </node>
      <node id="69">
        <label>haldls::vx::detail::BackendContainerTrait&lt; VectorGeneratorTrigger &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_trigger_01_4"/>
        <childnode refid="68" relation="public-inheritance">
        </childnode>
      </node>
      <node id="67">
        <label>haldls::vx::detail::BackendContainerTrait&lt; v3::PLLClockOutputBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_p_l_l_clock_output_block_01_4"/>
        <childnode refid="66" relation="public-inheritance">
        </childnode>
      </node>
      <node id="154">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CADCConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="88">
        <label>haldls::vx::detail::BackendContainerBase&lt; TCA9554Inputs, fisch::vx::word_access_type::I2CTCA9554RoRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; TCA9554Inputs, fisch::vx::word_access_type::I2CTCA9554RoRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="77">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PhyConfigChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4"/>
        <childnode refid="76" relation="public-inheritance">
        </childnode>
      </node>
      <node id="152">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonPADIBusConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CommonPADIBusConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="194">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCSampleQuad, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CADCSampleQuad, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="196">
        <label>haldls::vx::detail::BackendContainerBase&lt; AD5252ChannelConfig, fisch::vx::word_access_type::I2CAD5252RwRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; AD5252ChannelConfig, fisch::vx::word_access_type::I2CAD5252RwRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="65">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ContainerT &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait"/>
        <childnode refid="64" relation="public-inheritance">
        </childnode>
      </node>
      <node id="176">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseBiasSelection, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseBiasSelection, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="45">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonNeuronBackendConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4"/>
        <childnode refid="44" relation="public-inheritance">
        </childnode>
      </node>
      <node id="79">
        <label>haldls::vx::detail::BackendContainerTrait&lt; JTAGIdCode &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4"/>
        <childnode refid="78" relation="public-inheritance">
        </childnode>
      </node>
      <node id="46">
        <label>haldls::vx::detail::BackendContainerBase&lt; ColumnCurrentQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ColumnCurrentQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="14">
        <label>haldls::vx::detail::BackendContainerBase&lt; ShiftRegister, fisch::vx::word_access_type::SPIShiftRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ShiftRegister, fisch::vx::word_access_type::SPIShiftRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="89">
        <label>haldls::vx::detail::BackendContainerTrait&lt; TCA9554Inputs &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_inputs_01_4"/>
        <childnode refid="88" relation="public-inheritance">
        </childnode>
      </node>
      <node id="166">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseLabelQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseLabelQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="50">
        <label>haldls::vx::detail::BackendContainerBase&lt; ADPLL, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ADPLL, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="160">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUControlRegister, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PPUControlRegister, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="80">
        <label>haldls::vx::detail::BackendContainerBase&lt; INA219Config, fisch::vx::word_access_type::I2CINA219RwRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; INA219Config, fisch::vx::word_access_type::I2CINA219RwRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="41">
        <label>haldls::vx::detail::BackendContainerTrait&lt; DAC6573ChannelConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c6573_channel_config_01_4"/>
        <childnode refid="40" relation="public-inheritance">
        </childnode>
      </node>
      <node id="184">
        <label>haldls::vx::detail::BackendContainerBase&lt; ReadoutSourceSelection, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; ReadoutSourceSelection, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="102">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; NeuronSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="112">
        <label>haldls::vx::detail::BackendContainerBase&lt; PerfTestStatus, fisch::vx::word_access_type::Omnibus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PerfTestStatus, fisch::vx::word_access_type::Omnibus &gt;</edgelabel>
        </childnode>
      </node>
      <node id="3">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUMemoryBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_block_01_4"/>
        <childnode refid="2" relation="public-inheritance">
        </childnode>
      </node>
      <node id="15">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ShiftRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4"/>
        <childnode refid="14" relation="public-inheritance">
        </childnode>
      </node>
      <node id="175">
        <label>haldls::vx::detail::BackendContainerTrait&lt; TCA9554Config &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_config_01_4"/>
        <childnode refid="174" relation="public-inheritance">
        </childnode>
      </node>
      <node id="6">
        <label>haldls::vx::detail::BackendContainerBase&lt; CurrentDAC, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CurrentDAC, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="33">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SystimeSync &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4"/>
        <childnode refid="32" relation="public-inheritance">
        </childnode>
      </node>
      <node id="36">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; NeuronReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="161">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUControlRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_control_register_01_4"/>
        <childnode refid="160" relation="public-inheritance">
        </childnode>
      </node>
      <node id="136">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikePack2ToChip, fisch::vx::word_access_type::SpikePack2ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SpikePack2ToChip, fisch::vx::word_access_type::SpikePack2ToChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="187">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PhyStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4"/>
        <childnode refid="186" relation="public-inheritance">
        </childnode>
      </node>
      <node id="124">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarNode, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; CrossbarNode, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="127">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CorrelationReset &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_correlation_reset_01_4"/>
        <childnode refid="126" relation="public-inheritance">
        </childnode>
      </node>
      <node id="188">
        <label>haldls::vx::detail::BackendContainerBase&lt; PADIEvent, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; PADIEvent, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="43">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonPhyConfigFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4"/>
        <childnode refid="42" relation="public-inheritance">
        </childnode>
      </node>
      <node id="139">
        <label>haldls::vx::detail::BackendContainerTrait&lt; AD5252ChannelConfigPersistent &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_persistent_01_4"/>
        <childnode refid="138" relation="public-inheritance">
        </childnode>
      </node>
      <node id="145">
        <label>haldls::vx::detail::BackendContainerTrait&lt; Timer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4"/>
        <childnode refid="144" relation="public-inheritance">
        </childnode>
      </node>
      <node id="141">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseDriverConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_config_01_4"/>
        <childnode refid="140" relation="public-inheritance">
        </childnode>
      </node>
      <node id="174">
        <label>haldls::vx::detail::BackendContainerBase&lt; TCA9554Config, fisch::vx::word_access_type::I2CTCA9554RwRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; TCA9554Config, fisch::vx::word_access_type::I2CTCA9554RwRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="90">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="93">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PhyConfigFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4"/>
        <childnode refid="92" relation="public-inheritance">
        </childnode>
      </node>
      <node id="7">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CurrentDAC &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_current_d_a_c_01_4"/>
        <childnode refid="6" relation="public-inheritance">
        </childnode>
      </node>
      <node id="143">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUStatusRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_status_register_01_4"/>
        <childnode refid="142" relation="public-inheritance">
        </childnode>
      </node>
      <node id="54">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseCorrelationCalibQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SynapseCorrelationCalibQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="183">
        <label>haldls::vx::detail::BackendContainerTrait&lt; DACControl &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4"/>
        <childnode refid="182" relation="public-inheritance">
        </childnode>
      </node>
      <node id="72">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikePack1ToChip, fisch::vx::word_access_type::SpikePack1ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="1" relation="template-instance">
          <edgelabel>&lt; SpikePack1ToChip, fisch::vx::word_access_type::SpikePack1ToChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="31">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SystimeSyncBase &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4"/>
        <childnode refid="30" relation="public-inheritance">
        </childnode>
      </node>
    </inheritancegraph>
    <collaborationgraph>
      <node id="4">
        <label>T</label>
      </node>
      <node id="3">
        <label>std::array&lt; T &gt;</label>
        <childnode refid="4" relation="usage">
          <edgelabel>elements</edgelabel>
        </childnode>
      </node>
      <node id="1">
        <label>haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base"/>
        <childnode refid="2" relation="usage">
          <edgelabel>valid_backends</edgelabel>
        </childnode>
      </node>
      <node id="2">
        <label>std::array&lt; Backend, sizeof...(AdditionalBackendContainer)+1 &gt;</label>
        <childnode refid="3" relation="template-instance">
          <edgelabel>&lt; Backend, sizeof...(AdditionalBackendContainer)+1 &gt;</edgelabel>
        </childnode>
      </node>
    </collaborationgraph>
    <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" line="76" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/traits.h" bodystart="77" bodyend="125"/>
    <listofallmembers>
      <member refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a9a06e2df6b18ca52d880cb1d0be8a2c2" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>backend_index_lookup_table</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a0ce19b126f0707a46388d8a43b4d66f6" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>container_list</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a1e494cfb7b9a55ea2d49b2c97f3853ab" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>default_backend</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a6066da96aa3ca413a91288481788d2c6" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>default_container</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1aa7b2eb863381605f835de21c5b6da57b" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>valid</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1a0213d1386527b2c90fb1f6659755faf4" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>valid_backends</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
