
STM32F401CCU6_LCD128x64ver.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  08003b4c  08003b4c  00004b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ed4  08003ed4  00005080  2**0
                  CONTENTS
  4 .ARM          00000008  08003ed4  08003ed4  00004ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003edc  08003edc  00005080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003edc  08003edc  00004edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ee0  08003ee0  00004ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08003ee4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000080  08003f64  00005080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  08003f64  00005624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000072f7  00000000  00000000  000050b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019d5  00000000  00000000  0000c3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  0000dd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d6  00000000  00000000  0000e550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001640c  00000000  00000000  0000eb26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a1b0  00000000  00000000  00024f32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089039  00000000  00000000  0002f0e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b811b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002338  00000000  00000000  000b8160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000ba498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003b34 	.word	0x08003b34

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08003b34 	.word	0x08003b34

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <fb_clear>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void fb_clear(uint8_t v){
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
  memset(framebuf, v ? 0xFF : 0x00, sizeof(framebuf));
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <fb_clear+0x14>
 8000580:	23ff      	movs	r3, #255	@ 0xff
 8000582:	e000      	b.n	8000586 <fb_clear+0x16>
 8000584:	2300      	movs	r3, #0
 8000586:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800058a:	4619      	mov	r1, r3
 800058c:	4803      	ldr	r0, [pc, #12]	@ (800059c <fb_clear+0x2c>)
 800058e:	f002 fe51 	bl	8003234 <memset>
}
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	200000d4 	.word	0x200000d4

080005a0 <draw_time_date_ru_full>:
  GFX_DrawStringScaled(framebuf, x_time, y_time, time_str, 1, scale_time);
  // Дата и день недели — UTF-8 (рус)
  GFX_DrawStringUTF8_RU(framebuf, x_date, y_date, date_str, 1, 1);
}

static void draw_time_date_ru_full(const RTC_TimeTypeDef* t, const RTC_DateTypeDef* d){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b098      	sub	sp, #96	@ 0x60
 80005a4:	af02      	add	r7, sp, #8
 80005a6:	6078      	str	r0, [r7, #4]
 80005a8:	6039      	str	r1, [r7, #0]
  memset(framebuf, 0x00, LCD_WIDTH * (LCD_HEIGHT/8));
 80005aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005ae:	2100      	movs	r1, #0
 80005b0:	4849      	ldr	r0, [pc, #292]	@ (80006d8 <draw_time_date_ru_full+0x138>)
 80005b2:	f002 fe3f 	bl	8003234 <memset>

  // Время HH:MM:SS крупно (×2)
  char time_str[12];
  snprintf(time_str, sizeof(time_str), "%02u:%02u:%02u", t->Hours, t->Minutes, t->Seconds);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	4619      	mov	r1, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	785b      	ldrb	r3, [r3, #1]
 80005c0:	461a      	mov	r2, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	789b      	ldrb	r3, [r3, #2]
 80005c6:	f107 001c 	add.w	r0, r7, #28
 80005ca:	9301      	str	r3, [sp, #4]
 80005cc:	9200      	str	r2, [sp, #0]
 80005ce:	460b      	mov	r3, r1
 80005d0:	4a42      	ldr	r2, [pc, #264]	@ (80006dc <draw_time_date_ru_full+0x13c>)
 80005d2:	210c      	movs	r1, #12
 80005d4:	f002 fdfa 	bl	80031cc <sniprintf>
  uint8_t scale_time = 2;
 80005d8:	2302      	movs	r3, #2
 80005da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  int w_time = GFX_TextWidth(time_str, scale_time);
 80005de:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80005e2:	f107 031c 	add.w	r3, r7, #28
 80005e6:	4611      	mov	r1, r2
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 fc71 	bl	8000ed0 <GFX_TextWidth>
 80005ee:	6538      	str	r0, [r7, #80]	@ 0x50
  int x_time = (LCD_WIDTH - w_time)/2;
 80005f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80005f2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80005f6:	0fda      	lsrs	r2, r3, #31
 80005f8:	4413      	add	r3, r2
 80005fa:	105b      	asrs	r3, r3, #1
 80005fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int y_time = 4; // чуть ближе к верху
 80005fe:	2304      	movs	r3, #4
 8000600:	64bb      	str	r3, [r7, #72]	@ 0x48
  GFX_DrawStringScaled(framebuf, x_time, y_time, time_str, 1, scale_time);
 8000602:	f107 021c 	add.w	r2, r7, #28
 8000606:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	2301      	movs	r3, #1
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	4613      	mov	r3, r2
 8000612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000614:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000616:	4830      	ldr	r0, [pc, #192]	@ (80006d8 <draw_time_date_ru_full+0x138>)
 8000618:	f000 fd00 	bl	800101c <GFX_DrawStringScaled>

  // Дата "DD.MM.YYYY"
  char date_str[20];
  uint16_t year = 2000u + d->Year; // если Year=0..99
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	78db      	ldrb	r3, [r3, #3]
 8000620:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000624:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  snprintf(date_str, sizeof(date_str), "%02u.%02u.%04u", d->Date, d->Month, year);
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	789b      	ldrb	r3, [r3, #2]
 800062c:	4619      	mov	r1, r3
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	785b      	ldrb	r3, [r3, #1]
 8000632:	461a      	mov	r2, r3
 8000634:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000638:	f107 0008 	add.w	r0, r7, #8
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	9200      	str	r2, [sp, #0]
 8000640:	460b      	mov	r3, r1
 8000642:	4a27      	ldr	r2, [pc, #156]	@ (80006e0 <draw_time_date_ru_full+0x140>)
 8000644:	2114      	movs	r1, #20
 8000646:	f002 fdc1 	bl	80031cc <sniprintf>
  int w_date = GFX_TextWidth(date_str, 1);
 800064a:	f107 0308 	add.w	r3, r7, #8
 800064e:	2101      	movs	r1, #1
 8000650:	4618      	mov	r0, r3
 8000652:	f000 fc3d 	bl	8000ed0 <GFX_TextWidth>
 8000656:	6438      	str	r0, [r7, #64]	@ 0x40
  int x_date = (LCD_WIDTH - w_date)/2;
 8000658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800065a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800065e:	0fda      	lsrs	r2, r3, #31
 8000660:	4413      	add	r3, r2
 8000662:	105b      	asrs	r3, r3, #1
 8000664:	63fb      	str	r3, [r7, #60]	@ 0x3c
  int y_date = 36; // под временем
 8000666:	2324      	movs	r3, #36	@ 0x24
 8000668:	63bb      	str	r3, [r7, #56]	@ 0x38
  GFX_DrawString(framebuf, x_date, y_date, date_str, 1);
 800066a:	f107 0308 	add.w	r3, r7, #8
 800066e:	2201      	movs	r2, #1
 8000670:	9200      	str	r2, [sp, #0]
 8000672:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000674:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000676:	4818      	ldr	r0, [pc, #96]	@ (80006d8 <draw_time_date_ru_full+0x138>)
 8000678:	f000 fbf6 	bl	8000e68 <GFX_DrawString>

  // День недели — ВЕРХНИМ РЕГИСТРОМ, под датой
  const char* dow = (d->WeekDay>=1 && d->WeekDay<=7) ? DOW_RU_FULL_UP[d->WeekDay] : "---";
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d00a      	beq.n	800069a <draw_time_date_ru_full+0xfa>
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b07      	cmp	r3, #7
 800068a:	d806      	bhi.n	800069a <draw_time_date_ru_full+0xfa>
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	461a      	mov	r2, r3
 8000692:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <draw_time_date_ru_full+0x144>)
 8000694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000698:	e000      	b.n	800069c <draw_time_date_ru_full+0xfc>
 800069a:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <draw_time_date_ru_full+0x148>)
 800069c:	637b      	str	r3, [r7, #52]	@ 0x34
  int w_dow = GFX_TextWidthUTF8_RU(dow, 1);
 800069e:	2101      	movs	r1, #1
 80006a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80006a2:	f001 f855 	bl	8001750 <GFX_TextWidthUTF8_RU>
 80006a6:	6338      	str	r0, [r7, #48]	@ 0x30
  int x_dow = (LCD_WIDTH - w_dow)/2;
 80006a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006aa:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80006ae:	0fda      	lsrs	r2, r3, #31
 80006b0:	4413      	add	r3, r2
 80006b2:	105b      	asrs	r3, r3, #1
 80006b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int y_dow = y_date + 10; // на 1 строку ниже
 80006b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80006b8:	330a      	adds	r3, #10
 80006ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GFX_DrawStringUTF8_RU(framebuf, x_dow, y_dow, dow, 1, 1);
 80006bc:	2301      	movs	r3, #1
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	2301      	movs	r3, #1
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80006ca:	4803      	ldr	r0, [pc, #12]	@ (80006d8 <draw_time_date_ru_full+0x138>)
 80006cc:	f000 ff6a 	bl	80015a4 <GFX_DrawStringUTF8_RU>
}
 80006d0:	bf00      	nop
 80006d2:	3758      	adds	r7, #88	@ 0x58
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000d4 	.word	0x200000d4
 80006dc:	08003c20 	.word	0x08003c20
 80006e0:	08003c4c 	.word	0x08003c4c
 80006e4:	20000000 	.word	0x20000000
 80006e8:	08003c30 	.word	0x08003c30

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f0:	f001 f956 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f4:	f000 f832 	bl	800075c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f8:	f000 f900 	bl	80008fc <MX_GPIO_Init>
  MX_RTC_Init();
 80006fc:	f000 f890 	bl	8000820 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  ST7565S_Init();
 8000700:	f000 fa64 	bl	8000bcc <ST7565S_Init>

  // Было в инициализации: EV ~ 0x18. Уменьшаем:
  ST7565S_SetContrast(0x10); // мягче
 8000704:	2010      	movs	r0, #16
 8000706:	f000 fb05 	bl	8000d14 <ST7565S_SetContrast>
  // Если всё ещё слишком тёмно:
//  ST7565S_SetContrast(0x0C);
//  ST7565S_SetContrast(0x08);

  fb_clear(0); // гасим фон
 800070a:	2000      	movs	r0, #0
 800070c:	f7ff ff30 	bl	8000570 <fb_clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Чтение времени
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000710:	2200      	movs	r2, #0
 8000712:	490d      	ldr	r1, [pc, #52]	@ (8000748 <main+0x5c>)
 8000714:	480d      	ldr	r0, [pc, #52]	@ (800074c <main+0x60>)
 8000716:	f002 fa8a 	bl	8002c2e <HAL_RTC_GetTime>
	    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // обязательно после GetTime
 800071a:	2200      	movs	r2, #0
 800071c:	490c      	ldr	r1, [pc, #48]	@ (8000750 <main+0x64>)
 800071e:	480b      	ldr	r0, [pc, #44]	@ (800074c <main+0x60>)
 8000720:	f002 fb67 	bl	8002df2 <HAL_RTC_GetDate>

	    if (sTime.Seconds != prevSeconds)
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <main+0x5c>)
 8000726:	789a      	ldrb	r2, [r3, #2]
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <main+0x68>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	429a      	cmp	r2, r3
 800072e:	d0ef      	beq.n	8000710 <main+0x24>
	    {
//	      draw_time_date(&sTime, &sDate);
//	      draw_time_date_ru(&sTime, &sDate);
	    	draw_time_date_ru_full(&sTime, &sDate);
 8000730:	4907      	ldr	r1, [pc, #28]	@ (8000750 <main+0x64>)
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <main+0x5c>)
 8000734:	f7ff ff34 	bl	80005a0 <draw_time_date_ru_full>
	      ST7565S_DrawBuffer(framebuf);
 8000738:	4807      	ldr	r0, [pc, #28]	@ (8000758 <main+0x6c>)
 800073a:	f000 fabd 	bl	8000cb8 <ST7565S_DrawBuffer>
	      prevSeconds = sTime.Seconds;
 800073e:	4b02      	ldr	r3, [pc, #8]	@ (8000748 <main+0x5c>)
 8000740:	789a      	ldrb	r2, [r3, #2]
 8000742:	4b04      	ldr	r3, [pc, #16]	@ (8000754 <main+0x68>)
 8000744:	701a      	strb	r2, [r3, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000746:	e7e3      	b.n	8000710 <main+0x24>
 8000748:	2000009c 	.word	0x2000009c
 800074c:	200000b4 	.word	0x200000b4
 8000750:	200000b0 	.word	0x200000b0
 8000754:	20000020 	.word	0x20000020
 8000758:	200000d4 	.word	0x200000d4

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b094      	sub	sp, #80	@ 0x50
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	2230      	movs	r2, #48	@ 0x30
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f002 fd62 	bl	8003234 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000780:	2300      	movs	r3, #0
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	4b24      	ldr	r3, [pc, #144]	@ (8000818 <SystemClock_Config+0xbc>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000788:	4a23      	ldr	r2, [pc, #140]	@ (8000818 <SystemClock_Config+0xbc>)
 800078a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800078e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000790:	4b21      	ldr	r3, [pc, #132]	@ (8000818 <SystemClock_Config+0xbc>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	4b1e      	ldr	r3, [pc, #120]	@ (800081c <SystemClock_Config+0xc0>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007a8:	4a1c      	ldr	r2, [pc, #112]	@ (800081c <SystemClock_Config+0xc0>)
 80007aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007ae:	6013      	str	r3, [r2, #0]
 80007b0:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <SystemClock_Config+0xc0>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80007bc:	2306      	movs	r3, #6
 80007be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007c0:	2301      	movs	r3, #1
 80007c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c4:	2301      	movs	r3, #1
 80007c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c8:	2310      	movs	r3, #16
 80007ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007cc:	2300      	movs	r3, #0
 80007ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d0:	f107 0320 	add.w	r3, r7, #32
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 fbfd 	bl	8001fd4 <HAL_RCC_OscConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80007e0:	f000 f916 	bl	8000a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e4:	230f      	movs	r3, #15
 80007e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007e8:	2300      	movs	r3, #0
 80007ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f001 fe60 	bl	80024c4 <HAL_RCC_ClockConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800080a:	f000 f901 	bl	8000a10 <Error_Handler>
  }
}
 800080e:	bf00      	nop
 8000810:	3750      	adds	r7, #80	@ 0x50
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40023800 	.word	0x40023800
 800081c:	40007000 	.word	0x40007000

08000820 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000834:	2300      	movs	r3, #0
 8000836:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000838:	4b2e      	ldr	r3, [pc, #184]	@ (80008f4 <MX_RTC_Init+0xd4>)
 800083a:	4a2f      	ldr	r2, [pc, #188]	@ (80008f8 <MX_RTC_Init+0xd8>)
 800083c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800083e:	4b2d      	ldr	r3, [pc, #180]	@ (80008f4 <MX_RTC_Init+0xd4>)
 8000840:	2200      	movs	r2, #0
 8000842:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000844:	4b2b      	ldr	r3, [pc, #172]	@ (80008f4 <MX_RTC_Init+0xd4>)
 8000846:	227f      	movs	r2, #127	@ 0x7f
 8000848:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800084a:	4b2a      	ldr	r3, [pc, #168]	@ (80008f4 <MX_RTC_Init+0xd4>)
 800084c:	22ff      	movs	r2, #255	@ 0xff
 800084e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000850:	4b28      	ldr	r3, [pc, #160]	@ (80008f4 <MX_RTC_Init+0xd4>)
 8000852:	2200      	movs	r2, #0
 8000854:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000856:	4b27      	ldr	r3, [pc, #156]	@ (80008f4 <MX_RTC_Init+0xd4>)
 8000858:	2200      	movs	r2, #0
 800085a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800085c:	4b25      	ldr	r3, [pc, #148]	@ (80008f4 <MX_RTC_Init+0xd4>)
 800085e:	2200      	movs	r2, #0
 8000860:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000862:	4824      	ldr	r0, [pc, #144]	@ (80008f4 <MX_RTC_Init+0xd4>)
 8000864:	f002 f8c8 	bl	80029f8 <HAL_RTC_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800086e:	f000 f8cf 	bl	8000a10 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x21;
 8000872:	2321      	movs	r3, #33	@ 0x21
 8000874:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x16;
 8000876:	2316      	movs	r3, #22
 8000878:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800087a:	2300      	movs	r3, #0
 800087c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	2201      	movs	r2, #1
 800088a:	4619      	mov	r1, r3
 800088c:	4819      	ldr	r0, [pc, #100]	@ (80008f4 <MX_RTC_Init+0xd4>)
 800088e:	f002 f934 	bl	8002afa <HAL_RTC_SetTime>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000898:	f000 f8ba 	bl	8000a10 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 800089c:	2307      	movs	r3, #7
 800089e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 80008a0:	2311      	movs	r3, #17
 80008a2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x24;
 80008a4:	2324      	movs	r3, #36	@ 0x24
 80008a6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 80008a8:	2325      	movs	r3, #37	@ 0x25
 80008aa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80008ac:	463b      	mov	r3, r7
 80008ae:	2201      	movs	r2, #1
 80008b0:	4619      	mov	r1, r3
 80008b2:	4810      	ldr	r0, [pc, #64]	@ (80008f4 <MX_RTC_Init+0xd4>)
 80008b4:	f002 fa19 	bl	8002cea <HAL_RTC_SetDate>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80008be:	f000 f8a7 	bl	8000a10 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80008c2:	2204      	movs	r2, #4
 80008c4:	2100      	movs	r1, #0
 80008c6:	480b      	ldr	r0, [pc, #44]	@ (80008f4 <MX_RTC_Init+0xd4>)
 80008c8:	f002 fba0 	bl	800300c <HAL_RTCEx_SetWakeUpTimer>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 80008d2:	f000 f89d 	bl	8000a10 <Error_Handler>
  }

  /** Enable Calibrartion
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 80008d6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80008da:	4806      	ldr	r0, [pc, #24]	@ (80008f4 <MX_RTC_Init+0xd4>)
 80008dc:	f002 fc33 	bl	8003146 <HAL_RTCEx_SetCalibrationOutPut>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_RTC_Init+0xca>
  {
    Error_Handler();
 80008e6:	f000 f893 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80008ea:	bf00      	nop
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200000b4 	.word	0x200000b4
 80008f8:	40002800 	.word	0x40002800

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	@ 0x28
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	4b3b      	ldr	r3, [pc, #236]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a04 <MX_GPIO_Init+0x108>)
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b38      	ldr	r3, [pc, #224]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0304 	and.w	r3, r3, #4
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	4b34      	ldr	r3, [pc, #208]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a33      	ldr	r2, [pc, #204]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b31      	ldr	r3, [pc, #196]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a2c      	ldr	r2, [pc, #176]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000954:	f043 0302 	orr.w	r3, r3, #2
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a04 <MX_GPIO_Init+0x108>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <MX_GPIO_Init+0x108>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a25      	ldr	r2, [pc, #148]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b23      	ldr	r3, [pc, #140]	@ (8000a04 <MX_GPIO_Init+0x108>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB0_Pin|DB1_Pin|DB2_Pin|DB3_Pin
 8000982:	2200      	movs	r2, #0
 8000984:	21ff      	movs	r1, #255	@ 0xff
 8000986:	4820      	ldr	r0, [pc, #128]	@ (8000a08 <MX_GPIO_Init+0x10c>)
 8000988:	f001 fb0a 	bl	8001fa0 <HAL_GPIO_WritePin>
                          |DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000992:	481e      	ldr	r0, [pc, #120]	@ (8000a0c <MX_GPIO_Init+0x110>)
 8000994:	f001 fb04 	bl	8001fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WR_Pin|RD_Pin|CS_Pin|RES_Pin, GPIO_PIN_SET);
 8000998:	2201      	movs	r2, #1
 800099a:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800099e:	481b      	ldr	r0, [pc, #108]	@ (8000a0c <MX_GPIO_Init+0x110>)
 80009a0:	f001 fafe 	bl	8001fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DB0_Pin DB1_Pin DB2_Pin DB4_Pin
                           DB5_Pin DB6_Pin DB7_Pin */
  GPIO_InitStruct.Pin = DB0_Pin|DB1_Pin|DB2_Pin|DB4_Pin
 80009a4:	23f7      	movs	r3, #247	@ 0xf7
 80009a6:	617b      	str	r3, [r7, #20]
                          |DB5_Pin|DB6_Pin|DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	2301      	movs	r3, #1
 80009aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b0:	2302      	movs	r3, #2
 80009b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	4619      	mov	r1, r3
 80009ba:	4813      	ldr	r0, [pc, #76]	@ (8000a08 <MX_GPIO_Init+0x10c>)
 80009bc:	f001 f96c 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin WR_Pin RD_Pin CS_Pin
                           RES_Pin */
  GPIO_InitStruct.Pin = RS_Pin|WR_Pin|RD_Pin|CS_Pin
 80009c0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80009c4:	617b      	str	r3, [r7, #20]
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c6:	2301      	movs	r3, #1
 80009c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ce:	2302      	movs	r3, #2
 80009d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d2:	f107 0314 	add.w	r3, r7, #20
 80009d6:	4619      	mov	r1, r3
 80009d8:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <MX_GPIO_Init+0x110>)
 80009da:	f001 f95d 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB3_Pin */
  GPIO_InitStruct.Pin = DB3_Pin;
 80009de:	2308      	movs	r3, #8
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	2300      	movs	r3, #0
 80009ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DB3_GPIO_Port, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <MX_GPIO_Init+0x10c>)
 80009f6:	f001 f94f 	bl	8001c98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	bf00      	nop
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020400 	.word	0x40020400
 8000a0c:	40020000 	.word	0x40020000

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
}
 8000a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <Error_Handler+0x8>

08000a1c <LCD_BUS_WRITE>:
#include "st7565s_8080.h"

// Быстрая запись 8-бит на PB0..PB7
static inline void LCD_BUS_WRITE(uint8_t v) {
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	71fb      	strb	r3, [r7, #7]
  uint32_t odr = LCD_DATA_GPIO->ODR;
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <LCD_BUS_WRITE+0x34>)
 8000a28:	695b      	ldr	r3, [r3, #20]
 8000a2a:	60fb      	str	r3, [r7, #12]
  odr &= ~0x00FFu;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000a32:	60fb      	str	r3, [r7, #12]
  odr |= v;
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
  LCD_DATA_GPIO->ODR = odr;
 8000a3c:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <LCD_BUS_WRITE+0x34>)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	6153      	str	r3, [r2, #20]
}
 8000a42:	bf00      	nop
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40020400 	.word	0x40020400

08000a54 <CS_LOW>:

static inline void CS_LOW(void)  { HAL_GPIO_WritePin(LCD_CS_GPIO,  LCD_CS_PIN,  GPIO_PIN_RESET); }
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a5e:	4802      	ldr	r0, [pc, #8]	@ (8000a68 <CS_LOW+0x14>)
 8000a60:	f001 fa9e 	bl	8001fa0 <HAL_GPIO_WritePin>
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40020000 	.word	0x40020000

08000a6c <CS_HIGH>:
static inline void CS_HIGH(void) { HAL_GPIO_WritePin(LCD_CS_GPIO,  LCD_CS_PIN,  GPIO_PIN_SET);   }
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	2201      	movs	r2, #1
 8000a72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a76:	4802      	ldr	r0, [pc, #8]	@ (8000a80 <CS_HIGH+0x14>)
 8000a78:	f001 fa92 	bl	8001fa0 <HAL_GPIO_WritePin>
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40020000 	.word	0x40020000

08000a84 <RS_CMD>:
static inline void RS_CMD(void)  { HAL_GPIO_WritePin(LCD_RS_GPIO,  LCD_RS_PIN,  GPIO_PIN_RESET); }
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a8e:	4802      	ldr	r0, [pc, #8]	@ (8000a98 <RS_CMD+0x14>)
 8000a90:	f001 fa86 	bl	8001fa0 <HAL_GPIO_WritePin>
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40020000 	.word	0x40020000

08000a9c <RS_DATA>:
static inline void RS_DATA(void) { HAL_GPIO_WritePin(LCD_RS_GPIO,  LCD_RS_PIN,  GPIO_PIN_SET);   }
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000aa6:	4802      	ldr	r0, [pc, #8]	@ (8000ab0 <RS_DATA+0x14>)
 8000aa8:	f001 fa7a 	bl	8001fa0 <HAL_GPIO_WritePin>
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	40020000 	.word	0x40020000

08000ab4 <WR_STROBE>:

static inline void WR_STROBE(void){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_WR_GPIO, LCD_WR_PIN, GPIO_PIN_RESET);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000abe:	4806      	ldr	r0, [pc, #24]	@ (8000ad8 <WR_STROBE+0x24>)
 8000ac0:	f001 fa6e 	bl	8001fa0 <HAL_GPIO_WritePin>
  __NOP(); __NOP(); // >80 нс
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
  HAL_GPIO_WritePin(LCD_WR_GPIO, LCD_WR_PIN, GPIO_PIN_SET);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ace:	4802      	ldr	r0, [pc, #8]	@ (8000ad8 <WR_STROBE+0x24>)
 8000ad0:	f001 fa66 	bl	8001fa0 <HAL_GPIO_WritePin>
}
 8000ad4:	bf00      	nop
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40020000 	.word	0x40020000

08000adc <ST7565S_Reset>:

static void ST7565S_Reset(void){
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_RES_GPIO, LCD_RES_PIN, GPIO_PIN_RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ae6:	4808      	ldr	r0, [pc, #32]	@ (8000b08 <ST7565S_Reset+0x2c>)
 8000ae8:	f001 fa5a 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8000aec:	2002      	movs	r0, #2
 8000aee:	f000 ffc9 	bl	8001a84 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RES_GPIO, LCD_RES_PIN, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000af8:	4803      	ldr	r0, [pc, #12]	@ (8000b08 <ST7565S_Reset+0x2c>)
 8000afa:	f001 fa51 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000afe:	2005      	movs	r0, #5
 8000b00:	f000 ffc0 	bl	8001a84 <HAL_Delay>
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40020000 	.word	0x40020000

08000b0c <ST7565S_WriteByte>:

static void ST7565S_WriteByte(uint8_t v){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
  LCD_BUS_WRITE(v);
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff7f 	bl	8000a1c <LCD_BUS_WRITE>
  WR_STROBE();
 8000b1e:	f7ff ffc9 	bl	8000ab4 <WR_STROBE>
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <ST7565S_WriteCmd>:

void ST7565S_WriteCmd(uint8_t cmd){
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	4603      	mov	r3, r0
 8000b32:	71fb      	strb	r3, [r7, #7]
  RS_CMD();
 8000b34:	f7ff ffa6 	bl	8000a84 <RS_CMD>
  CS_LOW();
 8000b38:	f7ff ff8c 	bl	8000a54 <CS_LOW>
  ST7565S_WriteByte(cmd);
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff ffe4 	bl	8000b0c <ST7565S_WriteByte>
  CS_HIGH();
 8000b44:	f7ff ff92 	bl	8000a6c <CS_HIGH>
}
 8000b48:	bf00      	nop
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <ST7565S_WriteData>:

void ST7565S_WriteData(uint8_t data){
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	71fb      	strb	r3, [r7, #7]
  RS_DATA();
 8000b5a:	f7ff ff9f 	bl	8000a9c <RS_DATA>
  CS_LOW();
 8000b5e:	f7ff ff79 	bl	8000a54 <CS_LOW>
  ST7565S_WriteByte(data);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff ffd1 	bl	8000b0c <ST7565S_WriteByte>
  CS_HIGH();
 8000b6a:	f7ff ff7f 	bl	8000a6c <CS_HIGH>
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <ST7565S_SetAddress>:

void ST7565S_SetAddress(uint8_t page, uint8_t col){
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	460a      	mov	r2, r1
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	4613      	mov	r3, r2
 8000b84:	71bb      	strb	r3, [r7, #6]
  col += LCD_COL_OFFSET;
  ST7565S_WriteCmd(0xB0 | (page & 0x07));          // Page 0..7
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	f003 0307 	and.w	r3, r3, #7
 8000b8e:	b25b      	sxtb	r3, r3
 8000b90:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000b94:	b25b      	sxtb	r3, r3
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff ffc6 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0x10 | ((col >> 4) & 0x0F));    // Col high
 8000b9e:	79bb      	ldrb	r3, [r7, #6]
 8000ba0:	091b      	lsrs	r3, r3, #4
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	b25b      	sxtb	r3, r3
 8000ba6:	f043 0310 	orr.w	r3, r3, #16
 8000baa:	b25b      	sxtb	r3, r3
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ffbb 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0x00 | (col & 0x0F));           // Col low
 8000bb4:	79bb      	ldrb	r3, [r7, #6]
 8000bb6:	f003 030f 	and.w	r3, r3, #15
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ffb4 	bl	8000b2a <ST7565S_WriteCmd>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <ST7565S_Init>:

void ST7565S_Init(void){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
  // Линии в безопасные состояния (на случай, если CubeMX не успел)
  HAL_GPIO_WritePin(LCD_RD_GPIO,  LCD_RD_PIN,  GPIO_PIN_SET);   // /RD=HIGH
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bd8:	4836      	ldr	r0, [pc, #216]	@ (8000cb4 <ST7565S_Init+0xe8>)
 8000bda:	f001 f9e1 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WR_GPIO,  LCD_WR_PIN,  GPIO_PIN_SET);   // /WR=HIGH
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000be4:	4833      	ldr	r0, [pc, #204]	@ (8000cb4 <ST7565S_Init+0xe8>)
 8000be6:	f001 f9db 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_CS_GPIO,  LCD_CS_PIN,  GPIO_PIN_SET);   // /CS=HIGH
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bf0:	4830      	ldr	r0, [pc, #192]	@ (8000cb4 <ST7565S_Init+0xe8>)
 8000bf2:	f001 f9d5 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_RES_GPIO, LCD_RES_PIN, GPIO_PIN_SET);   // /RES=HIGH
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bfc:	482d      	ldr	r0, [pc, #180]	@ (8000cb4 <ST7565S_Init+0xe8>)
 8000bfe:	f001 f9cf 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_RS_GPIO,  LCD_RS_PIN,  GPIO_PIN_RESET); // RS=0
 8000c02:	2200      	movs	r2, #0
 8000c04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c08:	482a      	ldr	r0, [pc, #168]	@ (8000cb4 <ST7565S_Init+0xe8>)
 8000c0a:	f001 f9c9 	bl	8001fa0 <HAL_GPIO_WritePin>

  ST7565S_Reset();
 8000c0e:	f7ff ff65 	bl	8000adc <ST7565S_Reset>

  // Базовая инициализация
  ST7565S_WriteCmd(0xAE);       // Display OFF
 8000c12:	20ae      	movs	r0, #174	@ 0xae
 8000c14:	f7ff ff89 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0xE2);       // SW Reset
 8000c18:	20e2      	movs	r0, #226	@ 0xe2
 8000c1a:	f7ff ff86 	bl	8000b2a <ST7565S_WriteCmd>
  HAL_Delay(2);
 8000c1e:	2002      	movs	r0, #2
 8000c20:	f000 ff30 	bl	8001a84 <HAL_Delay>

  ST7565S_WriteCmd(0x40);       // Start line 0
 8000c24:	2040      	movs	r0, #64	@ 0x40
 8000c26:	f7ff ff80 	bl	8000b2a <ST7565S_WriteCmd>

#if LCD_MIRROR_X
  ST7565S_WriteCmd(0xA1);       // ADC reverse
#else
  ST7565S_WriteCmd(0xA0);       // ADC normal
 8000c2a:	20a0      	movs	r0, #160	@ 0xa0
 8000c2c:	f7ff ff7d 	bl	8000b2a <ST7565S_WriteCmd>
#endif

#if LCD_MIRROR_Y
  ST7565S_WriteCmd(0xC8);       // COM reverse
 8000c30:	20c8      	movs	r0, #200	@ 0xc8
 8000c32:	f7ff ff7a 	bl	8000b2a <ST7565S_WriteCmd>
#else
  ST7565S_WriteCmd(0xC0);       // COM normal
#endif

  ST7565S_WriteCmd(0xA2);       // Bias 1/9 (для 64 строк)
 8000c36:	20a2      	movs	r0, #162	@ 0xa2
 8000c38:	f7ff ff77 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0x2F);       // Power: Booster+Regulator+Follower ON
 8000c3c:	202f      	movs	r0, #47	@ 0x2f
 8000c3e:	f7ff ff74 	bl	8000b2a <ST7565S_WriteCmd>

  // Booster ratio (опц.)
  ST7565S_WriteCmd(0xF8);
 8000c42:	20f8      	movs	r0, #248	@ 0xf8
 8000c44:	f7ff ff71 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(LCD_BOOSTER_RATIO); // 0x00=4x, 0x01=5x, 0x03=6x
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f7ff ff6e 	bl	8000b2a <ST7565S_WriteCmd>

  // Резисторный делитель (контраст)
  ST7565S_WriteCmd(0x20 | (LCD_RESISTOR_RATIO & 0x07));
 8000c4e:	2027      	movs	r0, #39	@ 0x27
 8000c50:	f7ff ff6b 	bl	8000b2a <ST7565S_WriteCmd>

  // Electronic Volume (контраст)
  ST7565S_WriteCmd(0x81);
 8000c54:	2081      	movs	r0, #129	@ 0x81
 8000c56:	f7ff ff68 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(LCD_ELECT_VOLUME);
 8000c5a:	2018      	movs	r0, #24
 8000c5c:	f7ff ff65 	bl	8000b2a <ST7565S_WriteCmd>

  ST7565S_WriteCmd(0xA6);       // Normal (не инверсия)
 8000c60:	20a6      	movs	r0, #166	@ 0xa6
 8000c62:	f7ff ff62 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0xA4);       // RAM display (не All Points On)
 8000c66:	20a4      	movs	r0, #164	@ 0xa4
 8000c68:	f7ff ff5f 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0xAF);       // Display ON
 8000c6c:	20af      	movs	r0, #175	@ 0xaf
 8000c6e:	f7ff ff5c 	bl	8000b2a <ST7565S_WriteCmd>

  // Очистка
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000c72:	2300      	movs	r3, #0
 8000c74:	71fb      	strb	r3, [r7, #7]
 8000c76:	e014      	b.n	8000ca2 <ST7565S_Init+0xd6>
    ST7565S_SetAddress(p, 0);
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff7a 	bl	8000b76 <ST7565S_SetAddress>
    for (uint8_t x = 0; x < LCD_WIDTH; x++) ST7565S_WriteData(0x00);
 8000c82:	2300      	movs	r3, #0
 8000c84:	71bb      	strb	r3, [r7, #6]
 8000c86:	e005      	b.n	8000c94 <ST7565S_Init+0xc8>
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f7ff ff61 	bl	8000b50 <ST7565S_WriteData>
 8000c8e:	79bb      	ldrb	r3, [r7, #6]
 8000c90:	3301      	adds	r3, #1
 8000c92:	71bb      	strb	r3, [r7, #6]
 8000c94:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	daf5      	bge.n	8000c88 <ST7565S_Init+0xbc>
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	71fb      	strb	r3, [r7, #7]
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	2b07      	cmp	r3, #7
 8000ca6:	d9e7      	bls.n	8000c78 <ST7565S_Init+0xac>
  }
}
 8000ca8:	bf00      	nop
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40020000 	.word	0x40020000

08000cb8 <ST7565S_DrawBuffer>:
    ST7565S_SetAddress(p, 0);
    for (uint8_t x = 0; x < LCD_WIDTH; x++) ST7565S_WriteData(pattern);
  }
}

void ST7565S_DrawBuffer(const uint8_t* buf){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	73fb      	strb	r3, [r7, #15]
 8000cc4:	e01e      	b.n	8000d04 <ST7565S_DrawBuffer+0x4c>
    ST7565S_SetAddress(p, 0);
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff53 	bl	8000b76 <ST7565S_SetAddress>
    const uint8_t* line = buf + p*LCD_WIDTH;
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
 8000cd2:	01db      	lsls	r3, r3, #7
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	60bb      	str	r3, [r7, #8]
    for (uint8_t x = 0; x < LCD_WIDTH; x++) ST7565S_WriteData(line[x]);
 8000cdc:	2300      	movs	r3, #0
 8000cde:	73bb      	strb	r3, [r7, #14]
 8000ce0:	e009      	b.n	8000cf6 <ST7565S_DrawBuffer+0x3e>
 8000ce2:	7bbb      	ldrb	r3, [r7, #14]
 8000ce4:	68ba      	ldr	r2, [r7, #8]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ff30 	bl	8000b50 <ST7565S_WriteData>
 8000cf0:	7bbb      	ldrb	r3, [r7, #14]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	73bb      	strb	r3, [r7, #14]
 8000cf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	daf1      	bge.n	8000ce2 <ST7565S_DrawBuffer+0x2a>
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	3301      	adds	r3, #1
 8000d02:	73fb      	strb	r3, [r7, #15]
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	2b07      	cmp	r3, #7
 8000d08:	d9dd      	bls.n	8000cc6 <ST7565S_DrawBuffer+0xe>
  }
}
 8000d0a:	bf00      	nop
 8000d0c:	bf00      	nop
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <ST7565S_SetContrast>:

void ST7565S_SetContrast(uint8_t ev) { // 0..63 (0x00..0x3F)
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
  if (ev > 0x3F) ev = 0x3F;
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d22:	d901      	bls.n	8000d28 <ST7565S_SetContrast+0x14>
 8000d24:	233f      	movs	r3, #63	@ 0x3f
 8000d26:	71fb      	strb	r3, [r7, #7]
  ST7565S_WriteCmd(0x81);
 8000d28:	2081      	movs	r0, #129	@ 0x81
 8000d2a:	f7ff fefe 	bl	8000b2a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(ev);
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff fefa 	bl	8000b2a <ST7565S_WriteCmd>
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <GFX_DrawPixel>:
  {0x00,0x00,0x7F,0x00,0x00}, // 0x7C '|'
  {0x00,0x41,0x36,0x08,0x00}, // 0x7D '}'
  {0x10,0x08,0x08,0x10,0x08}, // 0x7E '~'
};

void GFX_DrawPixel(uint8_t* fb, int x, int y, bool color){
 8000d3e:	b480      	push	{r7}
 8000d40:	b087      	sub	sp, #28
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
 8000d4a:	70fb      	strb	r3, [r7, #3]
  if (!fb) return;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d038      	beq.n	8000dc4 <GFX_DrawPixel+0x86>
  if (x < 0 || y < 0 || x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	db37      	blt.n	8000dc8 <GFX_DrawPixel+0x8a>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	db34      	blt.n	8000dc8 <GFX_DrawPixel+0x8a>
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d62:	dc31      	bgt.n	8000dc8 <GFX_DrawPixel+0x8a>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d68:	dc2e      	bgt.n	8000dc8 <GFX_DrawPixel+0x8a>
  uint16_t idx = (y >> 3) * LCD_WIDTH + x;   // страница * ширина + колонка
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	10db      	asrs	r3, r3, #3
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	01db      	lsls	r3, r3, #7
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	4413      	add	r3, r2
 8000d7a:	82fb      	strh	r3, [r7, #22]
  uint8_t  m   = 1u << (y & 7);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	2201      	movs	r2, #1
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	757b      	strb	r3, [r7, #21]
  if (color) fb[idx] |= m;
 8000d8a:	78fb      	ldrb	r3, [r7, #3]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d00b      	beq.n	8000da8 <GFX_DrawPixel+0x6a>
 8000d90:	8afb      	ldrh	r3, [r7, #22]
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	4413      	add	r3, r2
 8000d96:	7819      	ldrb	r1, [r3, #0]
 8000d98:	8afb      	ldrh	r3, [r7, #22]
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	7d7a      	ldrb	r2, [r7, #21]
 8000da0:	430a      	orrs	r2, r1
 8000da2:	b2d2      	uxtb	r2, r2
 8000da4:	701a      	strb	r2, [r3, #0]
 8000da6:	e010      	b.n	8000dca <GFX_DrawPixel+0x8c>
  else       fb[idx] &= (uint8_t)~m;
 8000da8:	8afb      	ldrh	r3, [r7, #22]
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	4413      	add	r3, r2
 8000dae:	7819      	ldrb	r1, [r3, #0]
 8000db0:	7d7b      	ldrb	r3, [r7, #21]
 8000db2:	43db      	mvns	r3, r3
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	8afb      	ldrh	r3, [r7, #22]
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	4403      	add	r3, r0
 8000dbc:	400a      	ands	r2, r1
 8000dbe:	b2d2      	uxtb	r2, r2
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	e002      	b.n	8000dca <GFX_DrawPixel+0x8c>
  if (!fb) return;
 8000dc4:	bf00      	nop
 8000dc6:	e000      	b.n	8000dca <GFX_DrawPixel+0x8c>
  if (x < 0 || y < 0 || x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000dc8:	bf00      	nop
}
 8000dca:	371c      	adds	r7, #28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <GFX_DrawChar>:

void GFX_DrawChar(uint8_t* fb, int x, int y, char c, bool color){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b088      	sub	sp, #32
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
 8000de0:	70fb      	strb	r3, [r7, #3]
  if (c < 32 || c > 126) c = '?';
 8000de2:	78fb      	ldrb	r3, [r7, #3]
 8000de4:	2b1f      	cmp	r3, #31
 8000de6:	d902      	bls.n	8000dee <GFX_DrawChar+0x1a>
 8000de8:	78fb      	ldrb	r3, [r7, #3]
 8000dea:	2b7e      	cmp	r3, #126	@ 0x7e
 8000dec:	d901      	bls.n	8000df2 <GFX_DrawChar+0x1e>
 8000dee:	233f      	movs	r3, #63	@ 0x3f
 8000df0:	70fb      	strb	r3, [r7, #3]
  const uint8_t* g = font5x7[(uint8_t)c - 32];
 8000df2:	78fb      	ldrb	r3, [r7, #3]
 8000df4:	f1a3 0220 	sub.w	r2, r3, #32
 8000df8:	4613      	mov	r3, r2
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a19      	ldr	r2, [pc, #100]	@ (8000e64 <GFX_DrawChar+0x90>)
 8000e00:	4413      	add	r3, r2
 8000e02:	617b      	str	r3, [r7, #20]

  // Столбцы 0..4
  for (int col = 0; col < 5; col++){
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
 8000e08:	e023      	b.n	8000e52 <GFX_DrawChar+0x7e>
    uint8_t line = g[col];
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	697a      	ldr	r2, [r7, #20]
 8000e0e:	4413      	add	r3, r2
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++){
 8000e14:	2300      	movs	r3, #0
 8000e16:	61bb      	str	r3, [r7, #24]
 8000e18:	e015      	b.n	8000e46 <GFX_DrawChar+0x72>
      if (line & (1u << row)){
 8000e1a:	7cfa      	ldrb	r2, [r7, #19]
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d00a      	beq.n	8000e40 <GFX_DrawChar+0x6c>
        GFX_DrawPixel(fb, x + col, y + row, color);
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	18d1      	adds	r1, r2, r3
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	441a      	add	r2, r3
 8000e36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000e3a:	68f8      	ldr	r0, [r7, #12]
 8000e3c:	f7ff ff7f 	bl	8000d3e <GFX_DrawPixel>
    for (int row = 0; row < 7; row++){
 8000e40:	69bb      	ldr	r3, [r7, #24]
 8000e42:	3301      	adds	r3, #1
 8000e44:	61bb      	str	r3, [r7, #24]
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	2b06      	cmp	r3, #6
 8000e4a:	dde6      	ble.n	8000e1a <GFX_DrawChar+0x46>
  for (int col = 0; col < 5; col++){
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	61fb      	str	r3, [r7, #28]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	2b04      	cmp	r3, #4
 8000e56:	ddd8      	ble.n	8000e0a <GFX_DrawChar+0x36>
    }
  }
  // Межсимвольный зазор 1px
  // Можно очистить фон: закомментируйте/раскомментируйте строку ниже при желании:
  // for (int row=0; row<7; row++) GFX_DrawPixel(fb, x+5, y+row, 0);
}
 8000e58:	bf00      	nop
 8000e5a:	bf00      	nop
 8000e5c:	3720      	adds	r7, #32
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	08003c5c 	.word	0x08003c5c

08000e68 <GFX_DrawString>:

void GFX_DrawString(uint8_t* fb, int x, int y, const char* s, bool color){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af02      	add	r7, sp, #8
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
 8000e74:	603b      	str	r3, [r7, #0]
  if (!s) return;
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d025      	beq.n	8000ec8 <GFX_DrawString+0x60>
  int cx = x;
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	617b      	str	r3, [r7, #20]
  while (*s){
 8000e80:	e01d      	b.n	8000ebe <GFX_DrawString+0x56>
    if (*s == '\n'){ cx = x; y += 8; s++; continue; }
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b0a      	cmp	r3, #10
 8000e88:	d108      	bne.n	8000e9c <GFX_DrawString+0x34>
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	3308      	adds	r3, #8
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	3301      	adds	r3, #1
 8000e98:	603b      	str	r3, [r7, #0]
 8000e9a:	e010      	b.n	8000ebe <GFX_DrawString+0x56>
    GFX_DrawChar(fb, cx, y, *s, color);
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	781a      	ldrb	r2, [r3, #0]
 8000ea0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	6979      	ldr	r1, [r7, #20]
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f7ff ff91 	bl	8000dd4 <GFX_DrawChar>
    cx += 6; // 5 ширина + 1 зазор
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	3306      	adds	r3, #6
 8000eb6:	617b      	str	r3, [r7, #20]
    s++;
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	603b      	str	r3, [r7, #0]
  while (*s){
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1dd      	bne.n	8000e82 <GFX_DrawString+0x1a>
 8000ec6:	e000      	b.n	8000eca <GFX_DrawString+0x62>
  if (!s) return;
 8000ec8:	bf00      	nop
  }
}
 8000eca:	3718      	adds	r7, #24
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <GFX_TextWidth>:

int GFX_TextWidth(const char* s, uint8_t scale){
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	70fb      	strb	r3, [r7, #3]
  if (!s) return 0;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d101      	bne.n	8000ee6 <GFX_TextWidth+0x16>
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	e01c      	b.n	8000f20 <GFX_TextWidth+0x50>
  int n = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
  for (const char* p = s; *p; ++p){
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	e009      	b.n	8000f04 <GFX_TextWidth+0x34>
    if (*p == '\n') break;
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b0a      	cmp	r3, #10
 8000ef6:	d00a      	beq.n	8000f0e <GFX_TextWidth+0x3e>
    n++;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	3301      	adds	r3, #1
 8000efc:	60fb      	str	r3, [r7, #12]
  for (const char* p = s; *p; ++p){
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	3301      	adds	r3, #1
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d1f1      	bne.n	8000ef0 <GFX_TextWidth+0x20>
 8000f0c:	e000      	b.n	8000f10 <GFX_TextWidth+0x40>
    if (*p == '\n') break;
 8000f0e:	bf00      	nop
  }
  return n * 6 * (int)scale; // 5px символ + 1px зазор
 8000f10:	78fb      	ldrb	r3, [r7, #3]
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	fb03 f202 	mul.w	r2, r3, r2
 8000f18:	4613      	mov	r3, r2
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	4413      	add	r3, r2
 8000f1e:	005b      	lsls	r3, r3, #1
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <GFX_DrawCharScaled>:

void GFX_DrawCharScaled(uint8_t* fb, int x, int y, char c, bool color, uint8_t scale){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	@ 0x30
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
 8000f38:	70fb      	strb	r3, [r7, #3]
  if (scale <= 1){ GFX_DrawChar(fb, x, y, c, color); return; }
 8000f3a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d80a      	bhi.n	8000f58 <GFX_DrawCharScaled+0x2c>
 8000f42:	78fa      	ldrb	r2, [r7, #3]
 8000f44:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	68b9      	ldr	r1, [r7, #8]
 8000f50:	68f8      	ldr	r0, [r7, #12]
 8000f52:	f7ff ff3f 	bl	8000dd4 <GFX_DrawChar>
 8000f56:	e05c      	b.n	8001012 <GFX_DrawCharScaled+0xe6>
  if (c < 32 || c > 126) c = '?';
 8000f58:	78fb      	ldrb	r3, [r7, #3]
 8000f5a:	2b1f      	cmp	r3, #31
 8000f5c:	d902      	bls.n	8000f64 <GFX_DrawCharScaled+0x38>
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	2b7e      	cmp	r3, #126	@ 0x7e
 8000f62:	d901      	bls.n	8000f68 <GFX_DrawCharScaled+0x3c>
 8000f64:	233f      	movs	r3, #63	@ 0x3f
 8000f66:	70fb      	strb	r3, [r7, #3]
  extern const uint8_t font5x7[95][5]; // объявление шрифта
  const uint8_t* g = font5x7[(uint8_t)c - 32];
 8000f68:	78fb      	ldrb	r3, [r7, #3]
 8000f6a:	f1a3 0220 	sub.w	r2, r3, #32
 8000f6e:	4613      	mov	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4413      	add	r3, r2
 8000f74:	4a28      	ldr	r2, [pc, #160]	@ (8001018 <GFX_DrawCharScaled+0xec>)
 8000f76:	4413      	add	r3, r2
 8000f78:	617b      	str	r3, [r7, #20]

  for (int col = 0; col < 5; col++){
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f7e:	e045      	b.n	800100c <GFX_DrawCharScaled+0xe0>
    uint8_t line = g[col];
 8000f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	4413      	add	r3, r2
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++){
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	623b      	str	r3, [r7, #32]
 8000f8e:	e037      	b.n	8001000 <GFX_DrawCharScaled+0xd4>
      if (line & (1u << row)){
 8000f90:	7cfa      	ldrb	r2, [r7, #19]
 8000f92:	6a3b      	ldr	r3, [r7, #32]
 8000f94:	fa22 f303 	lsr.w	r3, r2, r3
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d02c      	beq.n	8000ffa <GFX_DrawCharScaled+0xce>
        // масштабируем пиксель в блок scale x scale
        for (int dy = 0; dy < scale; dy++){
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
 8000fa4:	e024      	b.n	8000ff0 <GFX_DrawCharScaled+0xc4>
          for (int dx = 0; dx < scale; dx++){
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61bb      	str	r3, [r7, #24]
 8000faa:	e019      	b.n	8000fe0 <GFX_DrawCharScaled+0xb4>
            GFX_DrawPixel(fb, x + col*scale + dx, y + row*scale + dy, color);
 8000fac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000fb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fb2:	fb03 f202 	mul.w	r2, r3, r2
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	441a      	add	r2, r3
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	18d1      	adds	r1, r2, r3
 8000fbe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000fc2:	6a3a      	ldr	r2, [r7, #32]
 8000fc4:	fb03 f202 	mul.w	r2, r3, r2
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	441a      	add	r2, r3
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	441a      	add	r2, r3
 8000fd0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f7ff feb2 	bl	8000d3e <GFX_DrawPixel>
          for (int dx = 0; dx < scale; dx++){
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	61bb      	str	r3, [r7, #24]
 8000fe0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	dbe0      	blt.n	8000fac <GFX_DrawCharScaled+0x80>
        for (int dy = 0; dy < scale; dy++){
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	3301      	adds	r3, #1
 8000fee:	61fb      	str	r3, [r7, #28]
 8000ff0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000ff4:	69fa      	ldr	r2, [r7, #28]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	dbd5      	blt.n	8000fa6 <GFX_DrawCharScaled+0x7a>
    for (int row = 0; row < 7; row++){
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	623b      	str	r3, [r7, #32]
 8001000:	6a3b      	ldr	r3, [r7, #32]
 8001002:	2b06      	cmp	r3, #6
 8001004:	ddc4      	ble.n	8000f90 <GFX_DrawCharScaled+0x64>
  for (int col = 0; col < 5; col++){
 8001006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001008:	3301      	adds	r3, #1
 800100a:	627b      	str	r3, [r7, #36]	@ 0x24
 800100c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100e:	2b04      	cmp	r3, #4
 8001010:	ddb6      	ble.n	8000f80 <GFX_DrawCharScaled+0x54>
          }
        }
      }
    }
  }
}
 8001012:	3728      	adds	r7, #40	@ 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	08003c5c 	.word	0x08003c5c

0800101c <GFX_DrawStringScaled>:

void GFX_DrawStringScaled(uint8_t* fb, int x, int y, const char* s, bool color, uint8_t scale){
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af02      	add	r7, sp, #8
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
 8001028:	603b      	str	r3, [r7, #0]
  if (!s) return;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <GFX_DrawStringScaled+0x7a>
  int cx = x;
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	617b      	str	r3, [r7, #20]
  while (*s){
 8001034:	e02a      	b.n	800108c <GFX_DrawStringScaled+0x70>
    if (*s == '\n'){ cx = x; y += (8 * scale); s++; continue; }
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b0a      	cmp	r3, #10
 800103c:	d10b      	bne.n	8001056 <GFX_DrawStringScaled+0x3a>
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	617b      	str	r3, [r7, #20]
 8001042:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	4413      	add	r3, r2
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	3301      	adds	r3, #1
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	e01a      	b.n	800108c <GFX_DrawStringScaled+0x70>
    GFX_DrawCharScaled(fb, cx, y, *s, color, scale);
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	781a      	ldrb	r2, [r3, #0]
 800105a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	4613      	mov	r3, r2
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	6979      	ldr	r1, [r7, #20]
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f7ff ff5d 	bl	8000f2c <GFX_DrawCharScaled>
    cx += (6 * scale); // 5px + 1px зазор, умноженное на scale
 8001072:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	461a      	mov	r2, r3
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	4413      	add	r3, r2
 8001084:	617b      	str	r3, [r7, #20]
    s++;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	3301      	adds	r3, #1
 800108a:	603b      	str	r3, [r7, #0]
  while (*s){
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1d0      	bne.n	8001036 <GFX_DrawStringScaled+0x1a>
 8001094:	e000      	b.n	8001098 <GFX_DrawStringScaled+0x7c>
  if (!s) return;
 8001096:	bf00      	nop
  }
}
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <GFX_DrawGlyph6x8>:
static const uint8_t RU_U_CAP[6]   = {0x07,0x48,0x48,0x48,0x3F,0x00}; // У (U+0423): левая диагональ + правая стойка, короткий «хвостик» слева внизу
static const uint8_t RU_BE_CAP[6]  = {0x7F,0x49,0x49,0x49,0x39,0x00}; // Б (U+0411): левая стойка + верхняя полка и «пузико»


// Быстрый 6x8 рендер (масштаб)
void GFX_DrawGlyph6x8(uint8_t* fb, int x, int y, const uint8_t col[6], bool color, uint8_t scale){
 800109e:	b580      	push	{r7, lr}
 80010a0:	b08c      	sub	sp, #48	@ 0x30
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
 80010aa:	603b      	str	r3, [r7, #0]
  if (!fb || !col) return;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d07e      	beq.n	80011b0 <GFX_DrawGlyph6x8+0x112>
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d07b      	beq.n	80011b0 <GFX_DrawGlyph6x8+0x112>
  if (scale <= 1){
 80010b8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d82a      	bhi.n	8001116 <GFX_DrawGlyph6x8+0x78>
    for (int cx=0; cx<6; ++cx){
 80010c0:	2300      	movs	r3, #0
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010c4:	e023      	b.n	800110e <GFX_DrawGlyph6x8+0x70>
      uint8_t bits = col[cx];
 80010c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	4413      	add	r3, r2
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	75bb      	strb	r3, [r7, #22]
      for (int ry=0; ry<8; ++ry) if (bits & (1u<<ry)) GFX_DrawPixel(fb, x+cx, y+ry, color);
 80010d0:	2300      	movs	r3, #0
 80010d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010d4:	e015      	b.n	8001102 <GFX_DrawGlyph6x8+0x64>
 80010d6:	7dba      	ldrb	r2, [r7, #22]
 80010d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010da:	fa22 f303 	lsr.w	r3, r2, r3
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d00a      	beq.n	80010fc <GFX_DrawGlyph6x8+0x5e>
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ea:	18d1      	adds	r1, r2, r3
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010f0:	441a      	add	r2, r3
 80010f2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f7ff fe21 	bl	8000d3e <GFX_DrawPixel>
 80010fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010fe:	3301      	adds	r3, #1
 8001100:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001104:	2b07      	cmp	r3, #7
 8001106:	dde6      	ble.n	80010d6 <GFX_DrawGlyph6x8+0x38>
    for (int cx=0; cx<6; ++cx){
 8001108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800110a:	3301      	adds	r3, #1
 800110c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800110e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001110:	2b05      	cmp	r3, #5
 8001112:	ddd8      	ble.n	80010c6 <GFX_DrawGlyph6x8+0x28>
 8001114:	e04d      	b.n	80011b2 <GFX_DrawGlyph6x8+0x114>
    }
  }else{
    for (int cx=0; cx<6; ++cx){
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
 800111a:	e045      	b.n	80011a8 <GFX_DrawGlyph6x8+0x10a>
      uint8_t bits = col[cx];
 800111c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	4413      	add	r3, r2
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	75fb      	strb	r3, [r7, #23]
      for (int ry=0; ry<8; ++ry) if (bits & (1u<<ry))
 8001126:	2300      	movs	r3, #0
 8001128:	623b      	str	r3, [r7, #32]
 800112a:	e037      	b.n	800119c <GFX_DrawGlyph6x8+0xfe>
 800112c:	7dfa      	ldrb	r2, [r7, #23]
 800112e:	6a3b      	ldr	r3, [r7, #32]
 8001130:	fa22 f303 	lsr.w	r3, r2, r3
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	2b00      	cmp	r3, #0
 800113a:	d02c      	beq.n	8001196 <GFX_DrawGlyph6x8+0xf8>
        for (int dy=0; dy<scale; ++dy)
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
 8001140:	e024      	b.n	800118c <GFX_DrawGlyph6x8+0xee>
          for (int dx=0; dx<scale; ++dx)
 8001142:	2300      	movs	r3, #0
 8001144:	61bb      	str	r3, [r7, #24]
 8001146:	e019      	b.n	800117c <GFX_DrawGlyph6x8+0xde>
            GFX_DrawPixel(fb, x + cx*scale + dx, y + ry*scale + dy, color);
 8001148:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800114c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800114e:	fb03 f202 	mul.w	r2, r3, r2
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	441a      	add	r2, r3
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	18d1      	adds	r1, r2, r3
 800115a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800115e:	6a3a      	ldr	r2, [r7, #32]
 8001160:	fb03 f202 	mul.w	r2, r3, r2
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	441a      	add	r2, r3
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	441a      	add	r2, r3
 800116c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff fde4 	bl	8000d3e <GFX_DrawPixel>
          for (int dx=0; dx<scale; ++dx)
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	3301      	adds	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
 800117c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	429a      	cmp	r2, r3
 8001184:	dbe0      	blt.n	8001148 <GFX_DrawGlyph6x8+0xaa>
        for (int dy=0; dy<scale; ++dy)
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	3301      	adds	r3, #1
 800118a:	61fb      	str	r3, [r7, #28]
 800118c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001190:	69fa      	ldr	r2, [r7, #28]
 8001192:	429a      	cmp	r2, r3
 8001194:	dbd5      	blt.n	8001142 <GFX_DrawGlyph6x8+0xa4>
      for (int ry=0; ry<8; ++ry) if (bits & (1u<<ry))
 8001196:	6a3b      	ldr	r3, [r7, #32]
 8001198:	3301      	adds	r3, #1
 800119a:	623b      	str	r3, [r7, #32]
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	2b07      	cmp	r3, #7
 80011a0:	ddc4      	ble.n	800112c <GFX_DrawGlyph6x8+0x8e>
    for (int cx=0; cx<6; ++cx){
 80011a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a4:	3301      	adds	r3, #1
 80011a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	2b05      	cmp	r3, #5
 80011ac:	ddb6      	ble.n	800111c <GFX_DrawGlyph6x8+0x7e>
 80011ae:	e000      	b.n	80011b2 <GFX_DrawGlyph6x8+0x114>
  if (!fb || !col) return;
 80011b0:	bf00      	nop
    }
  }
}
 80011b2:	3730      	adds	r7, #48	@ 0x30
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <utf8_next>:

// Простейший декодер UTF-8: ASCII + кириллица (двухбайтовые D0/D1)
static const char* utf8_next(const char* s, uint32_t* cp){
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  if (!s || !*s){ *cp = 0; return s; }
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d003      	beq.n	80011d0 <utf8_next+0x18>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d104      	bne.n	80011da <utf8_next+0x22>
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	e03c      	b.n	8001254 <utf8_next+0x9c>
  const uint8_t *p = (const uint8_t*)s;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	60fb      	str	r3, [r7, #12]
  if (*p < 0x80){ *cp = *p; return (const char*)(p+1); }
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	db07      	blt.n	80011f8 <utf8_next+0x40>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	3301      	adds	r3, #1
 80011f6:	e02d      	b.n	8001254 <utf8_next+0x9c>
  if ((p[0] == 0xD0) || (p[0] == 0xD1)){
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2bd0      	cmp	r3, #208	@ 0xd0
 80011fe:	d003      	beq.n	8001208 <utf8_next+0x50>
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2bd1      	cmp	r3, #209	@ 0xd1
 8001206:	d120      	bne.n	800124a <utf8_next+0x92>
    uint8_t b1 = p[0], b2 = p[1];
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	72fb      	strb	r3, [r7, #11]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	3301      	adds	r3, #1
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	72bb      	strb	r3, [r7, #10]
    if (b2 >= 0x80 && b2 <= 0xBF){
 8001216:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800121a:	2b00      	cmp	r3, #0
 800121c:	da15      	bge.n	800124a <utf8_next+0x92>
 800121e:	7abb      	ldrb	r3, [r7, #10]
 8001220:	2bbf      	cmp	r3, #191	@ 0xbf
 8001222:	d812      	bhi.n	800124a <utf8_next+0x92>
      if (b1 == 0xD0) *cp = 0x0400 + (b2 - 0x80);
 8001224:	7afb      	ldrb	r3, [r7, #11]
 8001226:	2bd0      	cmp	r3, #208	@ 0xd0
 8001228:	d106      	bne.n	8001238 <utf8_next+0x80>
 800122a:	7abb      	ldrb	r3, [r7, #10]
 800122c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8001230:	461a      	mov	r2, r3
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	e005      	b.n	8001244 <utf8_next+0x8c>
      else            *cp = 0x0440 + (b2 - 0x80);
 8001238:	7abb      	ldrb	r3, [r7, #10]
 800123a:	f503 7370 	add.w	r3, r3, #960	@ 0x3c0
 800123e:	461a      	mov	r2, r3
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	601a      	str	r2, [r3, #0]
      return (const char*)(p+2);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	3302      	adds	r3, #2
 8001248:	e004      	b.n	8001254 <utf8_next+0x9c>
    }
  }
  *cp = '?'; return (const char*)(p+1);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	223f      	movs	r2, #63	@ 0x3f
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	3301      	adds	r3, #1
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <ru_to_ascii_lookalike>:

// ASCII "похожие" глифы (возвращает ASCII-символ или 0)
static char ru_to_ascii_lookalike(uint32_t u){
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  switch (u){
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 800126e:	2b35      	cmp	r3, #53	@ 0x35
 8001270:	f200 80a2 	bhi.w	80013b8 <ru_to_ascii_lookalike+0x158>
 8001274:	a201      	add	r2, pc, #4	@ (adr r2, 800127c <ru_to_ascii_lookalike+0x1c>)
 8001276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127a:	bf00      	nop
 800127c:	08001355 	.word	0x08001355
 8001280:	08001385 	.word	0x08001385
 8001284:	08001359 	.word	0x08001359
 8001288:	080013b9 	.word	0x080013b9
 800128c:	080013b9 	.word	0x080013b9
 8001290:	0800135d 	.word	0x0800135d
 8001294:	080013b9 	.word	0x080013b9
 8001298:	080013b9 	.word	0x080013b9
 800129c:	080013b9 	.word	0x080013b9
 80012a0:	080013b9 	.word	0x080013b9
 80012a4:	08001361 	.word	0x08001361
 80012a8:	080013b9 	.word	0x080013b9
 80012ac:	08001365 	.word	0x08001365
 80012b0:	08001369 	.word	0x08001369
 80012b4:	0800136d 	.word	0x0800136d
 80012b8:	080013b9 	.word	0x080013b9
 80012bc:	08001371 	.word	0x08001371
 80012c0:	08001375 	.word	0x08001375
 80012c4:	08001379 	.word	0x08001379
 80012c8:	08001381 	.word	0x08001381
 80012cc:	080013b9 	.word	0x080013b9
 80012d0:	0800137d 	.word	0x0800137d
 80012d4:	080013b9 	.word	0x080013b9
 80012d8:	080013b9 	.word	0x080013b9
 80012dc:	080013b9 	.word	0x080013b9
 80012e0:	080013b9 	.word	0x080013b9
 80012e4:	080013b9 	.word	0x080013b9
 80012e8:	080013b9 	.word	0x080013b9
 80012ec:	080013b9 	.word	0x080013b9
 80012f0:	080013b9 	.word	0x080013b9
 80012f4:	080013b9 	.word	0x080013b9
 80012f8:	080013b9 	.word	0x080013b9
 80012fc:	08001389 	.word	0x08001389
 8001300:	080013b9 	.word	0x080013b9
 8001304:	080013b5 	.word	0x080013b5
 8001308:	080013b9 	.word	0x080013b9
 800130c:	080013b9 	.word	0x080013b9
 8001310:	0800138d 	.word	0x0800138d
 8001314:	080013b9 	.word	0x080013b9
 8001318:	080013b9 	.word	0x080013b9
 800131c:	080013b9 	.word	0x080013b9
 8001320:	080013b9 	.word	0x080013b9
 8001324:	08001391 	.word	0x08001391
 8001328:	080013b9 	.word	0x080013b9
 800132c:	08001395 	.word	0x08001395
 8001330:	08001399 	.word	0x08001399
 8001334:	0800139d 	.word	0x0800139d
 8001338:	080013b9 	.word	0x080013b9
 800133c:	080013a1 	.word	0x080013a1
 8001340:	080013a5 	.word	0x080013a5
 8001344:	080013a9 	.word	0x080013a9
 8001348:	080013b1 	.word	0x080013b1
 800134c:	080013b9 	.word	0x080013b9
 8001350:	080013ad 	.word	0x080013ad
    // Верхний регистр
    case 0x0410: return 'A'; // А
 8001354:	2341      	movs	r3, #65	@ 0x41
 8001356:	e030      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0412: return 'B'; // В
 8001358:	2342      	movs	r3, #66	@ 0x42
 800135a:	e02e      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0415: return 'E'; // Е
 800135c:	2345      	movs	r3, #69	@ 0x45
 800135e:	e02c      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x041A: return 'K'; // К
 8001360:	234b      	movs	r3, #75	@ 0x4b
 8001362:	e02a      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x041C: return 'M'; // М
 8001364:	234d      	movs	r3, #77	@ 0x4d
 8001366:	e028      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x041D: return 'H'; // Н
 8001368:	2348      	movs	r3, #72	@ 0x48
 800136a:	e026      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x041E: return 'O'; // О
 800136c:	234f      	movs	r3, #79	@ 0x4f
 800136e:	e024      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0420: return 'P'; // Р
 8001370:	2350      	movs	r3, #80	@ 0x50
 8001372:	e022      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0421: return 'C'; // С
 8001374:	2343      	movs	r3, #67	@ 0x43
 8001376:	e020      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0422: return 'T'; // Т
 8001378:	2354      	movs	r3, #84	@ 0x54
 800137a:	e01e      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0425: return 'X'; // Х
 800137c:	2358      	movs	r3, #88	@ 0x58
 800137e:	e01c      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0423: return 'Y'; // У ≈ Y
 8001380:	2359      	movs	r3, #89	@ 0x59
 8001382:	e01a      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0411: return 'B'; // Б ~ B (приближенно)
 8001384:	2342      	movs	r3, #66	@ 0x42
 8001386:	e018      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    // Нижний регистр — если пригодится позже
    case 0x0430: return 'a'; // а
 8001388:	2361      	movs	r3, #97	@ 0x61
 800138a:	e016      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0435: return 'e'; // е
 800138c:	2365      	movs	r3, #101	@ 0x65
 800138e:	e014      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x043A: return 'k'; // к
 8001390:	236b      	movs	r3, #107	@ 0x6b
 8001392:	e012      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x043C: return 'm'; // м
 8001394:	236d      	movs	r3, #109	@ 0x6d
 8001396:	e010      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x043D: return 'h'; // н
 8001398:	2368      	movs	r3, #104	@ 0x68
 800139a:	e00e      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x043E: return 'o'; // о
 800139c:	236f      	movs	r3, #111	@ 0x6f
 800139e:	e00c      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0440: return 'p'; // р
 80013a0:	2370      	movs	r3, #112	@ 0x70
 80013a2:	e00a      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0441: return 'c'; // с
 80013a4:	2363      	movs	r3, #99	@ 0x63
 80013a6:	e008      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0442: return 't'; // т
 80013a8:	2374      	movs	r3, #116	@ 0x74
 80013aa:	e006      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0445: return 'x'; // х
 80013ac:	2378      	movs	r3, #120	@ 0x78
 80013ae:	e004      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0443: return 'y'; // у
 80013b0:	2379      	movs	r3, #121	@ 0x79
 80013b2:	e002      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    case 0x0432: return 'b'; // в ~ b
 80013b4:	2362      	movs	r3, #98	@ 0x62
 80013b6:	e000      	b.n	80013ba <ru_to_ascii_lookalike+0x15a>
    default: return 0;
 80013b8:	2300      	movs	r3, #0
  }
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop

080013c8 <draw_ru_cap_custom>:

// Рисуем один RU-символ верхнего регистра нашими глифами (если есть)
static bool draw_ru_cap_custom(uint8_t* fb, int x, int y, uint32_t u, bool color, uint8_t scale){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
 80013d4:	603b      	str	r3, [r7, #0]
  switch (u){
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	f2a3 4311 	subw	r3, r3, #1041	@ 0x411
 80013dc:	2b1e      	cmp	r3, #30
 80013de:	f200 80c5 	bhi.w	800156c <draw_ru_cap_custom+0x1a4>
 80013e2:	a201      	add	r2, pc, #4	@ (adr r2, 80013e8 <draw_ru_cap_custom+0x20>)
 80013e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e8:	080014f5 	.word	0x080014f5
 80013ec:	0800156d 	.word	0x0800156d
 80013f0:	0800153d 	.word	0x0800153d
 80013f4:	08001465 	.word	0x08001465
 80013f8:	0800156d 	.word	0x0800156d
 80013fc:	0800156d 	.word	0x0800156d
 8001400:	0800156d 	.word	0x0800156d
 8001404:	0800147d 	.word	0x0800147d
 8001408:	0800156d 	.word	0x0800156d
 800140c:	0800156d 	.word	0x0800156d
 8001410:	08001525 	.word	0x08001525
 8001414:	0800156d 	.word	0x0800156d
 8001418:	0800156d 	.word	0x0800156d
 800141c:	0800156d 	.word	0x0800156d
 8001420:	080014ad 	.word	0x080014ad
 8001424:	0800156d 	.word	0x0800156d
 8001428:	0800156d 	.word	0x0800156d
 800142c:	0800156d 	.word	0x0800156d
 8001430:	080014dd 	.word	0x080014dd
 8001434:	0800156d 	.word	0x0800156d
 8001438:	0800156d 	.word	0x0800156d
 800143c:	08001555 	.word	0x08001555
 8001440:	080014c5 	.word	0x080014c5
 8001444:	0800156d 	.word	0x0800156d
 8001448:	0800156d 	.word	0x0800156d
 800144c:	0800156d 	.word	0x0800156d
 8001450:	0800156d 	.word	0x0800156d
 8001454:	08001495 	.word	0x08001495
 8001458:	0800156d 	.word	0x0800156d
 800145c:	0800156d 	.word	0x0800156d
 8001460:	0800150d 	.word	0x0800150d
  	case 0x0414: GFX_DrawGlyph6x8(fb, x,y, RU_D_CAP,    color, scale); return true; // Д
 8001464:	7f3b      	ldrb	r3, [r7, #28]
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	7e3b      	ldrb	r3, [r7, #24]
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	4b42      	ldr	r3, [pc, #264]	@ (8001578 <draw_ru_cap_custom+0x1b0>)
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f7ff fe13 	bl	800109e <GFX_DrawGlyph6x8>
 8001478:	2301      	movs	r3, #1
 800147a:	e078      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x0418: GFX_DrawGlyph6x8(fb, x,y, RU_I_CAP,    color, scale); return true; // И
 800147c:	7f3b      	ldrb	r3, [r7, #28]
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	7e3b      	ldrb	r3, [r7, #24]
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	4b3d      	ldr	r3, [pc, #244]	@ (800157c <draw_ru_cap_custom+0x1b4>)
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	f7ff fe07 	bl	800109e <GFX_DrawGlyph6x8>
 8001490:	2301      	movs	r3, #1
 8001492:	e06c      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x042C: GFX_DrawGlyph6x8(fb, x,y, RU_SOFT_CAP, color, scale); return true; // Ь
 8001494:	7f3b      	ldrb	r3, [r7, #28]
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	7e3b      	ldrb	r3, [r7, #24]
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	4b38      	ldr	r3, [pc, #224]	@ (8001580 <draw_ru_cap_custom+0x1b8>)
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f7ff fdfb 	bl	800109e <GFX_DrawGlyph6x8>
 80014a8:	2301      	movs	r3, #1
 80014aa:	e060      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x041F: GFX_DrawGlyph6x8(fb, x,y, RU_P_CAP,   color, scale); return true; // П
 80014ac:	7f3b      	ldrb	r3, [r7, #28]
 80014ae:	9301      	str	r3, [sp, #4]
 80014b0:	7e3b      	ldrb	r3, [r7, #24]
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	4b33      	ldr	r3, [pc, #204]	@ (8001584 <draw_ru_cap_custom+0x1bc>)
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68b9      	ldr	r1, [r7, #8]
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f7ff fdef 	bl	800109e <GFX_DrawGlyph6x8>
 80014c0:	2301      	movs	r3, #1
 80014c2:	e054      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x0427: GFX_DrawGlyph6x8(fb, x,y, RU_CH_CAP,  color, scale); return true; // Ч
 80014c4:	7f3b      	ldrb	r3, [r7, #28]
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	7e3b      	ldrb	r3, [r7, #24]
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001588 <draw_ru_cap_custom+0x1c0>)
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	68b9      	ldr	r1, [r7, #8]
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f7ff fde3 	bl	800109e <GFX_DrawGlyph6x8>
 80014d8:	2301      	movs	r3, #1
 80014da:	e048      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x0423: GFX_DrawGlyph6x8(fb, x,y, RU_U_CAP,   color, scale); return true; // У
 80014dc:	7f3b      	ldrb	r3, [r7, #28]
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	7e3b      	ldrb	r3, [r7, #24]
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	4b29      	ldr	r3, [pc, #164]	@ (800158c <draw_ru_cap_custom+0x1c4>)
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f7ff fdd7 	bl	800109e <GFX_DrawGlyph6x8>
 80014f0:	2301      	movs	r3, #1
 80014f2:	e03c      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x0411: GFX_DrawGlyph6x8(fb, x,y, RU_BE_CAP,  color, scale); return true; // Б
 80014f4:	7f3b      	ldrb	r3, [r7, #28]
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	7e3b      	ldrb	r3, [r7, #24]
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <draw_ru_cap_custom+0x1c8>)
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	68b9      	ldr	r1, [r7, #8]
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f7ff fdcb 	bl	800109e <GFX_DrawGlyph6x8>
 8001508:	2301      	movs	r3, #1
 800150a:	e030      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x042F: GFX_DrawGlyph6x8(fb, x,y, RU_YA_CAP,  color, scale); return true; // Я
 800150c:	7f3b      	ldrb	r3, [r7, #28]
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	7e3b      	ldrb	r3, [r7, #24]
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <draw_ru_cap_custom+0x1cc>)
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	68f8      	ldr	r0, [r7, #12]
 800151c:	f7ff fdbf 	bl	800109e <GFX_DrawGlyph6x8>
 8001520:	2301      	movs	r3, #1
 8001522:	e024      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x041B: GFX_DrawGlyph6x8(fb, x,y, RU_L_CAP,   color, scale); return true; // Л
 8001524:	7f3b      	ldrb	r3, [r7, #28]
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	7e3b      	ldrb	r3, [r7, #24]
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4b1a      	ldr	r3, [pc, #104]	@ (8001598 <draw_ru_cap_custom+0x1d0>)
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f7ff fdb3 	bl	800109e <GFX_DrawGlyph6x8>
 8001538:	2301      	movs	r3, #1
 800153a:	e018      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x0413: GFX_DrawGlyph6x8(fb, x,y, RU_G_CAP,   color, scale); return true; // Г
 800153c:	7f3b      	ldrb	r3, [r7, #28]
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	7e3b      	ldrb	r3, [r7, #24]
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	4b15      	ldr	r3, [pc, #84]	@ (800159c <draw_ru_cap_custom+0x1d4>)
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	68b9      	ldr	r1, [r7, #8]
 800154a:	68f8      	ldr	r0, [r7, #12]
 800154c:	f7ff fda7 	bl	800109e <GFX_DrawGlyph6x8>
 8001550:	2301      	movs	r3, #1
 8001552:	e00c      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    case 0x0426: GFX_DrawGlyph6x8(fb, x,y, RU_TS_CAP,  color, scale); return true; // Ц
 8001554:	7f3b      	ldrb	r3, [r7, #28]
 8001556:	9301      	str	r3, [sp, #4]
 8001558:	7e3b      	ldrb	r3, [r7, #24]
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <draw_ru_cap_custom+0x1d8>)
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f7ff fd9b 	bl	800109e <GFX_DrawGlyph6x8>
 8001568:	2301      	movs	r3, #1
 800156a:	e000      	b.n	800156e <draw_ru_cap_custom+0x1a6>
    default: return false;
 800156c:	2300      	movs	r3, #0
  }
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	08003e68 	.word	0x08003e68
 800157c:	08003e70 	.word	0x08003e70
 8001580:	08003e78 	.word	0x08003e78
 8001584:	08003e38 	.word	0x08003e38
 8001588:	08003e40 	.word	0x08003e40
 800158c:	08003e80 	.word	0x08003e80
 8001590:	08003e88 	.word	0x08003e88
 8001594:	08003e48 	.word	0x08003e48
 8001598:	08003e50 	.word	0x08003e50
 800159c:	08003e58 	.word	0x08003e58
 80015a0:	08003e60 	.word	0x08003e60

080015a4 <GFX_DrawStringUTF8_RU>:

// Рендер строки UTF-8 (ASCII + кириллица D0/D1)
void GFX_DrawStringUTF8_RU(uint8_t* fb, int x, int y, const char* utf8, bool color, uint8_t scale){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08c      	sub	sp, #48	@ 0x30
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	603b      	str	r3, [r7, #0]
  if (!fb || !utf8) return;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 80c5 	beq.w	8001744 <GFX_DrawStringUTF8_RU+0x1a0>
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80c1 	beq.w	8001744 <GFX_DrawStringUTF8_RU+0x1a0>
  int cx = x;
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24
  const char* p = utf8;
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	623b      	str	r3, [r7, #32]
  while (*p){
 80015ca:	e0b5      	b.n	8001738 <GFX_DrawStringUTF8_RU+0x194>
    uint32_t u; const char* p2 = utf8_next(p, &u);
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	4619      	mov	r1, r3
 80015d2:	6a38      	ldr	r0, [r7, #32]
 80015d4:	f7ff fdf0 	bl	80011b8 <utf8_next>
 80015d8:	61f8      	str	r0, [r7, #28]
    if (!u) break;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f000 80b3 	beq.w	8001748 <GFX_DrawStringUTF8_RU+0x1a4>

    if (u == '\n'){ cx = x; y += 8*scale; p = p2; continue; }
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b0a      	cmp	r3, #10
 80015e6:	d10a      	bne.n	80015fe <GFX_DrawStringUTF8_RU+0x5a>
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80015ec:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	623b      	str	r3, [r7, #32]
 80015fc:	e09c      	b.n	8001738 <GFX_DrawStringUTF8_RU+0x194>

    if (u < 128){
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	2b7f      	cmp	r3, #127	@ 0x7f
 8001602:	d828      	bhi.n	8001656 <GFX_DrawStringUTF8_RU+0xb2>
      if (scale <= 1) GFX_DrawChar(fb, cx, y, (char)u, color);
 8001604:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001608:	2b01      	cmp	r3, #1
 800160a:	d80b      	bhi.n	8001624 <GFX_DrawStringUTF8_RU+0x80>
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	b2da      	uxtb	r2, r3
 8001610:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	4613      	mov	r3, r2
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f7ff fbd9 	bl	8000dd4 <GFX_DrawChar>
 8001622:	e00d      	b.n	8001640 <GFX_DrawStringUTF8_RU+0x9c>
      else            GFX_DrawCharScaled(fb, cx, y, (char)u, color, scale);
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	b2da      	uxtb	r2, r3
 8001628:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800162c:	9301      	str	r3, [sp, #4]
 800162e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	4613      	mov	r3, r2
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f7ff fc76 	bl	8000f2c <GFX_DrawCharScaled>
      cx += 6*scale;
 8001640:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	461a      	mov	r2, r3
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	4413      	add	r3, r2
 8001652:	627b      	str	r3, [r7, #36]	@ 0x24
 8001654:	e06e      	b.n	8001734 <GFX_DrawStringUTF8_RU+0x190>
    } else {
      // Сначала пробуем кастомные ВЕРХНИЕ русские
      if (draw_ru_cap_custom(fb, cx, y, u, color, scale)){
 8001656:	697a      	ldr	r2, [r7, #20]
 8001658:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800165c:	9301      	str	r3, [sp, #4]
 800165e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	4613      	mov	r3, r2
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800166a:	68f8      	ldr	r0, [r7, #12]
 800166c:	f7ff feac 	bl	80013c8 <draw_ru_cap_custom>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00a      	beq.n	800168c <GFX_DrawStringUTF8_RU+0xe8>
        cx += 6*scale;
 8001676:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	461a      	mov	r2, r3
 8001684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001686:	4413      	add	r3, r2
 8001688:	627b      	str	r3, [r7, #36]	@ 0x24
 800168a:	e053      	b.n	8001734 <GFX_DrawStringUTF8_RU+0x190>
      } else {
        // Затем ASCII-похожие
        char a = ru_to_ascii_lookalike(u);
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fde6 	bl	8001260 <ru_to_ascii_lookalike>
 8001694:	4603      	mov	r3, r0
 8001696:	76fb      	strb	r3, [r7, #27]
        if (a){
 8001698:	7efb      	ldrb	r3, [r7, #27]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d026      	beq.n	80016ec <GFX_DrawStringUTF8_RU+0x148>
          if (scale <= 1) GFX_DrawChar(fb, cx, y, a, color);
 800169e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d80a      	bhi.n	80016bc <GFX_DrawStringUTF8_RU+0x118>
 80016a6:	7efa      	ldrb	r2, [r7, #27]
 80016a8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	4613      	mov	r3, r2
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	f7ff fb8d 	bl	8000dd4 <GFX_DrawChar>
 80016ba:	e00c      	b.n	80016d6 <GFX_DrawStringUTF8_RU+0x132>
          else            GFX_DrawCharScaled(fb, cx, y, a, color, scale);
 80016bc:	7efa      	ldrb	r2, [r7, #27]
 80016be:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	4613      	mov	r3, r2
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016d0:	68f8      	ldr	r0, [r7, #12]
 80016d2:	f7ff fc2b 	bl	8000f2c <GFX_DrawCharScaled>
          cx += 6*scale;
 80016d6:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80016da:	4613      	mov	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	4413      	add	r3, r2
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	461a      	mov	r2, r3
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e6:	4413      	add	r3, r2
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ea:	e023      	b.n	8001734 <GFX_DrawStringUTF8_RU+0x190>
        } else {
          // Неизвестный символ
          if (scale <= 1) GFX_DrawChar(fb, cx, y, '?', color);
 80016ec:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d809      	bhi.n	8001708 <GFX_DrawStringUTF8_RU+0x164>
 80016f4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	233f      	movs	r3, #63	@ 0x3f
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f7ff fb67 	bl	8000dd4 <GFX_DrawChar>
 8001706:	e00b      	b.n	8001720 <GFX_DrawStringUTF8_RU+0x17c>
          else            GFX_DrawCharScaled(fb, cx, y, '?', color, scale);
 8001708:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	233f      	movs	r3, #63	@ 0x3f
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800171a:	68f8      	ldr	r0, [r7, #12]
 800171c:	f7ff fc06 	bl	8000f2c <GFX_DrawCharScaled>
          cx += 6*scale;
 8001720:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	461a      	mov	r2, r3
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	4413      	add	r3, r2
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }
    p = p2;
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	623b      	str	r3, [r7, #32]
  while (*p){
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	f47f af45 	bne.w	80015cc <GFX_DrawStringUTF8_RU+0x28>
 8001742:	e002      	b.n	800174a <GFX_DrawStringUTF8_RU+0x1a6>
  if (!fb || !utf8) return;
 8001744:	bf00      	nop
 8001746:	e000      	b.n	800174a <GFX_DrawStringUTF8_RU+0x1a6>
    if (!u) break;
 8001748:	bf00      	nop
  }
}
 800174a:	3728      	adds	r7, #40	@ 0x28
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <GFX_TextWidthUTF8_RU>:

int GFX_TextWidthUTF8_RU(const char* utf8, uint8_t scale){
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	70fb      	strb	r3, [r7, #3]
  if (!utf8) return 0;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <GFX_TextWidthUTF8_RU+0x16>
 8001762:	2300      	movs	r3, #0
 8001764:	e022      	b.n	80017ac <GFX_TextWidthUTF8_RU+0x5c>
  int count = 0;
 8001766:	2300      	movs	r3, #0
 8001768:	617b      	str	r3, [r7, #20]
  const char* p = utf8;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	613b      	str	r3, [r7, #16]
  while (*p){
 800176e:	e011      	b.n	8001794 <GFX_TextWidthUTF8_RU+0x44>
    uint32_t u; const char* p2 = utf8_next(p, &u);
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	4619      	mov	r1, r3
 8001776:	6938      	ldr	r0, [r7, #16]
 8001778:	f7ff fd1e 	bl	80011b8 <utf8_next>
 800177c:	60f8      	str	r0, [r7, #12]
    if (!u || u=='\n') break;
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d00b      	beq.n	800179c <GFX_TextWidthUTF8_RU+0x4c>
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	2b0a      	cmp	r3, #10
 8001788:	d008      	beq.n	800179c <GFX_TextWidthUTF8_RU+0x4c>
    (void)u; count++; p = p2;
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	3301      	adds	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	613b      	str	r3, [r7, #16]
  while (*p){
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d1e9      	bne.n	8001770 <GFX_TextWidthUTF8_RU+0x20>
  }
  return count * 6 * (int)scale;
 800179c:	78fb      	ldrb	r3, [r7, #3]
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	fb03 f202 	mul.w	r2, r3, r2
 80017a4:	4613      	mov	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	4b10      	ldr	r3, [pc, #64]	@ (8001800 <HAL_MspInit+0x4c>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <HAL_MspInit+0x4c>)
 80017c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001800 <HAL_MspInit+0x4c>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	603b      	str	r3, [r7, #0]
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <HAL_MspInit+0x4c>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017de:	4a08      	ldr	r2, [pc, #32]	@ (8001800 <HAL_MspInit+0x4c>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e6:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_MspInit+0x4c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40023800 	.word	0x40023800

08001804 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a0c      	ldr	r2, [pc, #48]	@ (8001854 <HAL_RTC_MspInit+0x50>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d111      	bne.n	800184a <HAL_RTC_MspInit+0x46>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001826:	2302      	movs	r3, #2
 8001828:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800182a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800182e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001830:	f107 030c 	add.w	r3, r7, #12
 8001834:	4618      	mov	r0, r3
 8001836:	f000 fff1 	bl	800281c <HAL_RCCEx_PeriphCLKConfig>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001840:	f7ff f8e6 	bl	8000a10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001844:	4b04      	ldr	r3, [pc, #16]	@ (8001858 <HAL_RTC_MspInit+0x54>)
 8001846:	2201      	movs	r2, #1
 8001848:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800184a:	bf00      	nop
 800184c:	3720      	adds	r7, #32
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40002800 	.word	0x40002800
 8001858:	42470e3c 	.word	0x42470e3c

0800185c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <NMI_Handler+0x4>

08001864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <HardFault_Handler+0x4>

0800186c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <MemManage_Handler+0x4>

08001874 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <BusFault_Handler+0x4>

0800187c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <UsageFault_Handler+0x4>

08001884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b2:	f000 f8c7 	bl	8001a44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c4:	4a14      	ldr	r2, [pc, #80]	@ (8001918 <_sbrk+0x5c>)
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <_sbrk+0x60>)
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d0:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <_sbrk+0x64>)
 80018da:	4a12      	ldr	r2, [pc, #72]	@ (8001924 <_sbrk+0x68>)
 80018dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d207      	bcs.n	80018fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ec:	f001 fcaa 	bl	8003244 <__errno>
 80018f0:	4603      	mov	r3, r0
 80018f2:	220c      	movs	r2, #12
 80018f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	e009      	b.n	8001910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018fc:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001902:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	4a05      	ldr	r2, [pc, #20]	@ (8001920 <_sbrk+0x64>)
 800190c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800190e:	68fb      	ldr	r3, [r7, #12]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20010000 	.word	0x20010000
 800191c:	00000400 	.word	0x00000400
 8001920:	200004d4 	.word	0x200004d4
 8001924:	20000628 	.word	0x20000628

08001928 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800192c:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <SystemInit+0x20>)
 800192e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001932:	4a05      	ldr	r2, [pc, #20]	@ (8001948 <SystemInit+0x20>)
 8001934:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001938:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800194c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001984 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001950:	f7ff ffea 	bl	8001928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001954:	480c      	ldr	r0, [pc, #48]	@ (8001988 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001956:	490d      	ldr	r1, [pc, #52]	@ (800198c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001958:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800196c:	4c0a      	ldr	r4, [pc, #40]	@ (8001998 <LoopFillZerobss+0x22>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800197a:	f001 fc69 	bl	8003250 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800197e:	f7fe feb5 	bl	80006ec <main>
  bx  lr    
 8001982:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001984:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001990:	08003ee4 	.word	0x08003ee4
  ldr r2, =_sbss
 8001994:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001998:	20000624 	.word	0x20000624

0800199c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC_IRQHandler>
	...

080019a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019a4:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <HAL_Init+0x40>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a0d      	ldr	r2, [pc, #52]	@ (80019e0 <HAL_Init+0x40>)
 80019aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019b0:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <HAL_Init+0x40>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <HAL_Init+0x40>)
 80019b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019bc:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a07      	ldr	r2, [pc, #28]	@ (80019e0 <HAL_Init+0x40>)
 80019c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c8:	2003      	movs	r0, #3
 80019ca:	f000 f931 	bl	8001c30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ce:	200f      	movs	r0, #15
 80019d0:	f000 f808 	bl	80019e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019d4:	f7ff feee 	bl	80017b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00

080019e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019ec:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <HAL_InitTick+0x54>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <HAL_InitTick+0x58>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80019fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 f93b 	bl	8001c7e <HAL_SYSTICK_Config>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e00e      	b.n	8001a30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b0f      	cmp	r3, #15
 8001a16:	d80a      	bhi.n	8001a2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a20:	f000 f911 	bl	8001c46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a24:	4a06      	ldr	r2, [pc, #24]	@ (8001a40 <HAL_InitTick+0x5c>)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	e000      	b.n	8001a30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000024 	.word	0x20000024
 8001a3c:	2000002c 	.word	0x2000002c
 8001a40:	20000028 	.word	0x20000028

08001a44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_IncTick+0x20>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <HAL_IncTick+0x24>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4413      	add	r3, r2
 8001a54:	4a04      	ldr	r2, [pc, #16]	@ (8001a68 <HAL_IncTick+0x24>)
 8001a56:	6013      	str	r3, [r2, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	2000002c 	.word	0x2000002c
 8001a68:	200004d8 	.word	0x200004d8

08001a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_GetTick+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	200004d8 	.word	0x200004d8

08001a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a8c:	f7ff ffee 	bl	8001a6c <HAL_GetTick>
 8001a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a9c:	d005      	beq.n	8001aaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac8 <HAL_Delay+0x44>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aaa:	bf00      	nop
 8001aac:	f7ff ffde 	bl	8001a6c <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d8f7      	bhi.n	8001aac <HAL_Delay+0x28>
  {
  }
}
 8001abc:	bf00      	nop
 8001abe:	bf00      	nop
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	2000002c 	.word	0x2000002c

08001acc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001adc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <__NVIC_SetPriorityGrouping+0x44>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ae8:	4013      	ands	r3, r2
 8001aea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001af8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001afc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001afe:	4a04      	ldr	r2, [pc, #16]	@ (8001b10 <__NVIC_SetPriorityGrouping+0x44>)
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	60d3      	str	r3, [r2, #12]
}
 8001b04:	bf00      	nop
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b18:	4b04      	ldr	r3, [pc, #16]	@ (8001b2c <__NVIC_GetPriorityGrouping+0x18>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	0a1b      	lsrs	r3, r3, #8
 8001b1e:	f003 0307 	and.w	r3, r3, #7
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	db0a      	blt.n	8001b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	b2da      	uxtb	r2, r3
 8001b48:	490c      	ldr	r1, [pc, #48]	@ (8001b7c <__NVIC_SetPriority+0x4c>)
 8001b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4e:	0112      	lsls	r2, r2, #4
 8001b50:	b2d2      	uxtb	r2, r2
 8001b52:	440b      	add	r3, r1
 8001b54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b58:	e00a      	b.n	8001b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4908      	ldr	r1, [pc, #32]	@ (8001b80 <__NVIC_SetPriority+0x50>)
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	3b04      	subs	r3, #4
 8001b68:	0112      	lsls	r2, r2, #4
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	761a      	strb	r2, [r3, #24]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	e000e100 	.word	0xe000e100
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b089      	sub	sp, #36	@ 0x24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f1c3 0307 	rsb	r3, r3, #7
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	bf28      	it	cs
 8001ba2:	2304      	movcs	r3, #4
 8001ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	2b06      	cmp	r3, #6
 8001bac:	d902      	bls.n	8001bb4 <NVIC_EncodePriority+0x30>
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3b03      	subs	r3, #3
 8001bb2:	e000      	b.n	8001bb6 <NVIC_EncodePriority+0x32>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43da      	mvns	r2, r3
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd6:	43d9      	mvns	r1, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	4313      	orrs	r3, r2
         );
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3724      	adds	r7, #36	@ 0x24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bfc:	d301      	bcc.n	8001c02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e00f      	b.n	8001c22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c02:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <SysTick_Config+0x40>)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c0a:	210f      	movs	r1, #15
 8001c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c10:	f7ff ff8e 	bl	8001b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <SysTick_Config+0x40>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c1a:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <SysTick_Config+0x40>)
 8001c1c:	2207      	movs	r2, #7
 8001c1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	e000e010 	.word	0xe000e010

08001c30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff ff47 	bl	8001acc <__NVIC_SetPriorityGrouping>
}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
 8001c52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c58:	f7ff ff5c 	bl	8001b14 <__NVIC_GetPriorityGrouping>
 8001c5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	68b9      	ldr	r1, [r7, #8]
 8001c62:	6978      	ldr	r0, [r7, #20]
 8001c64:	f7ff ff8e 	bl	8001b84 <NVIC_EncodePriority>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c6e:	4611      	mov	r1, r2
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff5d 	bl	8001b30 <__NVIC_SetPriority>
}
 8001c76:	bf00      	nop
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ffb0 	bl	8001bec <SysTick_Config>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b089      	sub	sp, #36	@ 0x24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
 8001cb2:	e159      	b.n	8001f68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	f040 8148 	bne.w	8001f62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d005      	beq.n	8001cea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d130      	bne.n	8001d4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d20:	2201      	movs	r2, #1
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	091b      	lsrs	r3, r3, #4
 8001d36:	f003 0201 	and.w	r2, r3, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 0303 	and.w	r3, r3, #3
 8001d54:	2b03      	cmp	r3, #3
 8001d56:	d017      	beq.n	8001d88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	2203      	movs	r2, #3
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d123      	bne.n	8001ddc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	08da      	lsrs	r2, r3, #3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3208      	adds	r2, #8
 8001d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	220f      	movs	r2, #15
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4013      	ands	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	691a      	ldr	r2, [r3, #16]
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	08da      	lsrs	r2, r3, #3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3208      	adds	r2, #8
 8001dd6:	69b9      	ldr	r1, [r7, #24]
 8001dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	2203      	movs	r2, #3
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 0203 	and.w	r2, r3, #3
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f000 80a2 	beq.w	8001f62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b57      	ldr	r3, [pc, #348]	@ (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	4a56      	ldr	r2, [pc, #344]	@ (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e2e:	4b54      	ldr	r3, [pc, #336]	@ (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e3a:	4a52      	ldr	r2, [pc, #328]	@ (8001f84 <HAL_GPIO_Init+0x2ec>)
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	089b      	lsrs	r3, r3, #2
 8001e40:	3302      	adds	r3, #2
 8001e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f003 0303 	and.w	r3, r3, #3
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	220f      	movs	r2, #15
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a49      	ldr	r2, [pc, #292]	@ (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d019      	beq.n	8001e9a <HAL_GPIO_Init+0x202>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a48      	ldr	r2, [pc, #288]	@ (8001f8c <HAL_GPIO_Init+0x2f4>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d013      	beq.n	8001e96 <HAL_GPIO_Init+0x1fe>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a47      	ldr	r2, [pc, #284]	@ (8001f90 <HAL_GPIO_Init+0x2f8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00d      	beq.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a46      	ldr	r2, [pc, #280]	@ (8001f94 <HAL_GPIO_Init+0x2fc>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d007      	beq.n	8001e8e <HAL_GPIO_Init+0x1f6>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a45      	ldr	r2, [pc, #276]	@ (8001f98 <HAL_GPIO_Init+0x300>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d101      	bne.n	8001e8a <HAL_GPIO_Init+0x1f2>
 8001e86:	2304      	movs	r3, #4
 8001e88:	e008      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e8a:	2307      	movs	r3, #7
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e004      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e92:	2302      	movs	r3, #2
 8001e94:	e002      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	69fa      	ldr	r2, [r7, #28]
 8001e9e:	f002 0203 	and.w	r2, r2, #3
 8001ea2:	0092      	lsls	r2, r2, #2
 8001ea4:	4093      	lsls	r3, r2
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eac:	4935      	ldr	r1, [pc, #212]	@ (8001f84 <HAL_GPIO_Init+0x2ec>)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	089b      	lsrs	r3, r3, #2
 8001eb2:	3302      	adds	r3, #2
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eba:	4b38      	ldr	r3, [pc, #224]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ede:	4a2f      	ldr	r2, [pc, #188]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f08:	4a24      	ldr	r2, [pc, #144]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f0e:	4b23      	ldr	r3, [pc, #140]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	43db      	mvns	r3, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f32:	4a1a      	ldr	r2, [pc, #104]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f38:	4b18      	ldr	r3, [pc, #96]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3301      	adds	r3, #1
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	2b0f      	cmp	r3, #15
 8001f6c:	f67f aea2 	bls.w	8001cb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	3724      	adds	r7, #36	@ 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40013800 	.word	0x40013800
 8001f88:	40020000 	.word	0x40020000
 8001f8c:	40020400 	.word	0x40020400
 8001f90:	40020800 	.word	0x40020800
 8001f94:	40020c00 	.word	0x40020c00
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40013c00 	.word	0x40013c00

08001fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
 8001fac:	4613      	mov	r3, r2
 8001fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fb0:	787b      	ldrb	r3, [r7, #1]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fb6:	887a      	ldrh	r2, [r7, #2]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fbc:	e003      	b.n	8001fc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fbe:	887b      	ldrh	r3, [r7, #2]
 8001fc0:	041a      	lsls	r2, r3, #16
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	619a      	str	r2, [r3, #24]
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
	...

08001fd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e267      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d075      	beq.n	80020de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ff2:	4b88      	ldr	r3, [pc, #544]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d00c      	beq.n	8002018 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ffe:	4b85      	ldr	r3, [pc, #532]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002006:	2b08      	cmp	r3, #8
 8002008:	d112      	bne.n	8002030 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800200a:	4b82      	ldr	r3, [pc, #520]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002012:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002016:	d10b      	bne.n	8002030 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002018:	4b7e      	ldr	r3, [pc, #504]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d05b      	beq.n	80020dc <HAL_RCC_OscConfig+0x108>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d157      	bne.n	80020dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e242      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002038:	d106      	bne.n	8002048 <HAL_RCC_OscConfig+0x74>
 800203a:	4b76      	ldr	r3, [pc, #472]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a75      	ldr	r2, [pc, #468]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002040:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	e01d      	b.n	8002084 <HAL_RCC_OscConfig+0xb0>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0x98>
 8002052:	4b70      	ldr	r3, [pc, #448]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a6f      	ldr	r2, [pc, #444]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002058:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	4b6d      	ldr	r3, [pc, #436]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a6c      	ldr	r2, [pc, #432]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e00b      	b.n	8002084 <HAL_RCC_OscConfig+0xb0>
 800206c:	4b69      	ldr	r3, [pc, #420]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a68      	ldr	r2, [pc, #416]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002072:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	4b66      	ldr	r3, [pc, #408]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a65      	ldr	r2, [pc, #404]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 800207e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d013      	beq.n	80020b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fcee 	bl	8001a6c <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002094:	f7ff fcea 	bl	8001a6c <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	@ 0x64
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e207      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	4b5b      	ldr	r3, [pc, #364]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f0      	beq.n	8002094 <HAL_RCC_OscConfig+0xc0>
 80020b2:	e014      	b.n	80020de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b4:	f7ff fcda 	bl	8001a6c <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020bc:	f7ff fcd6 	bl	8001a6c <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b64      	cmp	r3, #100	@ 0x64
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e1f3      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ce:	4b51      	ldr	r3, [pc, #324]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0xe8>
 80020da:	e000      	b.n	80020de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d063      	beq.n	80021b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00b      	beq.n	800210e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020f6:	4b47      	ldr	r3, [pc, #284]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020fe:	2b08      	cmp	r3, #8
 8002100:	d11c      	bne.n	800213c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002102:	4b44      	ldr	r3, [pc, #272]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d116      	bne.n	800213c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210e:	4b41      	ldr	r3, [pc, #260]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d005      	beq.n	8002126 <HAL_RCC_OscConfig+0x152>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d001      	beq.n	8002126 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e1c7      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002126:	4b3b      	ldr	r3, [pc, #236]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	4937      	ldr	r1, [pc, #220]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213a:	e03a      	b.n	80021b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d020      	beq.n	8002186 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002144:	4b34      	ldr	r3, [pc, #208]	@ (8002218 <HAL_RCC_OscConfig+0x244>)
 8002146:	2201      	movs	r2, #1
 8002148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214a:	f7ff fc8f 	bl	8001a6c <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002152:	f7ff fc8b 	bl	8001a6c <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e1a8      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002164:	4b2b      	ldr	r3, [pc, #172]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002170:	4b28      	ldr	r3, [pc, #160]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	4925      	ldr	r1, [pc, #148]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 8002180:	4313      	orrs	r3, r2
 8002182:	600b      	str	r3, [r1, #0]
 8002184:	e015      	b.n	80021b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002186:	4b24      	ldr	r3, [pc, #144]	@ (8002218 <HAL_RCC_OscConfig+0x244>)
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800218c:	f7ff fc6e 	bl	8001a6c <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002194:	f7ff fc6a 	bl	8001a6c <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e187      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f0      	bne.n	8002194 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d036      	beq.n	800222c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d016      	beq.n	80021f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <HAL_RCC_OscConfig+0x248>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021cc:	f7ff fc4e 	bl	8001a6c <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d4:	f7ff fc4a 	bl	8001a6c <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e167      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002214 <HAL_RCC_OscConfig+0x240>)
 80021e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0x200>
 80021f2:	e01b      	b.n	800222c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021f4:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_OscConfig+0x248>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fa:	f7ff fc37 	bl	8001a6c <HAL_GetTick>
 80021fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002200:	e00e      	b.n	8002220 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002202:	f7ff fc33 	bl	8001a6c <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b02      	cmp	r3, #2
 800220e:	d907      	bls.n	8002220 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e150      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
 8002214:	40023800 	.word	0x40023800
 8002218:	42470000 	.word	0x42470000
 800221c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002220:	4b88      	ldr	r3, [pc, #544]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002222:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1ea      	bne.n	8002202 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 8097 	beq.w	8002368 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800223e:	4b81      	ldr	r3, [pc, #516]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10f      	bne.n	800226a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	4b7d      	ldr	r3, [pc, #500]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	4a7c      	ldr	r2, [pc, #496]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002258:	6413      	str	r3, [r2, #64]	@ 0x40
 800225a:	4b7a      	ldr	r3, [pc, #488]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002262:	60bb      	str	r3, [r7, #8]
 8002264:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002266:	2301      	movs	r3, #1
 8002268:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226a:	4b77      	ldr	r3, [pc, #476]	@ (8002448 <HAL_RCC_OscConfig+0x474>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002272:	2b00      	cmp	r3, #0
 8002274:	d118      	bne.n	80022a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002276:	4b74      	ldr	r3, [pc, #464]	@ (8002448 <HAL_RCC_OscConfig+0x474>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a73      	ldr	r2, [pc, #460]	@ (8002448 <HAL_RCC_OscConfig+0x474>)
 800227c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002280:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002282:	f7ff fbf3 	bl	8001a6c <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800228a:	f7ff fbef 	bl	8001a6c <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e10c      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229c:	4b6a      	ldr	r3, [pc, #424]	@ (8002448 <HAL_RCC_OscConfig+0x474>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0f0      	beq.n	800228a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d106      	bne.n	80022be <HAL_RCC_OscConfig+0x2ea>
 80022b0:	4b64      	ldr	r3, [pc, #400]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b4:	4a63      	ldr	r2, [pc, #396]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022b6:	f043 0301 	orr.w	r3, r3, #1
 80022ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80022bc:	e01c      	b.n	80022f8 <HAL_RCC_OscConfig+0x324>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d10c      	bne.n	80022e0 <HAL_RCC_OscConfig+0x30c>
 80022c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ca:	4a5e      	ldr	r2, [pc, #376]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022cc:	f043 0304 	orr.w	r3, r3, #4
 80022d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80022d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80022de:	e00b      	b.n	80022f8 <HAL_RCC_OscConfig+0x324>
 80022e0:	4b58      	ldr	r3, [pc, #352]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e4:	4a57      	ldr	r2, [pc, #348]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022e6:	f023 0301 	bic.w	r3, r3, #1
 80022ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ec:	4b55      	ldr	r3, [pc, #340]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f0:	4a54      	ldr	r2, [pc, #336]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80022f2:	f023 0304 	bic.w	r3, r3, #4
 80022f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d015      	beq.n	800232c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002300:	f7ff fbb4 	bl	8001a6c <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002306:	e00a      	b.n	800231e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002308:	f7ff fbb0 	bl	8001a6c <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002316:	4293      	cmp	r3, r2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e0cb      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231e:	4b49      	ldr	r3, [pc, #292]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0ee      	beq.n	8002308 <HAL_RCC_OscConfig+0x334>
 800232a:	e014      	b.n	8002356 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232c:	f7ff fb9e 	bl	8001a6c <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002332:	e00a      	b.n	800234a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002334:	f7ff fb9a 	bl	8001a6c <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002342:	4293      	cmp	r3, r2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e0b5      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800234a:	4b3e      	ldr	r3, [pc, #248]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 800234c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1ee      	bne.n	8002334 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002356:	7dfb      	ldrb	r3, [r7, #23]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d105      	bne.n	8002368 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800235c:	4b39      	ldr	r3, [pc, #228]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 800235e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002360:	4a38      	ldr	r2, [pc, #224]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002362:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002366:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80a1 	beq.w	80024b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002372:	4b34      	ldr	r3, [pc, #208]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	2b08      	cmp	r3, #8
 800237c:	d05c      	beq.n	8002438 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d141      	bne.n	800240a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002386:	4b31      	ldr	r3, [pc, #196]	@ (800244c <HAL_RCC_OscConfig+0x478>)
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238c:	f7ff fb6e 	bl	8001a6c <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002394:	f7ff fb6a 	bl	8001a6c <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e087      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023a6:	4b27      	ldr	r3, [pc, #156]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1f0      	bne.n	8002394 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	69da      	ldr	r2, [r3, #28]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c0:	019b      	lsls	r3, r3, #6
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c8:	085b      	lsrs	r3, r3, #1
 80023ca:	3b01      	subs	r3, #1
 80023cc:	041b      	lsls	r3, r3, #16
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023d4:	061b      	lsls	r3, r3, #24
 80023d6:	491b      	ldr	r1, [pc, #108]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023dc:	4b1b      	ldr	r3, [pc, #108]	@ (800244c <HAL_RCC_OscConfig+0x478>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e2:	f7ff fb43 	bl	8001a6c <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ea:	f7ff fb3f 	bl	8001a6c <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e05c      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023fc:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x416>
 8002408:	e054      	b.n	80024b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b10      	ldr	r3, [pc, #64]	@ (800244c <HAL_RCC_OscConfig+0x478>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7ff fb2c 	bl	8001a6c <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002418:	f7ff fb28 	bl	8001a6c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e045      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242a:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_RCC_OscConfig+0x470>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x444>
 8002436:	e03d      	b.n	80024b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e038      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
 8002444:	40023800 	.word	0x40023800
 8002448:	40007000 	.word	0x40007000
 800244c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002450:	4b1b      	ldr	r3, [pc, #108]	@ (80024c0 <HAL_RCC_OscConfig+0x4ec>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d028      	beq.n	80024b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002468:	429a      	cmp	r2, r3
 800246a:	d121      	bne.n	80024b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002476:	429a      	cmp	r2, r3
 8002478:	d11a      	bne.n	80024b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002480:	4013      	ands	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002486:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002488:	4293      	cmp	r3, r2
 800248a:	d111      	bne.n	80024b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002496:	085b      	lsrs	r3, r3, #1
 8002498:	3b01      	subs	r3, #1
 800249a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800249c:	429a      	cmp	r2, r3
 800249e:	d107      	bne.n	80024b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d001      	beq.n	80024b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e000      	b.n	80024b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800

080024c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e0cc      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024d8:	4b68      	ldr	r3, [pc, #416]	@ (800267c <HAL_RCC_ClockConfig+0x1b8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d90c      	bls.n	8002500 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e6:	4b65      	ldr	r3, [pc, #404]	@ (800267c <HAL_RCC_ClockConfig+0x1b8>)
 80024e8:	683a      	ldr	r2, [r7, #0]
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	4b63      	ldr	r3, [pc, #396]	@ (800267c <HAL_RCC_ClockConfig+0x1b8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0b8      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d020      	beq.n	800254e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	d005      	beq.n	8002524 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002518:	4b59      	ldr	r3, [pc, #356]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	4a58      	ldr	r2, [pc, #352]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002522:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0308 	and.w	r3, r3, #8
 800252c:	2b00      	cmp	r3, #0
 800252e:	d005      	beq.n	800253c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002530:	4b53      	ldr	r3, [pc, #332]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	4a52      	ldr	r2, [pc, #328]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002536:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800253a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800253c:	4b50      	ldr	r3, [pc, #320]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	494d      	ldr	r1, [pc, #308]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 800254a:	4313      	orrs	r3, r2
 800254c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d044      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d107      	bne.n	8002572 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	4b47      	ldr	r3, [pc, #284]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d119      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e07f      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b02      	cmp	r3, #2
 8002578:	d003      	beq.n	8002582 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800257e:	2b03      	cmp	r3, #3
 8002580:	d107      	bne.n	8002592 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002582:	4b3f      	ldr	r3, [pc, #252]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e06f      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002592:	4b3b      	ldr	r3, [pc, #236]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e067      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025a2:	4b37      	ldr	r3, [pc, #220]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f023 0203 	bic.w	r2, r3, #3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	4934      	ldr	r1, [pc, #208]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025b4:	f7ff fa5a 	bl	8001a6c <HAL_GetTick>
 80025b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025bc:	f7ff fa56 	bl	8001a6c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e04f      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 020c 	and.w	r2, r3, #12
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d1eb      	bne.n	80025bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025e4:	4b25      	ldr	r3, [pc, #148]	@ (800267c <HAL_RCC_ClockConfig+0x1b8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d20c      	bcs.n	800260c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f2:	4b22      	ldr	r3, [pc, #136]	@ (800267c <HAL_RCC_ClockConfig+0x1b8>)
 80025f4:	683a      	ldr	r2, [r7, #0]
 80025f6:	b2d2      	uxtb	r2, r2
 80025f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025fa:	4b20      	ldr	r3, [pc, #128]	@ (800267c <HAL_RCC_ClockConfig+0x1b8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	429a      	cmp	r2, r3
 8002606:	d001      	beq.n	800260c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e032      	b.n	8002672 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d008      	beq.n	800262a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002618:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	4916      	ldr	r1, [pc, #88]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002626:	4313      	orrs	r3, r2
 8002628:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0308 	and.w	r3, r3, #8
 8002632:	2b00      	cmp	r3, #0
 8002634:	d009      	beq.n	800264a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002636:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	490e      	ldr	r1, [pc, #56]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800264a:	f000 f821 	bl	8002690 <HAL_RCC_GetSysClockFreq>
 800264e:	4602      	mov	r2, r0
 8002650:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <HAL_RCC_ClockConfig+0x1bc>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	091b      	lsrs	r3, r3, #4
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	490a      	ldr	r1, [pc, #40]	@ (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 800265c:	5ccb      	ldrb	r3, [r1, r3]
 800265e:	fa22 f303 	lsr.w	r3, r2, r3
 8002662:	4a09      	ldr	r2, [pc, #36]	@ (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002664:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002666:	4b09      	ldr	r3, [pc, #36]	@ (800268c <HAL_RCC_ClockConfig+0x1c8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff f9ba 	bl	80019e4 <HAL_InitTick>

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40023c00 	.word	0x40023c00
 8002680:	40023800 	.word	0x40023800
 8002684:	08003e90 	.word	0x08003e90
 8002688:	20000024 	.word	0x20000024
 800268c:	20000028 	.word	0x20000028

08002690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002694:	b090      	sub	sp, #64	@ 0x40
 8002696:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002698:	2300      	movs	r3, #0
 800269a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026a8:	4b59      	ldr	r3, [pc, #356]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x180>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 030c 	and.w	r3, r3, #12
 80026b0:	2b08      	cmp	r3, #8
 80026b2:	d00d      	beq.n	80026d0 <HAL_RCC_GetSysClockFreq+0x40>
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	f200 80a1 	bhi.w	80027fc <HAL_RCC_GetSysClockFreq+0x16c>
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <HAL_RCC_GetSysClockFreq+0x34>
 80026be:	2b04      	cmp	r3, #4
 80026c0:	d003      	beq.n	80026ca <HAL_RCC_GetSysClockFreq+0x3a>
 80026c2:	e09b      	b.n	80027fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026c4:	4b53      	ldr	r3, [pc, #332]	@ (8002814 <HAL_RCC_GetSysClockFreq+0x184>)
 80026c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026c8:	e09b      	b.n	8002802 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026ca:	4b53      	ldr	r3, [pc, #332]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x188>)
 80026cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026ce:	e098      	b.n	8002802 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x180>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026da:	4b4d      	ldr	r3, [pc, #308]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x180>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d028      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x180>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	099b      	lsrs	r3, r3, #6
 80026ec:	2200      	movs	r2, #0
 80026ee:	623b      	str	r3, [r7, #32]
 80026f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80026f2:	6a3b      	ldr	r3, [r7, #32]
 80026f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80026f8:	2100      	movs	r1, #0
 80026fa:	4b47      	ldr	r3, [pc, #284]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x188>)
 80026fc:	fb03 f201 	mul.w	r2, r3, r1
 8002700:	2300      	movs	r3, #0
 8002702:	fb00 f303 	mul.w	r3, r0, r3
 8002706:	4413      	add	r3, r2
 8002708:	4a43      	ldr	r2, [pc, #268]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x188>)
 800270a:	fba0 1202 	umull	r1, r2, r0, r2
 800270e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002710:	460a      	mov	r2, r1
 8002712:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002714:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002716:	4413      	add	r3, r2
 8002718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800271a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800271c:	2200      	movs	r2, #0
 800271e:	61bb      	str	r3, [r7, #24]
 8002720:	61fa      	str	r2, [r7, #28]
 8002722:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002726:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800272a:	f7fd fda9 	bl	8000280 <__aeabi_uldivmod>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	4613      	mov	r3, r2
 8002734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002736:	e053      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002738:	4b35      	ldr	r3, [pc, #212]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x180>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	099b      	lsrs	r3, r3, #6
 800273e:	2200      	movs	r2, #0
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	617a      	str	r2, [r7, #20]
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800274a:	f04f 0b00 	mov.w	fp, #0
 800274e:	4652      	mov	r2, sl
 8002750:	465b      	mov	r3, fp
 8002752:	f04f 0000 	mov.w	r0, #0
 8002756:	f04f 0100 	mov.w	r1, #0
 800275a:	0159      	lsls	r1, r3, #5
 800275c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002760:	0150      	lsls	r0, r2, #5
 8002762:	4602      	mov	r2, r0
 8002764:	460b      	mov	r3, r1
 8002766:	ebb2 080a 	subs.w	r8, r2, sl
 800276a:	eb63 090b 	sbc.w	r9, r3, fp
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	f04f 0300 	mov.w	r3, #0
 8002776:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800277a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800277e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002782:	ebb2 0408 	subs.w	r4, r2, r8
 8002786:	eb63 0509 	sbc.w	r5, r3, r9
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	00eb      	lsls	r3, r5, #3
 8002794:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002798:	00e2      	lsls	r2, r4, #3
 800279a:	4614      	mov	r4, r2
 800279c:	461d      	mov	r5, r3
 800279e:	eb14 030a 	adds.w	r3, r4, sl
 80027a2:	603b      	str	r3, [r7, #0]
 80027a4:	eb45 030b 	adc.w	r3, r5, fp
 80027a8:	607b      	str	r3, [r7, #4]
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	f04f 0300 	mov.w	r3, #0
 80027b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027b6:	4629      	mov	r1, r5
 80027b8:	028b      	lsls	r3, r1, #10
 80027ba:	4621      	mov	r1, r4
 80027bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027c0:	4621      	mov	r1, r4
 80027c2:	028a      	lsls	r2, r1, #10
 80027c4:	4610      	mov	r0, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ca:	2200      	movs	r2, #0
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	60fa      	str	r2, [r7, #12]
 80027d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027d4:	f7fd fd54 	bl	8000280 <__aeabi_uldivmod>
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	4613      	mov	r3, r2
 80027de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x180>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	0c1b      	lsrs	r3, r3, #16
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	3301      	adds	r3, #1
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80027f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80027f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027fa:	e002      	b.n	8002802 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <HAL_RCC_GetSysClockFreq+0x184>)
 80027fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002804:	4618      	mov	r0, r3
 8002806:	3740      	adds	r7, #64	@ 0x40
 8002808:	46bd      	mov	sp, r7
 800280a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	00f42400 	.word	0x00f42400
 8002818:	017d7840 	.word	0x017d7840

0800281c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b00      	cmp	r3, #0
 8002836:	d105      	bne.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002840:	2b00      	cmp	r3, #0
 8002842:	d035      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002844:	4b67      	ldr	r3, [pc, #412]	@ (80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800284a:	f7ff f90f 	bl	8001a6c <HAL_GetTick>
 800284e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002852:	f7ff f90b 	bl	8001a6c <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e0ba      	b.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002864:	4b60      	ldr	r3, [pc, #384]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1f0      	bne.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	019a      	lsls	r2, r3, #6
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	071b      	lsls	r3, r3, #28
 800287c:	495a      	ldr	r1, [pc, #360]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800287e:	4313      	orrs	r3, r2
 8002880:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002884:	4b57      	ldr	r3, [pc, #348]	@ (80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002886:	2201      	movs	r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800288a:	f7ff f8ef 	bl	8001a6c <HAL_GetTick>
 800288e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002890:	e008      	b.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002892:	f7ff f8eb 	bl	8001a6c <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e09a      	b.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80028a4:	4b50      	ldr	r3, [pc, #320]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 8083 	beq.w	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	4b49      	ldr	r3, [pc, #292]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c6:	4a48      	ldr	r2, [pc, #288]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80028c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ce:	4b46      	ldr	r3, [pc, #280]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80028da:	4b44      	ldr	r3, [pc, #272]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a43      	ldr	r2, [pc, #268]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028e6:	f7ff f8c1 	bl	8001a6c <HAL_GetTick>
 80028ea:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80028ec:	e008      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f7ff f8bd 	bl	8001a6c <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e06c      	b.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002900:	4b3a      	ldr	r3, [pc, #232]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f0      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800290c:	4b36      	ldr	r3, [pc, #216]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800290e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002910:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002914:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d02f      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	429a      	cmp	r2, r3
 8002928:	d028      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800292a:	4b2f      	ldr	r3, [pc, #188]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800292e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002932:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002934:	4b2e      	ldr	r3, [pc, #184]	@ (80029f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002936:	2201      	movs	r2, #1
 8002938:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800293a:	4b2d      	ldr	r3, [pc, #180]	@ (80029f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002940:	4a29      	ldr	r2, [pc, #164]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002946:	4b28      	ldr	r3, [pc, #160]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b01      	cmp	r3, #1
 8002950:	d114      	bne.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002952:	f7ff f88b 	bl	8001a6c <HAL_GetTick>
 8002956:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002958:	e00a      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295a:	f7ff f887 	bl	8001a6c <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002968:	4293      	cmp	r3, r2
 800296a:	d901      	bls.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e034      	b.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002970:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0ee      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002984:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002988:	d10d      	bne.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800298a:	4b17      	ldr	r3, [pc, #92]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800299a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800299e:	4912      	ldr	r1, [pc, #72]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	608b      	str	r3, [r1, #8]
 80029a4:	e005      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80029a6:	4b10      	ldr	r3, [pc, #64]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	4a0f      	ldr	r2, [pc, #60]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80029ac:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80029b0:	6093      	str	r3, [r2, #8]
 80029b2:	4b0d      	ldr	r3, [pc, #52]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80029b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029be:	490a      	ldr	r1, [pc, #40]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0308 	and.w	r3, r3, #8
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	7c1a      	ldrb	r2, [r3, #16]
 80029d4:	4b07      	ldr	r3, [pc, #28]	@ (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80029d6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3718      	adds	r7, #24
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	42470068 	.word	0x42470068
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40007000 	.word	0x40007000
 80029f0:	42470e40 	.word	0x42470e40
 80029f4:	424711e0 	.word	0x424711e0

080029f8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e073      	b.n	8002af2 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7f5b      	ldrb	r3, [r3, #29]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d105      	bne.n	8002a20 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7fe fef2 	bl	8001804 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2202      	movs	r2, #2
 8002a24:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	f003 0310 	and.w	r3, r3, #16
 8002a30:	2b10      	cmp	r3, #16
 8002a32:	d055      	beq.n	8002ae0 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	22ca      	movs	r2, #202	@ 0xca
 8002a3a:	625a      	str	r2, [r3, #36]	@ 0x24
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2253      	movs	r2, #83	@ 0x53
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 fa49 	bl	8002edc <RTC_EnterInitMode>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002a4e:	7bfb      	ldrb	r3, [r7, #15]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d12c      	bne.n	8002aae <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6812      	ldr	r2, [r2, #0]
 8002a5e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002a62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a66:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6899      	ldr	r1, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	68d2      	ldr	r2, [r2, #12]
 8002a8e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6919      	ldr	r1, [r3, #16]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	041a      	lsls	r2, r3, #16
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 fa50 	bl	8002f4a <RTC_ExitInitMode>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d110      	bne.n	8002ad6 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ac2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699a      	ldr	r2, [r3, #24]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	22ff      	movs	r2, #255	@ 0xff
 8002adc:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ade:	e001      	b.n	8002ae4 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d102      	bne.n	8002af0 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002afa:	b590      	push	{r4, r7, lr}
 8002afc:	b087      	sub	sp, #28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002b06:	2300      	movs	r3, #0
 8002b08:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	7f1b      	ldrb	r3, [r3, #28]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d101      	bne.n	8002b16 <HAL_RTC_SetTime+0x1c>
 8002b12:	2302      	movs	r3, #2
 8002b14:	e087      	b.n	8002c26 <HAL_RTC_SetTime+0x12c>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2202      	movs	r2, #2
 8002b20:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d126      	bne.n	8002b76 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d102      	bne.n	8002b3c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 fa27 	bl	8002f94 <RTC_ByteToBcd2>
 8002b46:	4603      	mov	r3, r0
 8002b48:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	785b      	ldrb	r3, [r3, #1]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 fa20 	bl	8002f94 <RTC_ByteToBcd2>
 8002b54:	4603      	mov	r3, r0
 8002b56:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002b58:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	789b      	ldrb	r3, [r3, #2]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fa18 	bl	8002f94 <RTC_ByteToBcd2>
 8002b64:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002b66:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	78db      	ldrb	r3, [r3, #3]
 8002b6e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002b70:	4313      	orrs	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	e018      	b.n	8002ba8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d102      	bne.n	8002b8a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2200      	movs	r2, #0
 8002b88:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	785b      	ldrb	r3, [r3, #1]
 8002b94:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002b96:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002b9c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	78db      	ldrb	r3, [r3, #3]
 8002ba2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	22ca      	movs	r2, #202	@ 0xca
 8002bae:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2253      	movs	r2, #83	@ 0x53
 8002bb6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 f98f 	bl	8002edc <RTC_EnterInitMode>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002bc2:	7cfb      	ldrb	r3, [r7, #19]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d120      	bne.n	8002c0a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002bd2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002bd6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002be6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6899      	ldr	r1, [r3, #8]
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f9a2 	bl	8002f4a <RTC_ExitInitMode>
 8002c06:	4603      	mov	r3, r0
 8002c08:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002c0a:	7cfb      	ldrb	r3, [r7, #19]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d102      	bne.n	8002c16 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2201      	movs	r2, #1
 8002c14:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	22ff      	movs	r2, #255	@ 0xff
 8002c1c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	771a      	strb	r2, [r3, #28]

  return status;
 8002c24:	7cfb      	ldrb	r3, [r7, #19]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd90      	pop	{r4, r7, pc}

08002c2e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b086      	sub	sp, #24
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	60f8      	str	r0, [r7, #12]
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002c60:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002c64:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	0c1b      	lsrs	r3, r3, #16
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c70:	b2da      	uxtb	r2, r3
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	0d9b      	lsrs	r3, r3, #22
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d11a      	bne.n	8002ce0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f98e 	bl	8002fd0 <RTC_Bcd2ToByte>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	785b      	ldrb	r3, [r3, #1]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f000 f985 	bl	8002fd0 <RTC_Bcd2ToByte>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	461a      	mov	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	789b      	ldrb	r3, [r3, #2]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 f97c 	bl	8002fd0 <RTC_Bcd2ToByte>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	461a      	mov	r2, r3
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3718      	adds	r7, #24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002cea:	b590      	push	{r4, r7, lr}
 8002cec:	b087      	sub	sp, #28
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	60f8      	str	r0, [r7, #12]
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	7f1b      	ldrb	r3, [r3, #28]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_RTC_SetDate+0x1c>
 8002d02:	2302      	movs	r3, #2
 8002d04:	e071      	b.n	8002dea <HAL_RTC_SetDate+0x100>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10e      	bne.n	8002d36 <HAL_RTC_SetDate+0x4c>
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	785b      	ldrb	r3, [r3, #1]
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d008      	beq.n	8002d36 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	785b      	ldrb	r3, [r3, #1]
 8002d28:	f023 0310 	bic.w	r3, r3, #16
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	330a      	adds	r3, #10
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d11c      	bne.n	8002d76 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	78db      	ldrb	r3, [r3, #3]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 f927 	bl	8002f94 <RTC_ByteToBcd2>
 8002d46:	4603      	mov	r3, r0
 8002d48:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	785b      	ldrb	r3, [r3, #1]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 f920 	bl	8002f94 <RTC_ByteToBcd2>
 8002d54:	4603      	mov	r3, r0
 8002d56:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002d58:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	789b      	ldrb	r3, [r3, #2]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 f918 	bl	8002f94 <RTC_ByteToBcd2>
 8002d64:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002d66:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	e00e      	b.n	8002d94 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	78db      	ldrb	r3, [r3, #3]
 8002d7a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	785b      	ldrb	r3, [r3, #1]
 8002d80:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002d82:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002d88:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	22ca      	movs	r2, #202	@ 0xca
 8002d9a:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2253      	movs	r2, #83	@ 0x53
 8002da2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f899 	bl	8002edc <RTC_EnterInitMode>
 8002daa:	4603      	mov	r3, r0
 8002dac:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002dae:	7cfb      	ldrb	r3, [r7, #19]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10c      	bne.n	8002dce <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002dbe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002dc2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f8c0 	bl	8002f4a <RTC_ExitInitMode>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002dce:	7cfb      	ldrb	r3, [r7, #19]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	22ff      	movs	r2, #255	@ 0xff
 8002de0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	771a      	strb	r2, [r3, #28]

  return status;
 8002de8:	7cfb      	ldrb	r3, [r7, #19]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	371c      	adds	r7, #28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd90      	pop	{r4, r7, pc}

08002df2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b086      	sub	sp, #24
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	60f8      	str	r0, [r7, #12]
 8002dfa:	60b9      	str	r1, [r7, #8]
 8002dfc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002e0c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002e10:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	0c1b      	lsrs	r3, r3, #16
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	0a1b      	lsrs	r3, r3, #8
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	f003 031f 	and.w	r3, r3, #31
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	0b5b      	lsrs	r3, r3, #13
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d11a      	bne.n	8002e86 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	78db      	ldrb	r3, [r3, #3]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f000 f8bb 	bl	8002fd0 <RTC_Bcd2ToByte>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	785b      	ldrb	r3, [r3, #1]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f8b2 	bl	8002fd0 <RTC_Bcd2ToByte>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	461a      	mov	r2, r3
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	789b      	ldrb	r3, [r3, #2]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 f8a9 	bl	8002fd0 <RTC_Bcd2ToByte>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	461a      	mov	r2, r3
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed8 <HAL_RTC_WaitForSynchro+0x48>)
 8002ea2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ea4:	f7fe fde2 	bl	8001a6c <HAL_GetTick>
 8002ea8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002eaa:	e009      	b.n	8002ec0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002eac:	f7fe fdde 	bl	8001a6c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002eba:	d901      	bls.n	8002ec0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e007      	b.n	8002ed0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f003 0320 	and.w	r3, r3, #32
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0ee      	beq.n	8002eac <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	00013f5f 	.word	0x00013f5f

08002edc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d122      	bne.n	8002f40 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68da      	ldr	r2, [r3, #12]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f08:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f0a:	f7fe fdaf 	bl	8001a6c <HAL_GetTick>
 8002f0e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002f10:	e00c      	b.n	8002f2c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f12:	f7fe fdab 	bl	8001a6c <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f20:	d904      	bls.n	8002f2c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2204      	movs	r2, #4
 8002f26:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d102      	bne.n	8002f40 <RTC_EnterInitMode+0x64>
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d1e8      	bne.n	8002f12 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b084      	sub	sp, #16
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f64:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 0320 	and.w	r3, r3, #32
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10a      	bne.n	8002f8a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ff8b 	bl	8002e90 <HAL_RTC_WaitForSynchro>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d004      	beq.n	8002f8a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2204      	movs	r2, #4
 8002f84:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002fa2:	e005      	b.n	8002fb0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	3b0a      	subs	r3, #10
 8002fae:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	2b09      	cmp	r3, #9
 8002fb4:	d8f6      	bhi.n	8002fa4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	b2db      	uxtb	r3, r3
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	79fb      	ldrb	r3, [r7, #7]
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	b2db      	uxtb	r3, r3
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	7f1b      	ldrb	r3, [r3, #28]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d101      	bne.n	8003028 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 8003024:	2302      	movs	r3, #2
 8003026:	e08a      	b.n	800313e <HAL_RTCEx_SetWakeUpTimer+0x132>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2201      	movs	r2, #1
 800302c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2202      	movs	r2, #2
 8003032:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	22ca      	movs	r2, #202	@ 0xca
 800303a:	625a      	str	r2, [r3, #36]	@ 0x24
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2253      	movs	r2, #83	@ 0x53
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800304e:	2b00      	cmp	r3, #0
 8003050:	d01e      	beq.n	8003090 <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 8003052:	f7fe fd0b 	bl	8001a6c <HAL_GetTick>
 8003056:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8003058:	e013      	b.n	8003082 <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800305a:	f7fe fd07 	bl	8001a6c <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003068:	d90b      	bls.n	8003082 <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	22ff      	movs	r2, #255	@ 0xff
 8003070:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2203      	movs	r2, #3
 8003076:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e05d      	b.n	800313e <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1e4      	bne.n	800305a <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800309e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80030b0:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030b2:	f7fe fcdb 	bl	8001a6c <HAL_GetTick>
 80030b6:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80030b8:	e013      	b.n	80030e2 <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80030ba:	f7fe fcd7 	bl	8001a6c <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030c8:	d90b      	bls.n	80030e2 <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	22ff      	movs	r2, #255	@ 0xff
 80030d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2203      	movs	r2, #3
 80030d6:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e02d      	b.n	800313e <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0e4      	beq.n	80030ba <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689a      	ldr	r2, [r3, #8]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0207 	bic.w	r2, r2, #7
 80030fe:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6899      	ldr	r1, [r3, #8]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	430a      	orrs	r2, r1
 800310e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68ba      	ldr	r2, [r7, #8]
 8003116:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003126:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	22ff      	movs	r2, #255	@ 0xff
 800312e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2201      	movs	r2, #1
 8003134:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3718      	adds	r7, #24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
 800314e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	7f1b      	ldrb	r3, [r3, #28]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_RTCEx_SetCalibrationOutPut+0x16>
 8003158:	2302      	movs	r3, #2
 800315a:	e030      	b.n	80031be <HAL_RTCEx_SetCalibrationOutPut+0x78>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2202      	movs	r2, #2
 8003166:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	22ca      	movs	r2, #202	@ 0xca
 800316e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2253      	movs	r2, #83	@ 0x53
 8003176:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8003186:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6899      	ldr	r1, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80031a6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	22ff      	movs	r2, #255	@ 0xff
 80031ae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
	...

080031cc <sniprintf>:
 80031cc:	b40c      	push	{r2, r3}
 80031ce:	b530      	push	{r4, r5, lr}
 80031d0:	4b17      	ldr	r3, [pc, #92]	@ (8003230 <sniprintf+0x64>)
 80031d2:	1e0c      	subs	r4, r1, #0
 80031d4:	681d      	ldr	r5, [r3, #0]
 80031d6:	b09d      	sub	sp, #116	@ 0x74
 80031d8:	da08      	bge.n	80031ec <sniprintf+0x20>
 80031da:	238b      	movs	r3, #139	@ 0x8b
 80031dc:	602b      	str	r3, [r5, #0]
 80031de:	f04f 30ff 	mov.w	r0, #4294967295
 80031e2:	b01d      	add	sp, #116	@ 0x74
 80031e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80031e8:	b002      	add	sp, #8
 80031ea:	4770      	bx	lr
 80031ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80031f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80031f4:	bf14      	ite	ne
 80031f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80031fa:	4623      	moveq	r3, r4
 80031fc:	9304      	str	r3, [sp, #16]
 80031fe:	9307      	str	r3, [sp, #28]
 8003200:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003204:	9002      	str	r0, [sp, #8]
 8003206:	9006      	str	r0, [sp, #24]
 8003208:	f8ad 3016 	strh.w	r3, [sp, #22]
 800320c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800320e:	ab21      	add	r3, sp, #132	@ 0x84
 8003210:	a902      	add	r1, sp, #8
 8003212:	4628      	mov	r0, r5
 8003214:	9301      	str	r3, [sp, #4]
 8003216:	f000 f995 	bl	8003544 <_svfiprintf_r>
 800321a:	1c43      	adds	r3, r0, #1
 800321c:	bfbc      	itt	lt
 800321e:	238b      	movlt	r3, #139	@ 0x8b
 8003220:	602b      	strlt	r3, [r5, #0]
 8003222:	2c00      	cmp	r4, #0
 8003224:	d0dd      	beq.n	80031e2 <sniprintf+0x16>
 8003226:	9b02      	ldr	r3, [sp, #8]
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
 800322c:	e7d9      	b.n	80031e2 <sniprintf+0x16>
 800322e:	bf00      	nop
 8003230:	20000030 	.word	0x20000030

08003234 <memset>:
 8003234:	4402      	add	r2, r0
 8003236:	4603      	mov	r3, r0
 8003238:	4293      	cmp	r3, r2
 800323a:	d100      	bne.n	800323e <memset+0xa>
 800323c:	4770      	bx	lr
 800323e:	f803 1b01 	strb.w	r1, [r3], #1
 8003242:	e7f9      	b.n	8003238 <memset+0x4>

08003244 <__errno>:
 8003244:	4b01      	ldr	r3, [pc, #4]	@ (800324c <__errno+0x8>)
 8003246:	6818      	ldr	r0, [r3, #0]
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20000030 	.word	0x20000030

08003250 <__libc_init_array>:
 8003250:	b570      	push	{r4, r5, r6, lr}
 8003252:	4d0d      	ldr	r5, [pc, #52]	@ (8003288 <__libc_init_array+0x38>)
 8003254:	4c0d      	ldr	r4, [pc, #52]	@ (800328c <__libc_init_array+0x3c>)
 8003256:	1b64      	subs	r4, r4, r5
 8003258:	10a4      	asrs	r4, r4, #2
 800325a:	2600      	movs	r6, #0
 800325c:	42a6      	cmp	r6, r4
 800325e:	d109      	bne.n	8003274 <__libc_init_array+0x24>
 8003260:	4d0b      	ldr	r5, [pc, #44]	@ (8003290 <__libc_init_array+0x40>)
 8003262:	4c0c      	ldr	r4, [pc, #48]	@ (8003294 <__libc_init_array+0x44>)
 8003264:	f000 fc66 	bl	8003b34 <_init>
 8003268:	1b64      	subs	r4, r4, r5
 800326a:	10a4      	asrs	r4, r4, #2
 800326c:	2600      	movs	r6, #0
 800326e:	42a6      	cmp	r6, r4
 8003270:	d105      	bne.n	800327e <__libc_init_array+0x2e>
 8003272:	bd70      	pop	{r4, r5, r6, pc}
 8003274:	f855 3b04 	ldr.w	r3, [r5], #4
 8003278:	4798      	blx	r3
 800327a:	3601      	adds	r6, #1
 800327c:	e7ee      	b.n	800325c <__libc_init_array+0xc>
 800327e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003282:	4798      	blx	r3
 8003284:	3601      	adds	r6, #1
 8003286:	e7f2      	b.n	800326e <__libc_init_array+0x1e>
 8003288:	08003edc 	.word	0x08003edc
 800328c:	08003edc 	.word	0x08003edc
 8003290:	08003edc 	.word	0x08003edc
 8003294:	08003ee0 	.word	0x08003ee0

08003298 <__retarget_lock_acquire_recursive>:
 8003298:	4770      	bx	lr

0800329a <__retarget_lock_release_recursive>:
 800329a:	4770      	bx	lr

0800329c <_free_r>:
 800329c:	b538      	push	{r3, r4, r5, lr}
 800329e:	4605      	mov	r5, r0
 80032a0:	2900      	cmp	r1, #0
 80032a2:	d041      	beq.n	8003328 <_free_r+0x8c>
 80032a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032a8:	1f0c      	subs	r4, r1, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	bfb8      	it	lt
 80032ae:	18e4      	addlt	r4, r4, r3
 80032b0:	f000 f8e0 	bl	8003474 <__malloc_lock>
 80032b4:	4a1d      	ldr	r2, [pc, #116]	@ (800332c <_free_r+0x90>)
 80032b6:	6813      	ldr	r3, [r2, #0]
 80032b8:	b933      	cbnz	r3, 80032c8 <_free_r+0x2c>
 80032ba:	6063      	str	r3, [r4, #4]
 80032bc:	6014      	str	r4, [r2, #0]
 80032be:	4628      	mov	r0, r5
 80032c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80032c4:	f000 b8dc 	b.w	8003480 <__malloc_unlock>
 80032c8:	42a3      	cmp	r3, r4
 80032ca:	d908      	bls.n	80032de <_free_r+0x42>
 80032cc:	6820      	ldr	r0, [r4, #0]
 80032ce:	1821      	adds	r1, r4, r0
 80032d0:	428b      	cmp	r3, r1
 80032d2:	bf01      	itttt	eq
 80032d4:	6819      	ldreq	r1, [r3, #0]
 80032d6:	685b      	ldreq	r3, [r3, #4]
 80032d8:	1809      	addeq	r1, r1, r0
 80032da:	6021      	streq	r1, [r4, #0]
 80032dc:	e7ed      	b.n	80032ba <_free_r+0x1e>
 80032de:	461a      	mov	r2, r3
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	b10b      	cbz	r3, 80032e8 <_free_r+0x4c>
 80032e4:	42a3      	cmp	r3, r4
 80032e6:	d9fa      	bls.n	80032de <_free_r+0x42>
 80032e8:	6811      	ldr	r1, [r2, #0]
 80032ea:	1850      	adds	r0, r2, r1
 80032ec:	42a0      	cmp	r0, r4
 80032ee:	d10b      	bne.n	8003308 <_free_r+0x6c>
 80032f0:	6820      	ldr	r0, [r4, #0]
 80032f2:	4401      	add	r1, r0
 80032f4:	1850      	adds	r0, r2, r1
 80032f6:	4283      	cmp	r3, r0
 80032f8:	6011      	str	r1, [r2, #0]
 80032fa:	d1e0      	bne.n	80032be <_free_r+0x22>
 80032fc:	6818      	ldr	r0, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	6053      	str	r3, [r2, #4]
 8003302:	4408      	add	r0, r1
 8003304:	6010      	str	r0, [r2, #0]
 8003306:	e7da      	b.n	80032be <_free_r+0x22>
 8003308:	d902      	bls.n	8003310 <_free_r+0x74>
 800330a:	230c      	movs	r3, #12
 800330c:	602b      	str	r3, [r5, #0]
 800330e:	e7d6      	b.n	80032be <_free_r+0x22>
 8003310:	6820      	ldr	r0, [r4, #0]
 8003312:	1821      	adds	r1, r4, r0
 8003314:	428b      	cmp	r3, r1
 8003316:	bf04      	itt	eq
 8003318:	6819      	ldreq	r1, [r3, #0]
 800331a:	685b      	ldreq	r3, [r3, #4]
 800331c:	6063      	str	r3, [r4, #4]
 800331e:	bf04      	itt	eq
 8003320:	1809      	addeq	r1, r1, r0
 8003322:	6021      	streq	r1, [r4, #0]
 8003324:	6054      	str	r4, [r2, #4]
 8003326:	e7ca      	b.n	80032be <_free_r+0x22>
 8003328:	bd38      	pop	{r3, r4, r5, pc}
 800332a:	bf00      	nop
 800332c:	20000620 	.word	0x20000620

08003330 <sbrk_aligned>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	4e0f      	ldr	r6, [pc, #60]	@ (8003370 <sbrk_aligned+0x40>)
 8003334:	460c      	mov	r4, r1
 8003336:	6831      	ldr	r1, [r6, #0]
 8003338:	4605      	mov	r5, r0
 800333a:	b911      	cbnz	r1, 8003342 <sbrk_aligned+0x12>
 800333c:	f000 fba6 	bl	8003a8c <_sbrk_r>
 8003340:	6030      	str	r0, [r6, #0]
 8003342:	4621      	mov	r1, r4
 8003344:	4628      	mov	r0, r5
 8003346:	f000 fba1 	bl	8003a8c <_sbrk_r>
 800334a:	1c43      	adds	r3, r0, #1
 800334c:	d103      	bne.n	8003356 <sbrk_aligned+0x26>
 800334e:	f04f 34ff 	mov.w	r4, #4294967295
 8003352:	4620      	mov	r0, r4
 8003354:	bd70      	pop	{r4, r5, r6, pc}
 8003356:	1cc4      	adds	r4, r0, #3
 8003358:	f024 0403 	bic.w	r4, r4, #3
 800335c:	42a0      	cmp	r0, r4
 800335e:	d0f8      	beq.n	8003352 <sbrk_aligned+0x22>
 8003360:	1a21      	subs	r1, r4, r0
 8003362:	4628      	mov	r0, r5
 8003364:	f000 fb92 	bl	8003a8c <_sbrk_r>
 8003368:	3001      	adds	r0, #1
 800336a:	d1f2      	bne.n	8003352 <sbrk_aligned+0x22>
 800336c:	e7ef      	b.n	800334e <sbrk_aligned+0x1e>
 800336e:	bf00      	nop
 8003370:	2000061c 	.word	0x2000061c

08003374 <_malloc_r>:
 8003374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003378:	1ccd      	adds	r5, r1, #3
 800337a:	f025 0503 	bic.w	r5, r5, #3
 800337e:	3508      	adds	r5, #8
 8003380:	2d0c      	cmp	r5, #12
 8003382:	bf38      	it	cc
 8003384:	250c      	movcc	r5, #12
 8003386:	2d00      	cmp	r5, #0
 8003388:	4606      	mov	r6, r0
 800338a:	db01      	blt.n	8003390 <_malloc_r+0x1c>
 800338c:	42a9      	cmp	r1, r5
 800338e:	d904      	bls.n	800339a <_malloc_r+0x26>
 8003390:	230c      	movs	r3, #12
 8003392:	6033      	str	r3, [r6, #0]
 8003394:	2000      	movs	r0, #0
 8003396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800339a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003470 <_malloc_r+0xfc>
 800339e:	f000 f869 	bl	8003474 <__malloc_lock>
 80033a2:	f8d8 3000 	ldr.w	r3, [r8]
 80033a6:	461c      	mov	r4, r3
 80033a8:	bb44      	cbnz	r4, 80033fc <_malloc_r+0x88>
 80033aa:	4629      	mov	r1, r5
 80033ac:	4630      	mov	r0, r6
 80033ae:	f7ff ffbf 	bl	8003330 <sbrk_aligned>
 80033b2:	1c43      	adds	r3, r0, #1
 80033b4:	4604      	mov	r4, r0
 80033b6:	d158      	bne.n	800346a <_malloc_r+0xf6>
 80033b8:	f8d8 4000 	ldr.w	r4, [r8]
 80033bc:	4627      	mov	r7, r4
 80033be:	2f00      	cmp	r7, #0
 80033c0:	d143      	bne.n	800344a <_malloc_r+0xd6>
 80033c2:	2c00      	cmp	r4, #0
 80033c4:	d04b      	beq.n	800345e <_malloc_r+0xea>
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	4639      	mov	r1, r7
 80033ca:	4630      	mov	r0, r6
 80033cc:	eb04 0903 	add.w	r9, r4, r3
 80033d0:	f000 fb5c 	bl	8003a8c <_sbrk_r>
 80033d4:	4581      	cmp	r9, r0
 80033d6:	d142      	bne.n	800345e <_malloc_r+0xea>
 80033d8:	6821      	ldr	r1, [r4, #0]
 80033da:	1a6d      	subs	r5, r5, r1
 80033dc:	4629      	mov	r1, r5
 80033de:	4630      	mov	r0, r6
 80033e0:	f7ff ffa6 	bl	8003330 <sbrk_aligned>
 80033e4:	3001      	adds	r0, #1
 80033e6:	d03a      	beq.n	800345e <_malloc_r+0xea>
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	442b      	add	r3, r5
 80033ec:	6023      	str	r3, [r4, #0]
 80033ee:	f8d8 3000 	ldr.w	r3, [r8]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	bb62      	cbnz	r2, 8003450 <_malloc_r+0xdc>
 80033f6:	f8c8 7000 	str.w	r7, [r8]
 80033fa:	e00f      	b.n	800341c <_malloc_r+0xa8>
 80033fc:	6822      	ldr	r2, [r4, #0]
 80033fe:	1b52      	subs	r2, r2, r5
 8003400:	d420      	bmi.n	8003444 <_malloc_r+0xd0>
 8003402:	2a0b      	cmp	r2, #11
 8003404:	d917      	bls.n	8003436 <_malloc_r+0xc2>
 8003406:	1961      	adds	r1, r4, r5
 8003408:	42a3      	cmp	r3, r4
 800340a:	6025      	str	r5, [r4, #0]
 800340c:	bf18      	it	ne
 800340e:	6059      	strne	r1, [r3, #4]
 8003410:	6863      	ldr	r3, [r4, #4]
 8003412:	bf08      	it	eq
 8003414:	f8c8 1000 	streq.w	r1, [r8]
 8003418:	5162      	str	r2, [r4, r5]
 800341a:	604b      	str	r3, [r1, #4]
 800341c:	4630      	mov	r0, r6
 800341e:	f000 f82f 	bl	8003480 <__malloc_unlock>
 8003422:	f104 000b 	add.w	r0, r4, #11
 8003426:	1d23      	adds	r3, r4, #4
 8003428:	f020 0007 	bic.w	r0, r0, #7
 800342c:	1ac2      	subs	r2, r0, r3
 800342e:	bf1c      	itt	ne
 8003430:	1a1b      	subne	r3, r3, r0
 8003432:	50a3      	strne	r3, [r4, r2]
 8003434:	e7af      	b.n	8003396 <_malloc_r+0x22>
 8003436:	6862      	ldr	r2, [r4, #4]
 8003438:	42a3      	cmp	r3, r4
 800343a:	bf0c      	ite	eq
 800343c:	f8c8 2000 	streq.w	r2, [r8]
 8003440:	605a      	strne	r2, [r3, #4]
 8003442:	e7eb      	b.n	800341c <_malloc_r+0xa8>
 8003444:	4623      	mov	r3, r4
 8003446:	6864      	ldr	r4, [r4, #4]
 8003448:	e7ae      	b.n	80033a8 <_malloc_r+0x34>
 800344a:	463c      	mov	r4, r7
 800344c:	687f      	ldr	r7, [r7, #4]
 800344e:	e7b6      	b.n	80033be <_malloc_r+0x4a>
 8003450:	461a      	mov	r2, r3
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	42a3      	cmp	r3, r4
 8003456:	d1fb      	bne.n	8003450 <_malloc_r+0xdc>
 8003458:	2300      	movs	r3, #0
 800345a:	6053      	str	r3, [r2, #4]
 800345c:	e7de      	b.n	800341c <_malloc_r+0xa8>
 800345e:	230c      	movs	r3, #12
 8003460:	6033      	str	r3, [r6, #0]
 8003462:	4630      	mov	r0, r6
 8003464:	f000 f80c 	bl	8003480 <__malloc_unlock>
 8003468:	e794      	b.n	8003394 <_malloc_r+0x20>
 800346a:	6005      	str	r5, [r0, #0]
 800346c:	e7d6      	b.n	800341c <_malloc_r+0xa8>
 800346e:	bf00      	nop
 8003470:	20000620 	.word	0x20000620

08003474 <__malloc_lock>:
 8003474:	4801      	ldr	r0, [pc, #4]	@ (800347c <__malloc_lock+0x8>)
 8003476:	f7ff bf0f 	b.w	8003298 <__retarget_lock_acquire_recursive>
 800347a:	bf00      	nop
 800347c:	20000618 	.word	0x20000618

08003480 <__malloc_unlock>:
 8003480:	4801      	ldr	r0, [pc, #4]	@ (8003488 <__malloc_unlock+0x8>)
 8003482:	f7ff bf0a 	b.w	800329a <__retarget_lock_release_recursive>
 8003486:	bf00      	nop
 8003488:	20000618 	.word	0x20000618

0800348c <__ssputs_r>:
 800348c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003490:	688e      	ldr	r6, [r1, #8]
 8003492:	461f      	mov	r7, r3
 8003494:	42be      	cmp	r6, r7
 8003496:	680b      	ldr	r3, [r1, #0]
 8003498:	4682      	mov	sl, r0
 800349a:	460c      	mov	r4, r1
 800349c:	4690      	mov	r8, r2
 800349e:	d82d      	bhi.n	80034fc <__ssputs_r+0x70>
 80034a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80034a8:	d026      	beq.n	80034f8 <__ssputs_r+0x6c>
 80034aa:	6965      	ldr	r5, [r4, #20]
 80034ac:	6909      	ldr	r1, [r1, #16]
 80034ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034b2:	eba3 0901 	sub.w	r9, r3, r1
 80034b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80034ba:	1c7b      	adds	r3, r7, #1
 80034bc:	444b      	add	r3, r9
 80034be:	106d      	asrs	r5, r5, #1
 80034c0:	429d      	cmp	r5, r3
 80034c2:	bf38      	it	cc
 80034c4:	461d      	movcc	r5, r3
 80034c6:	0553      	lsls	r3, r2, #21
 80034c8:	d527      	bpl.n	800351a <__ssputs_r+0x8e>
 80034ca:	4629      	mov	r1, r5
 80034cc:	f7ff ff52 	bl	8003374 <_malloc_r>
 80034d0:	4606      	mov	r6, r0
 80034d2:	b360      	cbz	r0, 800352e <__ssputs_r+0xa2>
 80034d4:	6921      	ldr	r1, [r4, #16]
 80034d6:	464a      	mov	r2, r9
 80034d8:	f000 fae8 	bl	8003aac <memcpy>
 80034dc:	89a3      	ldrh	r3, [r4, #12]
 80034de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80034e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034e6:	81a3      	strh	r3, [r4, #12]
 80034e8:	6126      	str	r6, [r4, #16]
 80034ea:	6165      	str	r5, [r4, #20]
 80034ec:	444e      	add	r6, r9
 80034ee:	eba5 0509 	sub.w	r5, r5, r9
 80034f2:	6026      	str	r6, [r4, #0]
 80034f4:	60a5      	str	r5, [r4, #8]
 80034f6:	463e      	mov	r6, r7
 80034f8:	42be      	cmp	r6, r7
 80034fa:	d900      	bls.n	80034fe <__ssputs_r+0x72>
 80034fc:	463e      	mov	r6, r7
 80034fe:	6820      	ldr	r0, [r4, #0]
 8003500:	4632      	mov	r2, r6
 8003502:	4641      	mov	r1, r8
 8003504:	f000 faa8 	bl	8003a58 <memmove>
 8003508:	68a3      	ldr	r3, [r4, #8]
 800350a:	1b9b      	subs	r3, r3, r6
 800350c:	60a3      	str	r3, [r4, #8]
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	4433      	add	r3, r6
 8003512:	6023      	str	r3, [r4, #0]
 8003514:	2000      	movs	r0, #0
 8003516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800351a:	462a      	mov	r2, r5
 800351c:	f000 fad4 	bl	8003ac8 <_realloc_r>
 8003520:	4606      	mov	r6, r0
 8003522:	2800      	cmp	r0, #0
 8003524:	d1e0      	bne.n	80034e8 <__ssputs_r+0x5c>
 8003526:	6921      	ldr	r1, [r4, #16]
 8003528:	4650      	mov	r0, sl
 800352a:	f7ff feb7 	bl	800329c <_free_r>
 800352e:	230c      	movs	r3, #12
 8003530:	f8ca 3000 	str.w	r3, [sl]
 8003534:	89a3      	ldrh	r3, [r4, #12]
 8003536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800353a:	81a3      	strh	r3, [r4, #12]
 800353c:	f04f 30ff 	mov.w	r0, #4294967295
 8003540:	e7e9      	b.n	8003516 <__ssputs_r+0x8a>
	...

08003544 <_svfiprintf_r>:
 8003544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003548:	4698      	mov	r8, r3
 800354a:	898b      	ldrh	r3, [r1, #12]
 800354c:	061b      	lsls	r3, r3, #24
 800354e:	b09d      	sub	sp, #116	@ 0x74
 8003550:	4607      	mov	r7, r0
 8003552:	460d      	mov	r5, r1
 8003554:	4614      	mov	r4, r2
 8003556:	d510      	bpl.n	800357a <_svfiprintf_r+0x36>
 8003558:	690b      	ldr	r3, [r1, #16]
 800355a:	b973      	cbnz	r3, 800357a <_svfiprintf_r+0x36>
 800355c:	2140      	movs	r1, #64	@ 0x40
 800355e:	f7ff ff09 	bl	8003374 <_malloc_r>
 8003562:	6028      	str	r0, [r5, #0]
 8003564:	6128      	str	r0, [r5, #16]
 8003566:	b930      	cbnz	r0, 8003576 <_svfiprintf_r+0x32>
 8003568:	230c      	movs	r3, #12
 800356a:	603b      	str	r3, [r7, #0]
 800356c:	f04f 30ff 	mov.w	r0, #4294967295
 8003570:	b01d      	add	sp, #116	@ 0x74
 8003572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003576:	2340      	movs	r3, #64	@ 0x40
 8003578:	616b      	str	r3, [r5, #20]
 800357a:	2300      	movs	r3, #0
 800357c:	9309      	str	r3, [sp, #36]	@ 0x24
 800357e:	2320      	movs	r3, #32
 8003580:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003584:	f8cd 800c 	str.w	r8, [sp, #12]
 8003588:	2330      	movs	r3, #48	@ 0x30
 800358a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003728 <_svfiprintf_r+0x1e4>
 800358e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003592:	f04f 0901 	mov.w	r9, #1
 8003596:	4623      	mov	r3, r4
 8003598:	469a      	mov	sl, r3
 800359a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800359e:	b10a      	cbz	r2, 80035a4 <_svfiprintf_r+0x60>
 80035a0:	2a25      	cmp	r2, #37	@ 0x25
 80035a2:	d1f9      	bne.n	8003598 <_svfiprintf_r+0x54>
 80035a4:	ebba 0b04 	subs.w	fp, sl, r4
 80035a8:	d00b      	beq.n	80035c2 <_svfiprintf_r+0x7e>
 80035aa:	465b      	mov	r3, fp
 80035ac:	4622      	mov	r2, r4
 80035ae:	4629      	mov	r1, r5
 80035b0:	4638      	mov	r0, r7
 80035b2:	f7ff ff6b 	bl	800348c <__ssputs_r>
 80035b6:	3001      	adds	r0, #1
 80035b8:	f000 80a7 	beq.w	800370a <_svfiprintf_r+0x1c6>
 80035bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035be:	445a      	add	r2, fp
 80035c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80035c2:	f89a 3000 	ldrb.w	r3, [sl]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 809f 	beq.w	800370a <_svfiprintf_r+0x1c6>
 80035cc:	2300      	movs	r3, #0
 80035ce:	f04f 32ff 	mov.w	r2, #4294967295
 80035d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80035d6:	f10a 0a01 	add.w	sl, sl, #1
 80035da:	9304      	str	r3, [sp, #16]
 80035dc:	9307      	str	r3, [sp, #28]
 80035de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80035e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80035e4:	4654      	mov	r4, sl
 80035e6:	2205      	movs	r2, #5
 80035e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035ec:	484e      	ldr	r0, [pc, #312]	@ (8003728 <_svfiprintf_r+0x1e4>)
 80035ee:	f7fc fdf7 	bl	80001e0 <memchr>
 80035f2:	9a04      	ldr	r2, [sp, #16]
 80035f4:	b9d8      	cbnz	r0, 800362e <_svfiprintf_r+0xea>
 80035f6:	06d0      	lsls	r0, r2, #27
 80035f8:	bf44      	itt	mi
 80035fa:	2320      	movmi	r3, #32
 80035fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003600:	0711      	lsls	r1, r2, #28
 8003602:	bf44      	itt	mi
 8003604:	232b      	movmi	r3, #43	@ 0x2b
 8003606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800360a:	f89a 3000 	ldrb.w	r3, [sl]
 800360e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003610:	d015      	beq.n	800363e <_svfiprintf_r+0xfa>
 8003612:	9a07      	ldr	r2, [sp, #28]
 8003614:	4654      	mov	r4, sl
 8003616:	2000      	movs	r0, #0
 8003618:	f04f 0c0a 	mov.w	ip, #10
 800361c:	4621      	mov	r1, r4
 800361e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003622:	3b30      	subs	r3, #48	@ 0x30
 8003624:	2b09      	cmp	r3, #9
 8003626:	d94b      	bls.n	80036c0 <_svfiprintf_r+0x17c>
 8003628:	b1b0      	cbz	r0, 8003658 <_svfiprintf_r+0x114>
 800362a:	9207      	str	r2, [sp, #28]
 800362c:	e014      	b.n	8003658 <_svfiprintf_r+0x114>
 800362e:	eba0 0308 	sub.w	r3, r0, r8
 8003632:	fa09 f303 	lsl.w	r3, r9, r3
 8003636:	4313      	orrs	r3, r2
 8003638:	9304      	str	r3, [sp, #16]
 800363a:	46a2      	mov	sl, r4
 800363c:	e7d2      	b.n	80035e4 <_svfiprintf_r+0xa0>
 800363e:	9b03      	ldr	r3, [sp, #12]
 8003640:	1d19      	adds	r1, r3, #4
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	9103      	str	r1, [sp, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	bfbb      	ittet	lt
 800364a:	425b      	neglt	r3, r3
 800364c:	f042 0202 	orrlt.w	r2, r2, #2
 8003650:	9307      	strge	r3, [sp, #28]
 8003652:	9307      	strlt	r3, [sp, #28]
 8003654:	bfb8      	it	lt
 8003656:	9204      	strlt	r2, [sp, #16]
 8003658:	7823      	ldrb	r3, [r4, #0]
 800365a:	2b2e      	cmp	r3, #46	@ 0x2e
 800365c:	d10a      	bne.n	8003674 <_svfiprintf_r+0x130>
 800365e:	7863      	ldrb	r3, [r4, #1]
 8003660:	2b2a      	cmp	r3, #42	@ 0x2a
 8003662:	d132      	bne.n	80036ca <_svfiprintf_r+0x186>
 8003664:	9b03      	ldr	r3, [sp, #12]
 8003666:	1d1a      	adds	r2, r3, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	9203      	str	r2, [sp, #12]
 800366c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003670:	3402      	adds	r4, #2
 8003672:	9305      	str	r3, [sp, #20]
 8003674:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003738 <_svfiprintf_r+0x1f4>
 8003678:	7821      	ldrb	r1, [r4, #0]
 800367a:	2203      	movs	r2, #3
 800367c:	4650      	mov	r0, sl
 800367e:	f7fc fdaf 	bl	80001e0 <memchr>
 8003682:	b138      	cbz	r0, 8003694 <_svfiprintf_r+0x150>
 8003684:	9b04      	ldr	r3, [sp, #16]
 8003686:	eba0 000a 	sub.w	r0, r0, sl
 800368a:	2240      	movs	r2, #64	@ 0x40
 800368c:	4082      	lsls	r2, r0
 800368e:	4313      	orrs	r3, r2
 8003690:	3401      	adds	r4, #1
 8003692:	9304      	str	r3, [sp, #16]
 8003694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003698:	4824      	ldr	r0, [pc, #144]	@ (800372c <_svfiprintf_r+0x1e8>)
 800369a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800369e:	2206      	movs	r2, #6
 80036a0:	f7fc fd9e 	bl	80001e0 <memchr>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d036      	beq.n	8003716 <_svfiprintf_r+0x1d2>
 80036a8:	4b21      	ldr	r3, [pc, #132]	@ (8003730 <_svfiprintf_r+0x1ec>)
 80036aa:	bb1b      	cbnz	r3, 80036f4 <_svfiprintf_r+0x1b0>
 80036ac:	9b03      	ldr	r3, [sp, #12]
 80036ae:	3307      	adds	r3, #7
 80036b0:	f023 0307 	bic.w	r3, r3, #7
 80036b4:	3308      	adds	r3, #8
 80036b6:	9303      	str	r3, [sp, #12]
 80036b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036ba:	4433      	add	r3, r6
 80036bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80036be:	e76a      	b.n	8003596 <_svfiprintf_r+0x52>
 80036c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80036c4:	460c      	mov	r4, r1
 80036c6:	2001      	movs	r0, #1
 80036c8:	e7a8      	b.n	800361c <_svfiprintf_r+0xd8>
 80036ca:	2300      	movs	r3, #0
 80036cc:	3401      	adds	r4, #1
 80036ce:	9305      	str	r3, [sp, #20]
 80036d0:	4619      	mov	r1, r3
 80036d2:	f04f 0c0a 	mov.w	ip, #10
 80036d6:	4620      	mov	r0, r4
 80036d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036dc:	3a30      	subs	r2, #48	@ 0x30
 80036de:	2a09      	cmp	r2, #9
 80036e0:	d903      	bls.n	80036ea <_svfiprintf_r+0x1a6>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0c6      	beq.n	8003674 <_svfiprintf_r+0x130>
 80036e6:	9105      	str	r1, [sp, #20]
 80036e8:	e7c4      	b.n	8003674 <_svfiprintf_r+0x130>
 80036ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80036ee:	4604      	mov	r4, r0
 80036f0:	2301      	movs	r3, #1
 80036f2:	e7f0      	b.n	80036d6 <_svfiprintf_r+0x192>
 80036f4:	ab03      	add	r3, sp, #12
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	462a      	mov	r2, r5
 80036fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <_svfiprintf_r+0x1f0>)
 80036fc:	a904      	add	r1, sp, #16
 80036fe:	4638      	mov	r0, r7
 8003700:	f3af 8000 	nop.w
 8003704:	1c42      	adds	r2, r0, #1
 8003706:	4606      	mov	r6, r0
 8003708:	d1d6      	bne.n	80036b8 <_svfiprintf_r+0x174>
 800370a:	89ab      	ldrh	r3, [r5, #12]
 800370c:	065b      	lsls	r3, r3, #25
 800370e:	f53f af2d 	bmi.w	800356c <_svfiprintf_r+0x28>
 8003712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003714:	e72c      	b.n	8003570 <_svfiprintf_r+0x2c>
 8003716:	ab03      	add	r3, sp, #12
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	462a      	mov	r2, r5
 800371c:	4b05      	ldr	r3, [pc, #20]	@ (8003734 <_svfiprintf_r+0x1f0>)
 800371e:	a904      	add	r1, sp, #16
 8003720:	4638      	mov	r0, r7
 8003722:	f000 f879 	bl	8003818 <_printf_i>
 8003726:	e7ed      	b.n	8003704 <_svfiprintf_r+0x1c0>
 8003728:	08003ea0 	.word	0x08003ea0
 800372c:	08003eaa 	.word	0x08003eaa
 8003730:	00000000 	.word	0x00000000
 8003734:	0800348d 	.word	0x0800348d
 8003738:	08003ea6 	.word	0x08003ea6

0800373c <_printf_common>:
 800373c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003740:	4616      	mov	r6, r2
 8003742:	4698      	mov	r8, r3
 8003744:	688a      	ldr	r2, [r1, #8]
 8003746:	690b      	ldr	r3, [r1, #16]
 8003748:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800374c:	4293      	cmp	r3, r2
 800374e:	bfb8      	it	lt
 8003750:	4613      	movlt	r3, r2
 8003752:	6033      	str	r3, [r6, #0]
 8003754:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003758:	4607      	mov	r7, r0
 800375a:	460c      	mov	r4, r1
 800375c:	b10a      	cbz	r2, 8003762 <_printf_common+0x26>
 800375e:	3301      	adds	r3, #1
 8003760:	6033      	str	r3, [r6, #0]
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	0699      	lsls	r1, r3, #26
 8003766:	bf42      	ittt	mi
 8003768:	6833      	ldrmi	r3, [r6, #0]
 800376a:	3302      	addmi	r3, #2
 800376c:	6033      	strmi	r3, [r6, #0]
 800376e:	6825      	ldr	r5, [r4, #0]
 8003770:	f015 0506 	ands.w	r5, r5, #6
 8003774:	d106      	bne.n	8003784 <_printf_common+0x48>
 8003776:	f104 0a19 	add.w	sl, r4, #25
 800377a:	68e3      	ldr	r3, [r4, #12]
 800377c:	6832      	ldr	r2, [r6, #0]
 800377e:	1a9b      	subs	r3, r3, r2
 8003780:	42ab      	cmp	r3, r5
 8003782:	dc26      	bgt.n	80037d2 <_printf_common+0x96>
 8003784:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003788:	6822      	ldr	r2, [r4, #0]
 800378a:	3b00      	subs	r3, #0
 800378c:	bf18      	it	ne
 800378e:	2301      	movne	r3, #1
 8003790:	0692      	lsls	r2, r2, #26
 8003792:	d42b      	bmi.n	80037ec <_printf_common+0xb0>
 8003794:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003798:	4641      	mov	r1, r8
 800379a:	4638      	mov	r0, r7
 800379c:	47c8      	blx	r9
 800379e:	3001      	adds	r0, #1
 80037a0:	d01e      	beq.n	80037e0 <_printf_common+0xa4>
 80037a2:	6823      	ldr	r3, [r4, #0]
 80037a4:	6922      	ldr	r2, [r4, #16]
 80037a6:	f003 0306 	and.w	r3, r3, #6
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	bf02      	ittt	eq
 80037ae:	68e5      	ldreq	r5, [r4, #12]
 80037b0:	6833      	ldreq	r3, [r6, #0]
 80037b2:	1aed      	subeq	r5, r5, r3
 80037b4:	68a3      	ldr	r3, [r4, #8]
 80037b6:	bf0c      	ite	eq
 80037b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037bc:	2500      	movne	r5, #0
 80037be:	4293      	cmp	r3, r2
 80037c0:	bfc4      	itt	gt
 80037c2:	1a9b      	subgt	r3, r3, r2
 80037c4:	18ed      	addgt	r5, r5, r3
 80037c6:	2600      	movs	r6, #0
 80037c8:	341a      	adds	r4, #26
 80037ca:	42b5      	cmp	r5, r6
 80037cc:	d11a      	bne.n	8003804 <_printf_common+0xc8>
 80037ce:	2000      	movs	r0, #0
 80037d0:	e008      	b.n	80037e4 <_printf_common+0xa8>
 80037d2:	2301      	movs	r3, #1
 80037d4:	4652      	mov	r2, sl
 80037d6:	4641      	mov	r1, r8
 80037d8:	4638      	mov	r0, r7
 80037da:	47c8      	blx	r9
 80037dc:	3001      	adds	r0, #1
 80037de:	d103      	bne.n	80037e8 <_printf_common+0xac>
 80037e0:	f04f 30ff 	mov.w	r0, #4294967295
 80037e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e8:	3501      	adds	r5, #1
 80037ea:	e7c6      	b.n	800377a <_printf_common+0x3e>
 80037ec:	18e1      	adds	r1, r4, r3
 80037ee:	1c5a      	adds	r2, r3, #1
 80037f0:	2030      	movs	r0, #48	@ 0x30
 80037f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80037f6:	4422      	add	r2, r4
 80037f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80037fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003800:	3302      	adds	r3, #2
 8003802:	e7c7      	b.n	8003794 <_printf_common+0x58>
 8003804:	2301      	movs	r3, #1
 8003806:	4622      	mov	r2, r4
 8003808:	4641      	mov	r1, r8
 800380a:	4638      	mov	r0, r7
 800380c:	47c8      	blx	r9
 800380e:	3001      	adds	r0, #1
 8003810:	d0e6      	beq.n	80037e0 <_printf_common+0xa4>
 8003812:	3601      	adds	r6, #1
 8003814:	e7d9      	b.n	80037ca <_printf_common+0x8e>
	...

08003818 <_printf_i>:
 8003818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800381c:	7e0f      	ldrb	r7, [r1, #24]
 800381e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003820:	2f78      	cmp	r7, #120	@ 0x78
 8003822:	4691      	mov	r9, r2
 8003824:	4680      	mov	r8, r0
 8003826:	460c      	mov	r4, r1
 8003828:	469a      	mov	sl, r3
 800382a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800382e:	d807      	bhi.n	8003840 <_printf_i+0x28>
 8003830:	2f62      	cmp	r7, #98	@ 0x62
 8003832:	d80a      	bhi.n	800384a <_printf_i+0x32>
 8003834:	2f00      	cmp	r7, #0
 8003836:	f000 80d2 	beq.w	80039de <_printf_i+0x1c6>
 800383a:	2f58      	cmp	r7, #88	@ 0x58
 800383c:	f000 80b9 	beq.w	80039b2 <_printf_i+0x19a>
 8003840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003844:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003848:	e03a      	b.n	80038c0 <_printf_i+0xa8>
 800384a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800384e:	2b15      	cmp	r3, #21
 8003850:	d8f6      	bhi.n	8003840 <_printf_i+0x28>
 8003852:	a101      	add	r1, pc, #4	@ (adr r1, 8003858 <_printf_i+0x40>)
 8003854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003858:	080038b1 	.word	0x080038b1
 800385c:	080038c5 	.word	0x080038c5
 8003860:	08003841 	.word	0x08003841
 8003864:	08003841 	.word	0x08003841
 8003868:	08003841 	.word	0x08003841
 800386c:	08003841 	.word	0x08003841
 8003870:	080038c5 	.word	0x080038c5
 8003874:	08003841 	.word	0x08003841
 8003878:	08003841 	.word	0x08003841
 800387c:	08003841 	.word	0x08003841
 8003880:	08003841 	.word	0x08003841
 8003884:	080039c5 	.word	0x080039c5
 8003888:	080038ef 	.word	0x080038ef
 800388c:	0800397f 	.word	0x0800397f
 8003890:	08003841 	.word	0x08003841
 8003894:	08003841 	.word	0x08003841
 8003898:	080039e7 	.word	0x080039e7
 800389c:	08003841 	.word	0x08003841
 80038a0:	080038ef 	.word	0x080038ef
 80038a4:	08003841 	.word	0x08003841
 80038a8:	08003841 	.word	0x08003841
 80038ac:	08003987 	.word	0x08003987
 80038b0:	6833      	ldr	r3, [r6, #0]
 80038b2:	1d1a      	adds	r2, r3, #4
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6032      	str	r2, [r6, #0]
 80038b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038c0:	2301      	movs	r3, #1
 80038c2:	e09d      	b.n	8003a00 <_printf_i+0x1e8>
 80038c4:	6833      	ldr	r3, [r6, #0]
 80038c6:	6820      	ldr	r0, [r4, #0]
 80038c8:	1d19      	adds	r1, r3, #4
 80038ca:	6031      	str	r1, [r6, #0]
 80038cc:	0606      	lsls	r6, r0, #24
 80038ce:	d501      	bpl.n	80038d4 <_printf_i+0xbc>
 80038d0:	681d      	ldr	r5, [r3, #0]
 80038d2:	e003      	b.n	80038dc <_printf_i+0xc4>
 80038d4:	0645      	lsls	r5, r0, #25
 80038d6:	d5fb      	bpl.n	80038d0 <_printf_i+0xb8>
 80038d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80038dc:	2d00      	cmp	r5, #0
 80038de:	da03      	bge.n	80038e8 <_printf_i+0xd0>
 80038e0:	232d      	movs	r3, #45	@ 0x2d
 80038e2:	426d      	negs	r5, r5
 80038e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038e8:	4859      	ldr	r0, [pc, #356]	@ (8003a50 <_printf_i+0x238>)
 80038ea:	230a      	movs	r3, #10
 80038ec:	e011      	b.n	8003912 <_printf_i+0xfa>
 80038ee:	6821      	ldr	r1, [r4, #0]
 80038f0:	6833      	ldr	r3, [r6, #0]
 80038f2:	0608      	lsls	r0, r1, #24
 80038f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80038f8:	d402      	bmi.n	8003900 <_printf_i+0xe8>
 80038fa:	0649      	lsls	r1, r1, #25
 80038fc:	bf48      	it	mi
 80038fe:	b2ad      	uxthmi	r5, r5
 8003900:	2f6f      	cmp	r7, #111	@ 0x6f
 8003902:	4853      	ldr	r0, [pc, #332]	@ (8003a50 <_printf_i+0x238>)
 8003904:	6033      	str	r3, [r6, #0]
 8003906:	bf14      	ite	ne
 8003908:	230a      	movne	r3, #10
 800390a:	2308      	moveq	r3, #8
 800390c:	2100      	movs	r1, #0
 800390e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003912:	6866      	ldr	r6, [r4, #4]
 8003914:	60a6      	str	r6, [r4, #8]
 8003916:	2e00      	cmp	r6, #0
 8003918:	bfa2      	ittt	ge
 800391a:	6821      	ldrge	r1, [r4, #0]
 800391c:	f021 0104 	bicge.w	r1, r1, #4
 8003920:	6021      	strge	r1, [r4, #0]
 8003922:	b90d      	cbnz	r5, 8003928 <_printf_i+0x110>
 8003924:	2e00      	cmp	r6, #0
 8003926:	d04b      	beq.n	80039c0 <_printf_i+0x1a8>
 8003928:	4616      	mov	r6, r2
 800392a:	fbb5 f1f3 	udiv	r1, r5, r3
 800392e:	fb03 5711 	mls	r7, r3, r1, r5
 8003932:	5dc7      	ldrb	r7, [r0, r7]
 8003934:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003938:	462f      	mov	r7, r5
 800393a:	42bb      	cmp	r3, r7
 800393c:	460d      	mov	r5, r1
 800393e:	d9f4      	bls.n	800392a <_printf_i+0x112>
 8003940:	2b08      	cmp	r3, #8
 8003942:	d10b      	bne.n	800395c <_printf_i+0x144>
 8003944:	6823      	ldr	r3, [r4, #0]
 8003946:	07df      	lsls	r7, r3, #31
 8003948:	d508      	bpl.n	800395c <_printf_i+0x144>
 800394a:	6923      	ldr	r3, [r4, #16]
 800394c:	6861      	ldr	r1, [r4, #4]
 800394e:	4299      	cmp	r1, r3
 8003950:	bfde      	ittt	le
 8003952:	2330      	movle	r3, #48	@ 0x30
 8003954:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003958:	f106 36ff 	addle.w	r6, r6, #4294967295
 800395c:	1b92      	subs	r2, r2, r6
 800395e:	6122      	str	r2, [r4, #16]
 8003960:	f8cd a000 	str.w	sl, [sp]
 8003964:	464b      	mov	r3, r9
 8003966:	aa03      	add	r2, sp, #12
 8003968:	4621      	mov	r1, r4
 800396a:	4640      	mov	r0, r8
 800396c:	f7ff fee6 	bl	800373c <_printf_common>
 8003970:	3001      	adds	r0, #1
 8003972:	d14a      	bne.n	8003a0a <_printf_i+0x1f2>
 8003974:	f04f 30ff 	mov.w	r0, #4294967295
 8003978:	b004      	add	sp, #16
 800397a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	f043 0320 	orr.w	r3, r3, #32
 8003984:	6023      	str	r3, [r4, #0]
 8003986:	4833      	ldr	r0, [pc, #204]	@ (8003a54 <_printf_i+0x23c>)
 8003988:	2778      	movs	r7, #120	@ 0x78
 800398a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	6831      	ldr	r1, [r6, #0]
 8003992:	061f      	lsls	r7, r3, #24
 8003994:	f851 5b04 	ldr.w	r5, [r1], #4
 8003998:	d402      	bmi.n	80039a0 <_printf_i+0x188>
 800399a:	065f      	lsls	r7, r3, #25
 800399c:	bf48      	it	mi
 800399e:	b2ad      	uxthmi	r5, r5
 80039a0:	6031      	str	r1, [r6, #0]
 80039a2:	07d9      	lsls	r1, r3, #31
 80039a4:	bf44      	itt	mi
 80039a6:	f043 0320 	orrmi.w	r3, r3, #32
 80039aa:	6023      	strmi	r3, [r4, #0]
 80039ac:	b11d      	cbz	r5, 80039b6 <_printf_i+0x19e>
 80039ae:	2310      	movs	r3, #16
 80039b0:	e7ac      	b.n	800390c <_printf_i+0xf4>
 80039b2:	4827      	ldr	r0, [pc, #156]	@ (8003a50 <_printf_i+0x238>)
 80039b4:	e7e9      	b.n	800398a <_printf_i+0x172>
 80039b6:	6823      	ldr	r3, [r4, #0]
 80039b8:	f023 0320 	bic.w	r3, r3, #32
 80039bc:	6023      	str	r3, [r4, #0]
 80039be:	e7f6      	b.n	80039ae <_printf_i+0x196>
 80039c0:	4616      	mov	r6, r2
 80039c2:	e7bd      	b.n	8003940 <_printf_i+0x128>
 80039c4:	6833      	ldr	r3, [r6, #0]
 80039c6:	6825      	ldr	r5, [r4, #0]
 80039c8:	6961      	ldr	r1, [r4, #20]
 80039ca:	1d18      	adds	r0, r3, #4
 80039cc:	6030      	str	r0, [r6, #0]
 80039ce:	062e      	lsls	r6, r5, #24
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	d501      	bpl.n	80039d8 <_printf_i+0x1c0>
 80039d4:	6019      	str	r1, [r3, #0]
 80039d6:	e002      	b.n	80039de <_printf_i+0x1c6>
 80039d8:	0668      	lsls	r0, r5, #25
 80039da:	d5fb      	bpl.n	80039d4 <_printf_i+0x1bc>
 80039dc:	8019      	strh	r1, [r3, #0]
 80039de:	2300      	movs	r3, #0
 80039e0:	6123      	str	r3, [r4, #16]
 80039e2:	4616      	mov	r6, r2
 80039e4:	e7bc      	b.n	8003960 <_printf_i+0x148>
 80039e6:	6833      	ldr	r3, [r6, #0]
 80039e8:	1d1a      	adds	r2, r3, #4
 80039ea:	6032      	str	r2, [r6, #0]
 80039ec:	681e      	ldr	r6, [r3, #0]
 80039ee:	6862      	ldr	r2, [r4, #4]
 80039f0:	2100      	movs	r1, #0
 80039f2:	4630      	mov	r0, r6
 80039f4:	f7fc fbf4 	bl	80001e0 <memchr>
 80039f8:	b108      	cbz	r0, 80039fe <_printf_i+0x1e6>
 80039fa:	1b80      	subs	r0, r0, r6
 80039fc:	6060      	str	r0, [r4, #4]
 80039fe:	6863      	ldr	r3, [r4, #4]
 8003a00:	6123      	str	r3, [r4, #16]
 8003a02:	2300      	movs	r3, #0
 8003a04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a08:	e7aa      	b.n	8003960 <_printf_i+0x148>
 8003a0a:	6923      	ldr	r3, [r4, #16]
 8003a0c:	4632      	mov	r2, r6
 8003a0e:	4649      	mov	r1, r9
 8003a10:	4640      	mov	r0, r8
 8003a12:	47d0      	blx	sl
 8003a14:	3001      	adds	r0, #1
 8003a16:	d0ad      	beq.n	8003974 <_printf_i+0x15c>
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	079b      	lsls	r3, r3, #30
 8003a1c:	d413      	bmi.n	8003a46 <_printf_i+0x22e>
 8003a1e:	68e0      	ldr	r0, [r4, #12]
 8003a20:	9b03      	ldr	r3, [sp, #12]
 8003a22:	4298      	cmp	r0, r3
 8003a24:	bfb8      	it	lt
 8003a26:	4618      	movlt	r0, r3
 8003a28:	e7a6      	b.n	8003978 <_printf_i+0x160>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	4632      	mov	r2, r6
 8003a2e:	4649      	mov	r1, r9
 8003a30:	4640      	mov	r0, r8
 8003a32:	47d0      	blx	sl
 8003a34:	3001      	adds	r0, #1
 8003a36:	d09d      	beq.n	8003974 <_printf_i+0x15c>
 8003a38:	3501      	adds	r5, #1
 8003a3a:	68e3      	ldr	r3, [r4, #12]
 8003a3c:	9903      	ldr	r1, [sp, #12]
 8003a3e:	1a5b      	subs	r3, r3, r1
 8003a40:	42ab      	cmp	r3, r5
 8003a42:	dcf2      	bgt.n	8003a2a <_printf_i+0x212>
 8003a44:	e7eb      	b.n	8003a1e <_printf_i+0x206>
 8003a46:	2500      	movs	r5, #0
 8003a48:	f104 0619 	add.w	r6, r4, #25
 8003a4c:	e7f5      	b.n	8003a3a <_printf_i+0x222>
 8003a4e:	bf00      	nop
 8003a50:	08003eb1 	.word	0x08003eb1
 8003a54:	08003ec2 	.word	0x08003ec2

08003a58 <memmove>:
 8003a58:	4288      	cmp	r0, r1
 8003a5a:	b510      	push	{r4, lr}
 8003a5c:	eb01 0402 	add.w	r4, r1, r2
 8003a60:	d902      	bls.n	8003a68 <memmove+0x10>
 8003a62:	4284      	cmp	r4, r0
 8003a64:	4623      	mov	r3, r4
 8003a66:	d807      	bhi.n	8003a78 <memmove+0x20>
 8003a68:	1e43      	subs	r3, r0, #1
 8003a6a:	42a1      	cmp	r1, r4
 8003a6c:	d008      	beq.n	8003a80 <memmove+0x28>
 8003a6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a76:	e7f8      	b.n	8003a6a <memmove+0x12>
 8003a78:	4402      	add	r2, r0
 8003a7a:	4601      	mov	r1, r0
 8003a7c:	428a      	cmp	r2, r1
 8003a7e:	d100      	bne.n	8003a82 <memmove+0x2a>
 8003a80:	bd10      	pop	{r4, pc}
 8003a82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003a8a:	e7f7      	b.n	8003a7c <memmove+0x24>

08003a8c <_sbrk_r>:
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	4d06      	ldr	r5, [pc, #24]	@ (8003aa8 <_sbrk_r+0x1c>)
 8003a90:	2300      	movs	r3, #0
 8003a92:	4604      	mov	r4, r0
 8003a94:	4608      	mov	r0, r1
 8003a96:	602b      	str	r3, [r5, #0]
 8003a98:	f7fd ff10 	bl	80018bc <_sbrk>
 8003a9c:	1c43      	adds	r3, r0, #1
 8003a9e:	d102      	bne.n	8003aa6 <_sbrk_r+0x1a>
 8003aa0:	682b      	ldr	r3, [r5, #0]
 8003aa2:	b103      	cbz	r3, 8003aa6 <_sbrk_r+0x1a>
 8003aa4:	6023      	str	r3, [r4, #0]
 8003aa6:	bd38      	pop	{r3, r4, r5, pc}
 8003aa8:	20000614 	.word	0x20000614

08003aac <memcpy>:
 8003aac:	440a      	add	r2, r1
 8003aae:	4291      	cmp	r1, r2
 8003ab0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ab4:	d100      	bne.n	8003ab8 <memcpy+0xc>
 8003ab6:	4770      	bx	lr
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003abe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ac2:	4291      	cmp	r1, r2
 8003ac4:	d1f9      	bne.n	8003aba <memcpy+0xe>
 8003ac6:	bd10      	pop	{r4, pc}

08003ac8 <_realloc_r>:
 8003ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003acc:	4680      	mov	r8, r0
 8003ace:	4615      	mov	r5, r2
 8003ad0:	460c      	mov	r4, r1
 8003ad2:	b921      	cbnz	r1, 8003ade <_realloc_r+0x16>
 8003ad4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ad8:	4611      	mov	r1, r2
 8003ada:	f7ff bc4b 	b.w	8003374 <_malloc_r>
 8003ade:	b92a      	cbnz	r2, 8003aec <_realloc_r+0x24>
 8003ae0:	f7ff fbdc 	bl	800329c <_free_r>
 8003ae4:	2400      	movs	r4, #0
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aec:	f000 f81a 	bl	8003b24 <_malloc_usable_size_r>
 8003af0:	4285      	cmp	r5, r0
 8003af2:	4606      	mov	r6, r0
 8003af4:	d802      	bhi.n	8003afc <_realloc_r+0x34>
 8003af6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003afa:	d8f4      	bhi.n	8003ae6 <_realloc_r+0x1e>
 8003afc:	4629      	mov	r1, r5
 8003afe:	4640      	mov	r0, r8
 8003b00:	f7ff fc38 	bl	8003374 <_malloc_r>
 8003b04:	4607      	mov	r7, r0
 8003b06:	2800      	cmp	r0, #0
 8003b08:	d0ec      	beq.n	8003ae4 <_realloc_r+0x1c>
 8003b0a:	42b5      	cmp	r5, r6
 8003b0c:	462a      	mov	r2, r5
 8003b0e:	4621      	mov	r1, r4
 8003b10:	bf28      	it	cs
 8003b12:	4632      	movcs	r2, r6
 8003b14:	f7ff ffca 	bl	8003aac <memcpy>
 8003b18:	4621      	mov	r1, r4
 8003b1a:	4640      	mov	r0, r8
 8003b1c:	f7ff fbbe 	bl	800329c <_free_r>
 8003b20:	463c      	mov	r4, r7
 8003b22:	e7e0      	b.n	8003ae6 <_realloc_r+0x1e>

08003b24 <_malloc_usable_size_r>:
 8003b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b28:	1f18      	subs	r0, r3, #4
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	bfbc      	itt	lt
 8003b2e:	580b      	ldrlt	r3, [r1, r0]
 8003b30:	18c0      	addlt	r0, r0, r3
 8003b32:	4770      	bx	lr

08003b34 <_init>:
 8003b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b36:	bf00      	nop
 8003b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b3a:	bc08      	pop	{r3}
 8003b3c:	469e      	mov	lr, r3
 8003b3e:	4770      	bx	lr

08003b40 <_fini>:
 8003b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b42:	bf00      	nop
 8003b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b46:	bc08      	pop	{r3}
 8003b48:	469e      	mov	lr, r3
 8003b4a:	4770      	bx	lr
