Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/microSDVerilog.cgp.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcmadv_v13_1:1.0' within
   repository.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcm_fc_v13_1:1.0' within
   repository.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Architecture Wizard completed successfully.
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'microSDVerilog'.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Architecture Wizard completed successfully.
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'microSDVerilog'.
Closed project file.
