Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:24:16 2023
| Host         : LiweX-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   439 |
|    Minimum number of control sets                        |   439 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   439 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   390 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             167 |          106 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4578 |         2705 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------+--------------------------+------------------+----------------+--------------+
|        Clock Signal        |                    Enable Signal                   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+----------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out64MHz | uartSuod/fifo_rx_unit/w_ptr_reg[3]_i_1_n_0         | i_reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | suod1/empty_reg_reg                                | i_reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | suod1/FSM_sequential_state_reg[3]_i_1_n_0          | i_reset_IBUF             |                3 |              4 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_tx_unit/E[0]                         | i_reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_tx_unit/s_next                       | i_reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_tx_unit/empty_reg_reg                | i_reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_rx_unit/s_next                       | i_reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[109][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/E[0]                             | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_67[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_60[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_61[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_80[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_81[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_89[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_9[0]             | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_94[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_59[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_71[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_77[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_83[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_52[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_54[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_50[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_7[0]             | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_70[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_64[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_69[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_76[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_tx_unit/b_next_0                     | i_reset_IBUF             |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | suod1/bootload_byte_next                           | i_reset_IBUF             |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | suod1/enable_write_de_suod_a_bootloader            | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_rx_unit/b_next                       | i_reset_IBUF             |                2 |              8 |         4.00 |
| ~clk_wiz/inst/clk_out64MHz |                                                    | MIPS/ex_mem_latch/SR[0]  |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[0][7]_i_1_n_0   | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[100][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[104][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[102][7]_i_1_n_0 | suod1/SR[0]              |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[101][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[103][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[105][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[106][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[138][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[137][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[144][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[128][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[121][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[142][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[146][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[147][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[13][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[14][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[112][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[131][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[150][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[17][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[107][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[120][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[108][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[122][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[140][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[141][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[151][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[152][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[114][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[116][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[133][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[119][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[136][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[130][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[148][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[139][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[127][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[115][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[111][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[118][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[129][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[12][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[132][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[10][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[124][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[135][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[143][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[149][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[145][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[117][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[110][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[113][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[11][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[123][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[125][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[126][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[134][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[176][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[174][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[178][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[179][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[180][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[157][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[182][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[184][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[172][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[153][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[177][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[185][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[16][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[187][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[186][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[189][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[18][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[190][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[162][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[168][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[181][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[183][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[164][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[165][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[188][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[15][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[154][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[159][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[156][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[166][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[167][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[170][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[173][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[160][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[163][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[169][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[171][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[155][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[175][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[158][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[161][7]_i_1_n_0 | suod1/SR[0]              |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[206][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[195][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[218][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[229][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[230][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[232][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[212][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[191][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[19][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[198][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[211][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[1][7]_i_1_n_0   | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[197][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[208][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[219][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[224][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[234][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[199][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[220][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[217][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[21][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[223][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[192][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[196][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[215][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[225][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[205][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[226][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[201][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[200][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[222][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[216][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[227][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[209][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[22][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[213][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[207][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[231][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[210][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[193][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[204][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[20][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[228][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[202][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[214][7]_i_1_n_0 | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[221][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[203][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[233][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[194][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[254][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[251][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[255][7]_i_2_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[25][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[26][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[237][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[28][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[2][7]_i_1_n_0   | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[248][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[32][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[35][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[236][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[240][7]_i_1_n_0 | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[243][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[246][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[242][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[253][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[238][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[241][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[27][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[244][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[29][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[31][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[245][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[249][7]_i_1_n_0 | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[23][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[235][7]_i_1_n_0 | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[30][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[33][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[34][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[24][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[250][7]_i_1_n_0 | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[252][7]_i_1_n_0 | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[247][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[239][7]_i_1_n_0 | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[75][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[76][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[80][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[40][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[3][7]_i_1_n_0   | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[55][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[47][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[60][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[70][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[59][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[81][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[82][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[45][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[52][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[79][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[7][7]_i_1_n_0   | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[77][7]_i_1_n_0  | suod1/SR[0]              |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[5][7]_i_1_n_0   | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[56][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[62][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[72][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[48][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[78][7]_i_1_n_0  | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[42][7]_i_1_n_0  | suod1/SR[0]              |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[46][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[4][7]_i_1_n_0   | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[37][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[54][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[65][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[39][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[44][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[49][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[61][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[67][7]_i_1_n_0  | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[43][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[68][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[69][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[6][7]_i_1_n_0   | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[71][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[36][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[38][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[51][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[53][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[58][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[66][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[50][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[57][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[73][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[74][7]_i_1_n_0  | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[64][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[41][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[63][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[96][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[8][7]_i_1_n_0   | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[89][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[83][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[86][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[95][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[98][7]_i_1_n_0  | suod1/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[99][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[87][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[91][7]_i_1_n_0  | suod1/SR[0]              |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[9][7]_i_1_n_0   | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[93][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[84][7]_i_1_n_0  | suod1/SR[0]              |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[97][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[90][7]_i_1_n_0  | suod1/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[85][7]_i_1_n_0  | suod1/SR[0]              |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[92][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[94][7]_i_1_n_0  | suod1/SR[0]              |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/IF/mem_inst/mem_instrucciones[88][7]_i_1_n_0  | suod1/SR[0]              |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_0[0]             | suod1/i_reset0           |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_101[0]           | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_1[0]             | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_102[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_103[0]           | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_104[0]           | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_105[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_10[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_100[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_48[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_12[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_49[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_46[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_5[0]             | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_37[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_121[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_120[0]           | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_11[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_124[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_26[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_21[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_106[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_14[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_123[0]           | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_22[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_126[0]           | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_2[0]             | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_111[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_15[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_31[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_110[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_117[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_13[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_107[0]           | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_108[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_23[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_115[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_116[0]           | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_17[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_24[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_16[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_27[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_32[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_33[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_119[0]           | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_118[0]           | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_18[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_38[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_39[0]            | suod1/i_reset0           |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_4[0]             | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_44[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_109[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_122[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_112[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_25[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_40[0]            | suod1/i_reset0           |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_28[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_125[0]           | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_20[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_29[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_114[0]           | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_34[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_35[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_42[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_3[0]             | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_36[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_43[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_113[0]           | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_19[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_45[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_30[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_47[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_41[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_92[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_66[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_88[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_58[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_85[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_90[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_74[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_6[0]             | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_75[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_63[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_8[0]             | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_65[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_82[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_86[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_87[0]            | suod1/i_reset0           |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_93[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_62[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_51[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_56[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_91[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_53[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_57[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_72[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_55[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_78[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_95[0]            | suod1/i_reset0           |                7 |              8 |         1.14 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_68[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_79[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_84[0]            | suod1/i_reset0           |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_73[0]            | suod1/i_reset0           |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_96[0]            | suod1/i_reset0           |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_97[0]            | suod1/i_reset0           |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_98[0]            | suod1/i_reset0           |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/ex_mem_latch/data_reg_reg[4]_99[0]            | suod1/i_reset0           |                8 |              8 |         1.00 |
|  clk_wiz/inst/clk_out64MHz | suod1/debug_direcc_reg_next_0                      | i_reset_IBUF             |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out64MHz | uartSuod/uart_rx_unit/wr_en                        |                          |                2 |             12 |         6.00 |
|  clk_wiz/inst/clk_out64MHz | separadorDeBytes/wr_en__0                          |                          |                2 |             12 |         6.00 |
| ~clk_wiz/inst/clk_out64MHz |                                                    | MIPS/ex_mem_latch/SR[1]  |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out64MHz | suod1/led_next                                     | i_reset_IBUF             |               10 |             16 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_2[0]             | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/E[0]                             | suod1/i_reset0           |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_0[0]             | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_1[0]             | suod1/i_reset0           |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_14[0]            | suod1/i_reset0           |               24 |             32 |         1.33 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_11[0]            | suod1/i_reset0           |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_16[0]            | suod1/i_reset0           |               20 |             32 |         1.60 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_17[0]            | suod1/i_reset0           |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_18[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_19[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_28[0]            | suod1/i_reset0           |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_27[0]            | suod1/i_reset0           |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_7[0]             | suod1/i_reset0           |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_8[0]             | suod1/i_reset0           |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_4[0]             | suod1/i_reset0           |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_6[0]             | suod1/i_reset0           |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_20[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_23[0]            | suod1/i_reset0           |               17 |             32 |         1.88 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_26[0]            | suod1/i_reset0           |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_25[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_9[0]             | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | suod1/data_enviada_reg[31]_i_1_n_0                 | i_reset_IBUF             |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_29[0]            | suod1/i_reset0           |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_10[0]            | suod1/i_reset0           |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out64MHz | suod1/i_stall0                                     | suod1/i_reset0           |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_12[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_13[0]            | suod1/i_reset0           |               21 |             32 |         1.52 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_5[0]             | suod1/i_reset0           |               19 |             32 |         1.68 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_3[0]             | suod1/i_reset0           |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_24[0]            | suod1/i_reset0           |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_22[0]            | suod1/i_reset0           |               22 |             32 |         1.45 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_15[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | MIPS/mem_wb_latch/data_reg_reg[1]_21[0]            | suod1/i_reset0           |               23 |             32 |         1.39 |
|  clk_wiz/inst/clk_out64MHz | suod1/i_stall0                                     | suod1/i_reset00_out      |                8 |             37 |         4.62 |
|  clk_wiz/inst/clk_out64MHz |                                                    | i_reset_IBUF             |               19 |             46 |         2.42 |
|  clk_wiz/inst/clk_out64MHz | suod1/i_stall0                                     | suod1/pc_reset_reg_reg_0 |               25 |             64 |         2.56 |
| ~clk_wiz/inst/clk_out64MHz |                                                    |                          |              106 |            167 |         1.58 |
|  clk_wiz/inst/clk_out64MHz | suod1/enable_latch_de_suod_a_mips[0]               | suod1/i_reset0           |              125 |            264 |         2.11 |
+----------------------------+----------------------------------------------------+--------------------------+------------------+----------------+--------------+


