#Generated by  MIG Version 1.9
#Coregen 14.5 - Build Number P.20131013 on Mon Feb 17 17:33:25 2014
#FPGA Part  xc7a100t-csg324-1


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
34,R7,ddr2_dq[0],SSTL18_II,INOUT,FAST,,
34,V6,ddr2_dq[1],SSTL18_II,INOUT,FAST,,
34,R8,ddr2_dq[2],SSTL18_II,INOUT,FAST,,
34,U7,ddr2_dq[3],SSTL18_II,INOUT,FAST,,
34,V7,ddr2_dq[4],SSTL18_II,INOUT,FAST,,
34,R6,ddr2_dq[5],SSTL18_II,INOUT,FAST,,
34,U6,ddr2_dq[6],SSTL18_II,INOUT,FAST,,
34,R5,ddr2_dq[7],SSTL18_II,INOUT,FAST,,
34,T5,ddr2_dq[8],SSTL18_II,INOUT,FAST,,
34,U3,ddr2_dq[9],SSTL18_II,INOUT,FAST,,
34,V5,ddr2_dq[10],SSTL18_II,INOUT,FAST,,
34,U4,ddr2_dq[11],SSTL18_II,INOUT,FAST,,
34,V4,ddr2_dq[12],SSTL18_II,INOUT,FAST,,
34,T4,ddr2_dq[13],SSTL18_II,INOUT,FAST,,
34,V1,ddr2_dq[14],SSTL18_II,INOUT,FAST,,
34,T3,ddr2_dq[15],SSTL18_II,INOUT,FAST,,
34,N6,ddr2_addr[12],SSTL18_II,OUT,FAST,,
34,K5,ddr2_addr[11],SSTL18_II,OUT,FAST,,
34,R2,ddr2_addr[10],SSTL18_II,OUT,FAST,,
34,N5,ddr2_addr[9],SSTL18_II,OUT,FAST,,
34,L4,ddr2_addr[8],SSTL18_II,OUT,FAST,,
34,N1,ddr2_addr[7],SSTL18_II,OUT,FAST,,
34,M2,ddr2_addr[6],SSTL18_II,OUT,FAST,,
34,P5,ddr2_addr[5],SSTL18_II,OUT,FAST,,
34,L3,ddr2_addr[4],SSTL18_II,OUT,FAST,,
34,T1,ddr2_addr[3],SSTL18_II,OUT,FAST,,
34,M6,ddr2_addr[2],SSTL18_II,OUT,FAST,,
34,P4,ddr2_addr[1],SSTL18_II,OUT,FAST,,
34,M4,ddr2_addr[0],SSTL18_II,OUT,FAST,,
34,R1,ddr2_ba[2],SSTL18_II,OUT,FAST,,
34,P3,ddr2_ba[1],SSTL18_II,OUT,FAST,,
34,P2,ddr2_ba[0],SSTL18_II,OUT,FAST,,
34,N4,ddr2_ras_n,SSTL18_II,OUT,FAST,,
34,L1,ddr2_cas_n,SSTL18_II,OUT,FAST,,
34,N2,ddr2_we_n,SSTL18_II,OUT,FAST,,
34,M1,ddr2_cke[0],SSTL18_II,OUT,FAST,,
34,M3,ddr2_odt[0],SSTL18_II,OUT,FAST,,
34,K6,ddr2_cs_n[0],SSTL18_II,OUT,FAST,,
34,T6,ddr2_dm[0],SSTL18_II,OUT,FAST,,
34,U1,ddr2_dm[1],SSTL18_II,OUT,FAST,,
34,U9,ddr2_dqs_p[0],DIFF_SSTL18_II,INOUT,FAST,P,ddr2_dqs_n[0]
34,V9,ddr2_dqs_n[0],DIFF_SSTL18_II,INOUT,FAST,N,ddr2_dqs_p[0]
34,U2,ddr2_dqs_p[1],DIFF_SSTL18_II,INOUT,FAST,P,ddr2_dqs_n[1]
34,V2,ddr2_dqs_n[1],DIFF_SSTL18_II,INOUT,FAST,N,ddr2_dqs_p[1]
34,L6,ddr2_ck_p[0],DIFF_SSTL18_II,OUT,FAST,P,ddr2_ck_n[0]
34,L5,ddr2_ck_n[0],DIFF_SSTL18_II,OUT,FAST,N,ddr2_ck_p[0]
