
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 9.35

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src[6] (input port clocked by clk)
Endpoint: src_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ src[6] (in)
                                         src[6] (net)
                  0.00    0.00    4.00 ^ _954_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.00    0.04    0.10    4.10 ^ _954_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net345 (net)
                  0.04    0.00    4.10 ^ output345/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.55    4.65 ^ output345/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_o[6] (net)
                  0.08    0.00    4.65 ^ src_o[6] (out)
                                  4.65   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                  8.65   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_greater_osize_vector[4] (input port clocked by clk)
Endpoint: src_o[76] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v is_greater_osize_vector[4] (in)
                                         is_greater_osize_vector[4] (net)
                  0.00    0.00    4.00 v input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.71    4.71 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net4 (net)
                  0.19    0.00    4.71 v _429_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    64    0.70    0.77    0.68    5.40 v _429_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _015_ (net)
                  0.77    0.00    5.40 v _822_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.09    0.35    5.74 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _314_ (net)
                  0.09    0.00    5.74 v _823_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.21    5.95 v _823_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net352 (net)
                  0.09    0.00    5.95 v output352/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    6.65 v output352/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_o[76] (net)
                  0.15    0.00    6.65 v src_o[76] (out)
                                  6.65   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.65   data arrival time
-----------------------------------------------------------------------------
                                  9.35   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_greater_osize_vector[4] (input port clocked by clk)
Endpoint: src_o[76] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v is_greater_osize_vector[4] (in)
                                         is_greater_osize_vector[4] (net)
                  0.00    0.00    4.00 v input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.71    4.71 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net4 (net)
                  0.19    0.00    4.71 v _429_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    64    0.70    0.77    0.68    5.40 v _429_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _015_ (net)
                  0.77    0.00    5.40 v _822_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.09    0.35    5.74 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _314_ (net)
                  0.09    0.00    5.74 v _823_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.21    5.95 v _823_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net352 (net)
                  0.09    0.00    5.95 v output352/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    6.65 v output352/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_o[76] (net)
                  0.15    0.00    6.65 v src_o[76] (out)
                                  6.65   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.65   data arrival time
-----------------------------------------------------------------------------
                                  9.35   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.4878555536270142

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5314

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.3987591564655304

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.420199990272522

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9490

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
6.6526

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
9.3474

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
140.507471

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.77e-03   2.43e-03   1.95e-07   7.20e-03 100.0%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.77e-03   2.43e-03   3.28e-07   7.20e-03 100.0%
                          66.2%      33.8%       0.0%
