Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  5 14:01:56 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exam2_B_control_sets_placed.rpt
| Design       : exam2_B
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           19 |
| No           | No                    | Yes                    |             119 |           40 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              30 |           12 |
| Yes          | No                    | Yes                    |             592 |          166 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------------+-------------------+------------------+----------------+
|     Clock Signal    |                 Enable Signal                 |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------------------------+-------------------+------------------+----------------+
|  db12/state_reg[0]  |                                               |                   |                1 |              1 |
|  nolabel_line58/O51 |                                               |                   |                1 |              3 |
|  clk_IBUF_BUFG      | kd/inst/inst/Ps2Interface_i/bits_count        | db12/rst2         |                2 |              4 |
|  clk_IBUF_BUFG      | kd/inst/inst/Ps2Interface_i/rx_valid          | db12/rst2         |                3 |              8 |
|  clk_IBUF_BUFG      | kd/inst/inst/Ps2Interface_i/rx_finish         | db12/rst2         |                1 |              8 |
|  nolabel_line57/CLK |                                               |                   |                4 |              8 |
|  clk_IBUF_BUFG      | kd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | db12/rst2         |                2 |             11 |
|  clk_IBUF_BUFG      | db22/E[0]                                     |                   |                6 |             15 |
|  clk_IBUF_BUFG      | db22/pb_one_pulse_reg_1[0]                    |                   |                6 |             15 |
|  clk_IBUF_BUFG      | db12/E[0]                                     | db12/rst2         |                4 |             16 |
|  clk_IBUF_BUFG      | db12/pb_one_pulse_reg_0[0]                    | db12/rst2         |                4 |             16 |
|  d3__0              |                                               |                   |                6 |             16 |
|  clk_IBUF_BUFG      | kd/key                                        | db12/rst2         |                8 |             17 |
|  clk_IBUF_BUFG      |                                               |                   |                7 |             21 |
|  clk_IBUF_BUFG      |                                               | db32/pb_one_pulse |               11 |             40 |
|  clk_IBUF_BUFG      |                                               | db12/rst2         |               29 |             79 |
|  clk_IBUF_BUFG      | kd/op/E[0]                                    | db12/rst2         |              142 |            512 |
+---------------------+-----------------------------------------------+-------------------+------------------+----------------+


