INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week3/week3/week3.srcs/sim_1/new/test_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
