INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working_soft/Xlinx_Vivado/project/project_1/project_1.srcs/sources_1/new/half_adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_half
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working_soft/Xlinx_Vivado/project/project_1/project_1.srcs/sim_1/new/tb_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working_soft/Xlinx_Vivado/project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
