$comment
	File created using the following command:
		vcd file LogicalStep_Lab1.msim.vcd -direction
$end
$date
	Wed May 17 16:30:50 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab1_top_vlg_vec_tst $end
$var reg 2 ! PB [1:0] $end
$var reg 1 " sw [1:1] $end
$var wire 1 # leds [7] $end
$var wire 1 $ leds [6] $end
$var wire 1 % leds [5] $end
$var wire 1 & leds [4] $end
$var wire 1 ' leds [3] $end
$var wire 1 ( leds [2] $end
$var wire 1 ) leds [1] $end
$var wire 1 * leds [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 leds[7]~output_o $end
$var wire 1 2 leds[6]~output_o $end
$var wire 1 3 leds[5]~output_o $end
$var wire 1 4 leds[4]~output_o $end
$var wire 1 5 leds[3]~output_o $end
$var wire 1 6 leds[2]~output_o $end
$var wire 1 7 leds[1]~output_o $end
$var wire 1 8 leds[0]~output_o $end
$var wire 1 9 sw[1]~input_o $end
$var wire 1 : PB[1]~input_o $end
$var wire 1 ; PB[0]~input_o $end
$var wire 1 < inst5|OUT_4~0_combout $end
$var wire 1 = inst5|OUT_3~0_combout $end
$var wire 1 > inst5|OUT_2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1*
0)
1(
1'
1&
0%
1$
1#
0+
1,
x-
1.
1/
10
11
12
03
14
15
16
07
18
09
0:
0;
0<
0=
0>
$end
#250000
b1 !
1;
1=
1<
05
01
06
02
0$
0(
0#
0'
#500000
b11 !
b10 !
1:
0;
#750000
b11 !
1;
0<
1>
08
04
13
17
15
11
1#
1'
1)
1%
0&
0*
#1000000
b1 "
b1 !
b0 !
0:
0;
19
1<
05
01
0#
0'
#1250000
b1 !
1;
0=
0<
15
11
16
12
1$
1(
1#
1'
#1500000
b11 !
b10 !
1:
0;
#1750000
b11 !
1;
1<
0>
18
14
03
07
05
01
0#
0'
0)
0%
1&
1*
#2000000
